
---------- Begin Simulation Statistics ----------
simSeconds                                   0.372781                       # Number of seconds simulated (Second)
simTicks                                 372781094000                       # Number of ticks simulated (Tick)
finalTick                                372781094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    117.60                       # Real time elapsed on the host (Second)
hostTickRate                               3169833528                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     987948                       # Number of bytes of host memory used (Byte)
simInsts                                     94683011                       # Number of instructions simulated (Count)
simOps                                      109201237                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   805108                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     928559                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       748509698                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data     14517589                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::cpu1.data     16938462                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         31456051                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     14645138                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::cpu1.data     17106802                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        31751940                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       587219                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::cpu1.data       620275                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1207494                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       659151                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::cpu1.data       650031                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1309182                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     15104808                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::cpu1.data     17558737                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     32663545                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     15304289                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu1.data     17756833                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     33061122                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.038876                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::cpu1.data     0.035326                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.036968                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.043070                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu1.data     0.036607                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.039599                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1169201                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1169201                       # number of writebacks (Count)
system.cpu0.dcache.replacements               1306184                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data       141830                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu1.data       188535                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total       330365                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data         1060                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu1.data         1276                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total         2336                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data       142890                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::cpu1.data       189811                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total       332701                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.007418                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::cpu1.data     0.006722                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.007021                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.ReadReq.hits::cpu0.data      8063448                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::cpu1.data      9291252                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       17354700                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       286419                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::cpu1.data       294559                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       580978                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      8349867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::cpu1.data      9585811                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     17935678                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.034302                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::cpu1.data     0.030729                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.032392                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.hits::cpu0.data       122282                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::cpu1.data       163408                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total       285690                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::cpu0.data        65143                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::cpu1.data        21532                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total        86675                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::cpu0.data       187425                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::cpu1.data       184940                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total       372365                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::cpu0.data     0.347568                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::cpu1.data     0.116427                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.232769                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data         5267                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::cpu1.data         4932                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        10199                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data         6789                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu1.data         8224                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        15013                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data        12056                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu1.data        13156                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        25212                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.563122                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::cpu1.data     0.625114                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.595470                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.hits::cpu0.data       142320                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::cpu1.data       189126                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total       331446                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data       142320                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::cpu1.data       189126                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total       331446                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.hits::cpu0.data        12009                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::cpu1.data        12141                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total        24150                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::cpu0.data       158796                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::cpu1.data       160790                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total       319586                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.accesses::cpu0.data       170805                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::cpu1.data       172931                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total       343736                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::cpu0.data     0.929692                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::cpu1.data     0.929793                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.929743                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data      6442132                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::cpu1.data      7635069                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      14077201                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       142004                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::cpu1.data       164926                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       306930                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      6584136                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::cpu1.data      7799995                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     14384131                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.021568                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::cpu1.data     0.021144                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.021338                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.870768                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            33729906                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1310643                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             25.735388                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick            4448000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data    65.861558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu1.data   446.009210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.128636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu1.data     0.871112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          425                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         136344227                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        136344227                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts     44149121                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps     50766126                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses     46741603                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses          158                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2626180                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts      6306135                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts     46741603                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts          158                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads     56770738                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites     33733477                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads          165                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites           21                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads     11704136                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites     11536881                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads      2046034                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites       345984                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs     15592618                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts      8677132                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts      6915486                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 651361496.359402                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 97148201.640598                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.129789                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.870211                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      9460339                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass          471      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu     35054485     69.05%     69.05% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult       106528      0.21%     69.26% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv        12024      0.02%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            5      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            6      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::Matrix            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MatrixMov            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MatrixOP            0      0.00%     69.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead      8677132     17.09%     86.38% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite      6915486     13.62%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total     50766145                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst     43172098                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::cpu1.inst     49281804                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         92453902                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     43172098                       # number of overall hits (Count)
system.cpu0.icache.overallHits::cpu1.inst     49281804                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        92453902                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst       971230                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::cpu1.inst      1129349                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        2100579                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst       971230                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::cpu1.inst      1129349                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       2100579                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst     44143328                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::cpu1.inst     50411153                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     94554481                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     44143328                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu1.inst     50411153                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     94554481                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.022002                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::cpu1.inst     0.022403                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.022216                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.022002                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu1.inst     0.022403                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.022216                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      2100043                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          2100043                       # number of writebacks (Count)
system.cpu0.icache.replacements               2100042                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     43172098                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::cpu1.inst     49281804                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       92453902                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst       971230                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::cpu1.inst      1129349                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      2100579                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     44143328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::cpu1.inst     50411153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     94554481                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.022002                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::cpu1.inst     0.022403                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.022216                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.041498                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            94554481                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           2100579                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             45.013532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick            4445500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst    74.978603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::cpu1.inst   436.062895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.146443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::cpu1.inst     0.851685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          139                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          246                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          102                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          96655060                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         96655060                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                    923                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                  8686937                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                  13820                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                 6911128                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                  1722                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                     14608                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                      437                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.dtb.flushedEntries               3997                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses              8700757                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses             6912850                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                     15598065                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                      15542                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                 15613607                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                 6368                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor         6368                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples         6368                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0         6368    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total         6368                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples      4454500                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0      4454500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total      4454500                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB         5955     93.68%     93.68% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB          402      6.32%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total         6357                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data         6368                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total         6368                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data         6357                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total         6357                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total        12725                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                 44076357                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                  66976                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                     66971                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                      437                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.itb.flushedEntries               3987                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses             44143333                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                     44076357                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                      66976                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                 44143333                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                 6219                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor         6219                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples         6219                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0         6219    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total         6219                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::samples      4445500                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::0      4445500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::total      4445500                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB         5839     93.97%     93.97% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB          375      6.03%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total         6214                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst         6219                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total         6219                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst         6214                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total         6214                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total        12433                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits           11235                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits              66314                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses              662                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits              12460                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses             1360                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits              1469                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses             253                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts               13386                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                437                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.l2_shared.flushedEntries        13188                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses          13820                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses          1722                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses          66976                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                  80243                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                 2275                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses              82518                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb               186                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb               186                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions           2170                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples         1002                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 147987119.717565                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 36558107.808836                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10         1002    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value      1652000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total         1002                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   3588203875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 148283093957                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 220909796168                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                       893771857                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts     50533890                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps     58435111                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses     54116926                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses          288                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns      3283900                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts      7030248                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts     54116926                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts          288                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads     65022936                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites     39070534                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads          256                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads     12789885                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites     12532785                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads      2425847                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites       463511                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs     18157532                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts      9962472                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts      8195060                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 766703486.558844                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 127068370.441155                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.142171                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.857829                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches     10858739                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass         1000      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu     40121833     68.66%     68.66% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult       139035      0.24%     68.90% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv        15713      0.03%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::Matrix            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MatrixMov            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MatrixOP            0      0.00%     68.93% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead      9962472     17.05%     85.98% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite      8195060     14.02%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total     58435113                       # Class of executed instruction. (Count)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                   1341                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                  9966380                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                  15221                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                 8174124                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                  2719                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                     16597                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                     1384                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.dtb.flushedEntries               4807                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses              9981601                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses             8176843                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                     18140504                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                      17940                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                 18158444                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                 8763                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor         8763                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples         8763                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0         8763    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total         8763                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::samples   1000002000                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::0   1000002000    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::total   1000002000                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB         8262     94.30%     94.30% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB          499      5.70%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total         8761                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data         8763                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total         8763                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data         8761                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total         8761                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total        17524                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                 50332055                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                  79099                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                     79098                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                     1384                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.itb.flushedEntries               5116                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses             50411154                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                     50332055                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                      79099                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                 50411154                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                10191                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor        10191                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples        10191                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0        10191    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total        10191                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::samples   1000000500                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::0   1000000500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::total   1000000500                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB        10035     98.48%     98.48% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB          155      1.52%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total        10190                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst        10191                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total        10191                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst        10190                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total        10190                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total        20381                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits           17947                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits              78764                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses              335                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits              13810                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses             1411                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits              2117                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses             602                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts               19842                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb               1384                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.l2_shared.flushedEntries        19842                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses          15221                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses          2719                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses          79099                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                  94691                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                 2348                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses              97039                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb               186                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb               186                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            193                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 525395366.603175                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 292558697.054828                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::underflows            1      1.59%      1.59% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           62     98.41%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    989298500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  11154620452                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  33099908096                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 328526565452                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.iobus.transDist::ReadReq                 14127                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                14127                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                17704                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               17704                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          282                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio        53548                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio         1524                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        55586                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port         8076                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total         8076                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    63662                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          397                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio        53568                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio         1563                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        55968                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port       256304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       256304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    312272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandHits::pci_ide                 14                       # number of demand (read+write) hits (Count)
system.iocache.demandHits::total                   14                       # number of demand (read+write) hits (Count)
system.iocache.overallHits::pci_ide                14                       # number of overall hits (Count)
system.iocache.overallHits::total                  14                       # number of overall hits (Count)
system.iocache.demandMisses::pci_ide             4024                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total               4024                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide            4024                       # number of overall misses (Count)
system.iocache.overallMisses::total              4024                       # number of overall misses (Count)
system.iocache.demandAccesses::pci_ide           4038                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total             4038                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide          4038                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total            4038                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide       0.996533                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total         0.996533                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide      0.996533                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total        0.996533                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks            3953                       # number of writebacks (Count)
system.iocache.writebacks::total                 3953                       # number of writebacks (Count)
system.iocache.replacements                      3991                       # number of replacements (Count)
system.iocache.ReadReq.misses::pci_ide             38                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total               38                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pci_ide           38                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total             38                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.hits::pci_ide           14                       # number of WriteLineReq hits (Count)
system.iocache.WriteLineReq.hits::total            14                       # number of WriteLineReq hits (Count)
system.iocache.WriteLineReq.misses::pci_ide         3986                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total         3986                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pci_ide         4000                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total         4000                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pci_ide     0.996500                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total     0.996500                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                0.306882                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                    4038                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                  4023                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                  1.003729                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           362255850001                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide     0.306882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide         0.019180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.019180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                 36327                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                36327                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2c.demandHits::cpu0.mmu.dtb_walker         6683                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu0.mmu.itb_walker         7007                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu0.inst               962740                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu0.data               359963                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu1.mmu.dtb_walker         9225                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu1.mmu.itb_walker        10598                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu1.inst              1114901                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::cpu1.data               393435                       # number of demand (read+write) hits (Count)
system.l2c.demandHits::total                  2864552                       # number of demand (read+write) hits (Count)
system.l2c.overallHits::cpu0.mmu.dtb_walker         6683                       # number of overall hits (Count)
system.l2c.overallHits::cpu0.mmu.itb_walker         7007                       # number of overall hits (Count)
system.l2c.overallHits::cpu0.inst              962740                       # number of overall hits (Count)
system.l2c.overallHits::cpu0.data              359963                       # number of overall hits (Count)
system.l2c.overallHits::cpu1.mmu.dtb_walker         9225                       # number of overall hits (Count)
system.l2c.overallHits::cpu1.mmu.itb_walker        10598                       # number of overall hits (Count)
system.l2c.overallHits::cpu1.inst             1114901                       # number of overall hits (Count)
system.l2c.overallHits::cpu1.data              393435                       # number of overall hits (Count)
system.l2c.overallHits::total                 2864552                       # number of overall hits (Count)
system.l2c.demandMisses::cpu0.mmu.dtb_walker          196                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu0.mmu.itb_walker          101                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu0.inst               8490                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu0.data             141199                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu1.mmu.dtb_walker          257                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu1.mmu.itb_walker           83                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu1.inst              14448                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::cpu1.data              96460                       # number of demand (read+write) misses (Count)
system.l2c.demandMisses::total                 261234                       # number of demand (read+write) misses (Count)
system.l2c.overallMisses::cpu0.mmu.dtb_walker          196                       # number of overall misses (Count)
system.l2c.overallMisses::cpu0.mmu.itb_walker          101                       # number of overall misses (Count)
system.l2c.overallMisses::cpu0.inst              8490                       # number of overall misses (Count)
system.l2c.overallMisses::cpu0.data            141199                       # number of overall misses (Count)
system.l2c.overallMisses::cpu1.mmu.dtb_walker          257                       # number of overall misses (Count)
system.l2c.overallMisses::cpu1.mmu.itb_walker           83                       # number of overall misses (Count)
system.l2c.overallMisses::cpu1.inst             14448                       # number of overall misses (Count)
system.l2c.overallMisses::cpu1.data             96460                       # number of overall misses (Count)
system.l2c.overallMisses::total                261234                       # number of overall misses (Count)
system.l2c.demandAccesses::cpu0.mmu.dtb_walker         6879                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu0.mmu.itb_walker         7108                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu0.inst           971230                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu0.data           501162                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu1.mmu.dtb_walker         9482                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu1.mmu.itb_walker        10681                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu1.inst          1129349                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::cpu1.data           489895                       # number of demand (read+write) accesses (Count)
system.l2c.demandAccesses::total              3125786                       # number of demand (read+write) accesses (Count)
system.l2c.overallAccesses::cpu0.mmu.dtb_walker         6879                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu0.mmu.itb_walker         7108                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu0.inst          971230                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu0.data          501162                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu1.mmu.dtb_walker         9482                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu1.mmu.itb_walker        10681                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu1.inst         1129349                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::cpu1.data          489895                       # number of overall (read+write) accesses (Count)
system.l2c.overallAccesses::total             3125786                       # number of overall (read+write) accesses (Count)
system.l2c.demandMissRate::cpu0.mmu.dtb_walker     0.028493                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu0.mmu.itb_walker     0.014209                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu0.inst         0.008741                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu0.data         0.281743                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu1.mmu.dtb_walker     0.027104                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu1.mmu.itb_walker     0.007771                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu1.inst         0.012793                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::cpu1.data         0.196899                       # miss rate for demand accesses (Ratio)
system.l2c.demandMissRate::total             0.083574                       # miss rate for demand accesses (Ratio)
system.l2c.overallMissRate::cpu0.mmu.dtb_walker     0.028493                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu0.mmu.itb_walker     0.014209                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu0.inst        0.008741                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu0.data        0.281743                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu1.mmu.dtb_walker     0.027104                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu1.mmu.itb_walker     0.007771                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu1.inst        0.012793                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::cpu1.data        0.196899                       # miss rate for overall accesses (Ratio)
system.l2c.overallMissRate::total            0.083574                       # miss rate for overall accesses (Ratio)
system.l2c.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.l2c.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.l2c.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.l2c.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.l2c.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2c.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2c.writebacks::writebacks              362672                       # number of writebacks (Count)
system.l2c.writebacks::total                   362672                       # number of writebacks (Count)
system.l2c.replacements                        389964                       # number of replacements (Count)
system.l2c.InvalidateReq.hits::cpu0.data        50422                       # number of InvalidateReq hits (Count)
system.l2c.InvalidateReq.hits::cpu1.data        64774                       # number of InvalidateReq hits (Count)
system.l2c.InvalidateReq.hits::total           115196                       # number of InvalidateReq hits (Count)
system.l2c.InvalidateReq.misses::cpu0.data       108374                       # number of InvalidateReq misses (Count)
system.l2c.InvalidateReq.misses::cpu1.data        96016                       # number of InvalidateReq misses (Count)
system.l2c.InvalidateReq.misses::total         204390                       # number of InvalidateReq misses (Count)
system.l2c.InvalidateReq.accesses::cpu0.data       158796                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2c.InvalidateReq.accesses::cpu1.data       160790                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2c.InvalidateReq.accesses::total       319586                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2c.InvalidateReq.missRate::cpu0.data     0.682473                       # miss rate for InvalidateReq accesses (Ratio)
system.l2c.InvalidateReq.missRate::cpu1.data     0.597152                       # miss rate for InvalidateReq accesses (Ratio)
system.l2c.InvalidateReq.missRate::total     0.639546                       # miss rate for InvalidateReq accesses (Ratio)
system.l2c.ReadCleanReq.hits::cpu0.inst        962740                       # number of ReadCleanReq hits (Count)
system.l2c.ReadCleanReq.hits::cpu1.inst       1114901                       # number of ReadCleanReq hits (Count)
system.l2c.ReadCleanReq.hits::total           2077641                       # number of ReadCleanReq hits (Count)
system.l2c.ReadCleanReq.misses::cpu0.inst         8490                       # number of ReadCleanReq misses (Count)
system.l2c.ReadCleanReq.misses::cpu1.inst        14448                       # number of ReadCleanReq misses (Count)
system.l2c.ReadCleanReq.misses::total           22938                       # number of ReadCleanReq misses (Count)
system.l2c.ReadCleanReq.accesses::cpu0.inst       971230                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2c.ReadCleanReq.accesses::cpu1.inst      1129349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2c.ReadCleanReq.accesses::total       2100579                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2c.ReadCleanReq.missRate::cpu0.inst     0.008741                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2c.ReadCleanReq.missRate::cpu1.inst     0.012793                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2c.ReadCleanReq.missRate::total      0.010920                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2c.ReadExReq.hits::cpu0.data            82843                       # number of ReadExReq hits (Count)
system.l2c.ReadExReq.hits::cpu1.data           110722                       # number of ReadExReq hits (Count)
system.l2c.ReadExReq.hits::total               193565                       # number of ReadExReq hits (Count)
system.l2c.ReadExReq.misses::cpu0.data         124051                       # number of ReadExReq misses (Count)
system.l2c.ReadExReq.misses::cpu1.data          75114                       # number of ReadExReq misses (Count)
system.l2c.ReadExReq.misses::total             199165                       # number of ReadExReq misses (Count)
system.l2c.ReadExReq.accesses::cpu0.data       206894                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2c.ReadExReq.accesses::cpu1.data       185836                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2c.ReadExReq.accesses::total           392730                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2c.ReadExReq.missRate::cpu0.data     0.599587                       # miss rate for ReadExReq accesses (Ratio)
system.l2c.ReadExReq.missRate::cpu1.data     0.404195                       # miss rate for ReadExReq accesses (Ratio)
system.l2c.ReadExReq.missRate::total         0.507130                       # miss rate for ReadExReq accesses (Ratio)
system.l2c.ReadReq.hits::cpu0.mmu.dtb_walker         6683                       # number of ReadReq hits (Count)
system.l2c.ReadReq.hits::cpu0.mmu.itb_walker         7007                       # number of ReadReq hits (Count)
system.l2c.ReadReq.hits::cpu1.mmu.dtb_walker         9225                       # number of ReadReq hits (Count)
system.l2c.ReadReq.hits::cpu1.mmu.itb_walker        10598                       # number of ReadReq hits (Count)
system.l2c.ReadReq.hits::total                  33513                       # number of ReadReq hits (Count)
system.l2c.ReadReq.misses::cpu0.mmu.dtb_walker          196                       # number of ReadReq misses (Count)
system.l2c.ReadReq.misses::cpu0.mmu.itb_walker          101                       # number of ReadReq misses (Count)
system.l2c.ReadReq.misses::cpu1.mmu.dtb_walker          257                       # number of ReadReq misses (Count)
system.l2c.ReadReq.misses::cpu1.mmu.itb_walker           83                       # number of ReadReq misses (Count)
system.l2c.ReadReq.misses::total                  637                       # number of ReadReq misses (Count)
system.l2c.ReadReq.accesses::cpu0.mmu.dtb_walker         6879                       # number of ReadReq accesses(hits+misses) (Count)
system.l2c.ReadReq.accesses::cpu0.mmu.itb_walker         7108                       # number of ReadReq accesses(hits+misses) (Count)
system.l2c.ReadReq.accesses::cpu1.mmu.dtb_walker         9482                       # number of ReadReq accesses(hits+misses) (Count)
system.l2c.ReadReq.accesses::cpu1.mmu.itb_walker        10681                       # number of ReadReq accesses(hits+misses) (Count)
system.l2c.ReadReq.accesses::total              34150                       # number of ReadReq accesses(hits+misses) (Count)
system.l2c.ReadReq.missRate::cpu0.mmu.dtb_walker     0.028493                       # miss rate for ReadReq accesses (Ratio)
system.l2c.ReadReq.missRate::cpu0.mmu.itb_walker     0.014209                       # miss rate for ReadReq accesses (Ratio)
system.l2c.ReadReq.missRate::cpu1.mmu.dtb_walker     0.027104                       # miss rate for ReadReq accesses (Ratio)
system.l2c.ReadReq.missRate::cpu1.mmu.itb_walker     0.007771                       # miss rate for ReadReq accesses (Ratio)
system.l2c.ReadReq.missRate::total           0.018653                       # miss rate for ReadReq accesses (Ratio)
system.l2c.ReadSharedReq.hits::cpu0.data       277120                       # number of ReadSharedReq hits (Count)
system.l2c.ReadSharedReq.hits::cpu1.data       282713                       # number of ReadSharedReq hits (Count)
system.l2c.ReadSharedReq.hits::total           559833                       # number of ReadSharedReq hits (Count)
system.l2c.ReadSharedReq.misses::cpu0.data        17148                       # number of ReadSharedReq misses (Count)
system.l2c.ReadSharedReq.misses::cpu1.data        21346                       # number of ReadSharedReq misses (Count)
system.l2c.ReadSharedReq.misses::total          38494                       # number of ReadSharedReq misses (Count)
system.l2c.ReadSharedReq.accesses::cpu0.data       294268                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2c.ReadSharedReq.accesses::cpu1.data       304059                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2c.ReadSharedReq.accesses::total       598327                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2c.ReadSharedReq.missRate::cpu0.data     0.058273                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2c.ReadSharedReq.missRate::cpu1.data     0.070203                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2c.ReadSharedReq.missRate::total     0.064336                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2c.UpgradeReq.hits::cpu0.data             250                       # number of UpgradeReq hits (Count)
system.l2c.UpgradeReq.hits::cpu1.data             619                       # number of UpgradeReq hits (Count)
system.l2c.UpgradeReq.hits::total                 869                       # number of UpgradeReq hits (Count)
system.l2c.UpgradeReq.misses::cpu0.data             3                       # number of UpgradeReq misses (Count)
system.l2c.UpgradeReq.misses::cpu1.data             3                       # number of UpgradeReq misses (Count)
system.l2c.UpgradeReq.misses::total                 6                       # number of UpgradeReq misses (Count)
system.l2c.UpgradeReq.accesses::cpu0.data          253                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2c.UpgradeReq.accesses::cpu1.data          622                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2c.UpgradeReq.accesses::total             875                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2c.UpgradeReq.missRate::cpu0.data     0.011858                       # miss rate for UpgradeReq accesses (Ratio)
system.l2c.UpgradeReq.missRate::cpu1.data     0.004823                       # miss rate for UpgradeReq accesses (Ratio)
system.l2c.UpgradeReq.missRate::total        0.006857                       # miss rate for UpgradeReq accesses (Ratio)
system.l2c.WriteClean.hits::writebacks           4125                       # number of WriteClean hits (Count)
system.l2c.WriteClean.hits::total                4125                       # number of WriteClean hits (Count)
system.l2c.WriteClean.accesses::writebacks         4125                       # number of WriteClean accesses(hits+misses) (Count)
system.l2c.WriteClean.accesses::total            4125                       # number of WriteClean accesses(hits+misses) (Count)
system.l2c.WritebackClean.hits::writebacks      2100023                       # number of WritebackClean hits (Count)
system.l2c.WritebackClean.hits::total         2100023                       # number of WritebackClean hits (Count)
system.l2c.WritebackClean.accesses::writebacks      2100023                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2c.WritebackClean.accesses::total      2100023                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2c.WritebackDirty.hits::writebacks      1169201                       # number of WritebackDirty hits (Count)
system.l2c.WritebackDirty.hits::total         1169201                       # number of WritebackDirty hits (Count)
system.l2c.WritebackDirty.accesses::writebacks      1169201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2c.WritebackDirty.accesses::total      1169201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2c.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2c.tags.tagsInUse                65350.343736                       # Average ticks per tags in use ((Tick/Count))
system.l2c.tags.totalRefs                     6660352                       # Total number of references to valid blocks. (Count)
system.l2c.tags.sampledRefs                    581072                       # Sample count of references to valid blocks. (Count)
system.l2c.tags.avgRefs                     11.462180                       # Average number of references to valid blocks. ((Count/Count))
system.l2c.tags.warmupTick                    4445500                       # The tick when the warmup percentage was hit. (Tick)
system.l2c.tags.occupancies::writebacks  28499.502535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu0.mmu.dtb_walker    55.722254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu0.mmu.itb_walker    27.671292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu0.inst    2029.197963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu0.data   20485.420248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu1.mmu.dtb_walker    72.023833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu1.mmu.itb_walker    31.667692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu1.inst    3657.203534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.occupancies::cpu1.data   10491.934386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2c.tags.avgOccs::writebacks          0.434868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu0.mmu.dtb_walker     0.000850                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu0.mmu.itb_walker     0.000422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu0.inst           0.030963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu0.data           0.312583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu1.mmu.dtb_walker     0.001099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu1.mmu.itb_walker     0.000483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu1.inst           0.055804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::cpu1.data           0.160094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.avgOccs::total               0.997167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2c.tags.occupanciesTaskId::1023           179                       # Occupied blocks per task id (Count)
system.l2c.tags.occupanciesTaskId::1024         65229                       # Occupied blocks per task id (Count)
system.l2c.tags.ageTaskId_1023::3                  18                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1023::4                 161                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1024::0                  32                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1024::1                1348                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1024::2                1538                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1024::3               16196                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ageTaskId_1024::4               46115                       # Occupied blocks per task id, per block age (Count)
system.l2c.tags.ratioOccsTaskId::1023        0.002731                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2c.tags.ratioOccsTaskId::1024        0.995316                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2c.tags.tagAccesses                  55641208                       # Number of tag accesses (Count)
system.l2c.tags.dataAccesses                 55641208                       # Number of data accesses (Count)
system.l2c.tags.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               157036                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              219143                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               20991                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              20991                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        366625                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              8588                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             27555                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                29                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp               29                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             199142                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            199142                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          62107                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq         14336                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp        14336                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq        10336                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidResp        10336                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         209147                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp        209147                       # Transaction distribution (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.bridge.cpu_side_port        55586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.realview.bootmem.port          182                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.realview.generic_timer_mem.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.realview.generic_timer_mem.frames1.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.realview.gic.pio         2934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::system.physmem.port      1678255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2c.mem_side_port::total      1736977                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.physmem.port        12039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        12039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1749016                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2c.mem_side_port::system.bridge.cpu_side_port        55968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::system.realview.bootmem.port          396                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::system.realview.generic_timer_mem.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::system.realview.generic_timer_mem.frames1.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::system.realview.gic.pio         9848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::system.physmem.port     41153592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2c.mem_side_port::total     41219844                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.physmem.port       255424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total       255424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 41475268                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             673124                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003643                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.060245                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   670672     99.64%     99.64% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2452      0.36%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               673124                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         889277                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       405248                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages           57                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       256000                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs           71                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.physmem.bytesRead::cpu0.mmu.dtb_walker        12544                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu0.mmu.itb_walker         6464                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu0.inst            566280                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu0.data           9033120                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu1.mmu.dtb_walker        16448                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu1.mmu.itb_walker         5312                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu1.inst           1415628                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::cpu1.data           6284864                       # Number of bytes read from this memory (Byte)
system.physmem.bytesRead::total              17340660                       # Number of bytes read from this memory (Byte)
system.physmem.bytesInstRead::cpu0.inst        566280                       # Number of instructions bytes read from this memory (Byte)
system.physmem.bytesInstRead::cpu1.inst       1415628                       # Number of instructions bytes read from this memory (Byte)
system.physmem.bytesInstRead::total           1981908                       # Number of instructions bytes read from this memory (Byte)
system.physmem.bytesWritten::writebacks      24013632                       # Number of bytes written to this memory (Byte)
system.physmem.bytesWritten::cpu0.data          24692                       # Number of bytes written to this memory (Byte)
system.physmem.bytesWritten::cpu1.data          22160                       # Number of bytes written to this memory (Byte)
system.physmem.bytesWritten::total           24060484                       # Number of bytes written to this memory (Byte)
system.physmem.numReads::cpu0.mmu.dtb_walker          196                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu0.mmu.itb_walker          101                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu0.inst              14220                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu0.data             141146                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu1.mmu.dtb_walker          257                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu1.mmu.itb_walker           83                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu1.inst             137187                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::cpu1.data             110745                       # Number of read requests responded to by this memory (Count)
system.physmem.numReads::total                 403935                       # Number of read requests responded to by this memory (Count)
system.physmem.numWrites::writebacks           375213                       # Number of write requests responded to by this memory (Count)
system.physmem.numWrites::cpu0.data              3087                       # Number of write requests responded to by this memory (Count)
system.physmem.numWrites::cpu1.data              2770                       # Number of write requests responded to by this memory (Count)
system.physmem.numWrites::total                381070                       # Number of write requests responded to by this memory (Count)
system.physmem.bwRead::cpu0.mmu.dtb_walker        33650                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu0.mmu.itb_walker        17340                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu0.inst              1519068                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu0.data             24231701                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu1.mmu.dtb_walker        44122                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu1.mmu.itb_walker        14250                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu1.inst              3797478                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::cpu1.data             16859396                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwRead::total                 46517005                       # Total read bandwidth from this memory ((Byte/Second))
system.physmem.bwInstRead::cpu0.inst          1519068                       # Instruction read bandwidth from this memory ((Byte/Second))
system.physmem.bwInstRead::cpu1.inst          3797478                       # Instruction read bandwidth from this memory ((Byte/Second))
system.physmem.bwInstRead::total              5316546                       # Instruction read bandwidth from this memory ((Byte/Second))
system.physmem.bwWrite::writebacks           64417516                       # Write bandwidth from this memory ((Byte/Second))
system.physmem.bwWrite::cpu0.data               66237                       # Write bandwidth from this memory ((Byte/Second))
system.physmem.bwWrite::cpu1.data               59445                       # Write bandwidth from this memory ((Byte/Second))
system.physmem.bwWrite::total                64543198                       # Write bandwidth from this memory ((Byte/Second))
system.physmem.bwTotal::writebacks           64417516                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu0.mmu.dtb_walker        33650                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu0.mmu.itb_walker        17340                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu0.inst             1519068                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu0.data            24297938                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu1.mmu.dtb_walker        44122                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu1.mmu.itb_walker        14250                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu1.inst             3797478                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::cpu1.data            16918841                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.bwTotal::total               111060203                       # Total bandwidth to/from this memory ((Byte/Second))
system.physmem.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu0.inst          328                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu0.data           68                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total          396                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu0.inst          328                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total          328                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu0.inst           82                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu0.data            9                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            91                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu0.inst          880                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu0.data          182                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total            1062                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu0.inst          880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total          880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.inst          880                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.data          182                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total           1062                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clcd.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.sp810_fake.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.toL2Bus.transDist::ReadReq              193420                       # Transaction distribution (Count)
system.toL2Bus.transDist::ReadResp            2892326                       # Transaction distribution (Count)
system.toL2Bus.transDist::WriteReq              20991                       # Transaction distribution (Count)
system.toL2Bus.transDist::WriteResp             20991                       # Transaction distribution (Count)
system.toL2Bus.transDist::WritebackDirty      1169201                       # Transaction distribution (Count)
system.toL2Bus.transDist::WritebackClean      2100043                       # Transaction distribution (Count)
system.toL2Bus.transDist::WriteClean             4637                       # Transaction distribution (Count)
system.toL2Bus.transDist::CleanEvict           136984                       # Transaction distribution (Count)
system.toL2Bus.transDist::UpgradeReq              875                       # Transaction distribution (Count)
system.toL2Bus.transDist::UpgradeResp             875                       # Transaction distribution (Count)
system.toL2Bus.transDist::ReadExReq            392730                       # Transaction distribution (Count)
system.toL2Bus.transDist::ReadExResp           392730                       # Transaction distribution (Count)
system.toL2Bus.transDist::ReadCleanReq        2100579                       # Transaction distribution (Count)
system.toL2Bus.transDist::ReadSharedReq        598327                       # Transaction distribution (Count)
system.toL2Bus.transDist::CleanSharedReq        22020                       # Transaction distribution (Count)
system.toL2Bus.transDist::CleanSharedResp        22020                       # Transaction distribution (Count)
system.toL2Bus.transDist::CleanInvalidReq        10336                       # Transaction distribution (Count)
system.toL2Bus.transDist::CleanInvalidResp        10336                       # Transaction distribution (Count)
system.toL2Bus.transDist::InvalidateReq        320357                       # Transaction distribution (Count)
system.toL2Bus.transDist::InvalidateResp       320357                       # Transaction distribution (Count)
system.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.l2c.cpu_side_port      6558303                       # Packet count per connected requestor and responder (Count)
system.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2c.cpu_side_port      4099064                       # Packet count per connected requestor and responder (Count)
system.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.l2c.cpu_side_port        35748                       # Packet count per connected requestor and responder (Count)
system.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.l2c.cpu_side_port        37020                       # Packet count per connected requestor and responder (Count)
system.toL2Bus.pktCount::total               10730135                       # Packet count per connected requestor and responder (Count)
system.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.l2c.cpu_side_port    269354012                       # Cumulative packet size per connected requestor and responder (Byte)
system.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2c.cpu_side_port    138780776                       # Cumulative packet size per connected requestor and responder (Byte)
system.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.l2c.cpu_side_port       142992                       # Cumulative packet size per connected requestor and responder (Byte)
system.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.l2c.cpu_side_port       148080                       # Cumulative packet size per connected requestor and responder (Byte)
system.toL2Bus.pktSize::total               408425860                       # Cumulative packet size per connected requestor and responder (Byte)
system.toL2Bus.snoops                          398146                       # Total snoops (Count)
system.toL2Bus.snoopTraffic                  23508032                       # Total snoop traffic (Byte)
system.toL2Bus.snoopFanout::samples           4057760                       # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::mean             0.002032                       # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::stdev            0.045031                       # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::0                 4049515     99.80%     99.80% # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::1                    8245      0.20%    100.00% # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.toL2Bus.snoopFanout::total             4057760                       # Request fanout histogram (Count)
system.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 372781094000                       # Cumulative time (in ticks) in various power states (Tick)
system.toL2Bus.snoop_filter.totRequests       6853984                       # Total number of requests made to the snoop filter. (Count)
system.toL2Bus.snoop_filter.hitSingleRequests      3414257                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.toL2Bus.snoop_filter.hitMultiRequests           92                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.toL2Bus.snoop_filter.totSnoops            5609                       # Total number of snoops made to the snoop filter. (Count)
system.toL2Bus.snoop_filter.hitSingleSnoops         5609                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     1065                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
