#
# Logical Preferences generated for Lattice by Synplify map202003lat, Build 172R.
#

# Period Constraints 
#FREQUENCY PORT "Clk_FPGA" 200.0 MHz;
#FREQUENCY NET "top_reveal_coretop_instance/jtck[0]" 200.0 MHz;
#FREQUENCY PORT "Clk" 200.0 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 



# Block Path Constraints 
#BLOCK PATH FROM CLKNET "Clk_c" TO CLKNET "top_reveal_coretop_instance/jtck[0]";
#BLOCK PATH FROM CLKNET "Clk_c" TO CLKNET "Clk_FPGA_c";
#BLOCK PATH FROM CLKNET "top_reveal_coretop_instance/jtck[0]" TO CLKNET "Clk_c";
#BLOCK PATH FROM CLKNET "top_reveal_coretop_instance/jtck[0]" TO CLKNET "Clk_FPGA_c";
#BLOCK PATH FROM CLKNET "Clk_FPGA_c" TO CLKNET "Clk_c";
#BLOCK PATH FROM CLKNET "Clk_FPGA_c" TO CLKNET "top_reveal_coretop_instance/jtck[0]";

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
