.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011100001
000000000011010000
001100000000011000
000000000000000000
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000011010000000000

.io_tile 5 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000001110001
000000000011010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000110010
000001010011010000
000010111000011000
000011110000000001
000000000000000001
000000000000000000

.io_tile 6 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000011000101
000000000011011100
001110000000000000
000001010000000000
000010000000000000
000110110000000000
000000000010100010
000000000011010000
000000000000000000
000001010000000001
000010000000000001
000001010000000000

.io_tile 7 0
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000001110101
000000000011111100
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000010000000000000
000000110000000000
000001011000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000100000
000010000000000000
000001010000000001
000010000001010001
000001110011010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000010
000001010011000000
000000000000100000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000001111000000000
001000001000000001
000000000000000000
000000000000000000
001110000000000000
000001010000000000
000000000000000000
000000000000000000
000000000010000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000111110000000000
000000000000000000
000000000000000001
000000000001000001
000000000001010000
001000000000000000
000000000000000000
000010000000000000
000110010000000000
010000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
100000000000000000
000100000000000000
000000000000000000
101000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
110000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000011000011011111111010000000000
000000000000000000000011111001011101111111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000011100111011110000000000
000000000000000000000000001101011011110111110000000000

.ramb_tile 3 1
000000000000000111100011101111100001000010
000000000000000000100100000101101001000000
111000000000001000000111110000000000000000
000000000000001111000011011001000000000000
110000000000000000000111001011100000000001
110000000000000000000100001101000000000000
000000000000000111100010000000000000000000
000000000000000000000000000001000000000000
000000000010000000000000001111100000000010
000000000000000000000000001011000000000000
000000000001010101100010001000000000000000
000000000000100000000011101001000000000000
000000000000010000000011100111000000000000
000010000000000000000010111101100000000000
010000000000001000000000011000000000000000
010000000000000101000010101011000000000000

.logic_tile 4 1
100000000000000000000000001111111101111111110100000000
000000000000001001000010111011111000110110100001000000
011000000000001011100000000001011001111111110100000000
100000000000000111100000001101101010110110100000000000
110000000000000000000000011011111000101011110000000000
110000000000001101000011110111000000111111110000000000
000000000000001111000010001000001101111111010000000000
000000000000001111000100000011011000111111100000000000
000000000000000000000000001001111100111111110000000000
000000001010000000000010101101000000111110100000000000
000000000000001001000011101001000001000000000000000000
000000000000001011100111000011001000100000010000000000
000000000000000000000111100001111101111110110000000000
000000000000000000000010000000001100111110110000000000
000000000000000101000000000101111000111001110110000000
000000000000000000000010101111001010111110110000000000

.logic_tile 5 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000001000000000000000011000001000110000100000000
110000000000100000000000001011001100000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 6 1
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110100011100000001000011110101000000100000000
000000000001000000100000000001000000010100000000000001
010000000100000001100000000000001110000011110000100000
000000000000000000000000000000000000000011110000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001001110101000000000000000
000000000000000000000000000000000000101000000000000000
000000000000000000000000000111000001100000010110000000
000000000000000000000000000000101000100000010000000000
000000000000000000000011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
110000000000100001100000001101000000101001010100000000
000000001111000000000000000001000000000000000000000010

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100000000000000001100000000000000001000000100100000000
000000000000001101000000000000001010000000000001000000
011000000000000001100000000000011100000100000100000000
100000000000000000000000000000000000000000000000100000
010000000000000101000010101101011100101011110000000000
110000000000000111100100001011000000111111110000000000
000000000000000101000110001001011100000010000000000000
000000000000000000100010110001001000000000000000000000
000000000100000000000110000001100001111001110100000000
000000000000000000000000000000001011111001111000000001
000000000000001011000000010101000001011001100100000100
000000000000000001000011000000001011011001100000000000
000000000000001000000000000101101111000010000000000000
000000000000100001000000000101101010000000000000000000
010000000000000000000000010000000001100000010000000000
000000000000000000000010001011001111010000100000000000

.ramt_tile 3 2
000000000000000000000110001011100001000000
000000010000000000000100001101101101000000
111000000000001000000000011000000000000000
100000010000001111000011010111000000000000
010000000000000000000111111001000000000001
110001000000000111000010010101100000000000
000000000000001111000011100000000000000000
000000000000001011100000000101000000000000
000000000100000000000000001101000000000000
000000000000000000000000001001100000000000
000000000000000000000110000000000000000000
000000000000000000000110000111000000000000
000000000000100001000000010111000000000000
000000000000000001000010010111100000000000
010000000000000000000000001000000000000000
010000000000000001000000000101000000000000

.logic_tile 4 2
100000000001000000000000011011101111101001010000000000
000000000000100000000011100011111001100001010000000000
011000000000001000000000011000000000100110010100000010
100000000000001011000010000011001100011001101000000110
110000000000000000000110000111011100111011110000000000
110000000000000000000000000111011011100011110000000000
000000000000001000000000011011111111010111000000000000
000000000000000011000010101111111100100111000000000000
000000000000010001100000001011111010101000000000000000
000000000000101101000000001111011001111001110000000000
000000000000000001100011100000011110000011110100000001
000000000000000101000010110000000000000011111000000000
000000000010000001100010001101101100000001110000000000
000000000000000101000010010111001100000000010000000000
010010100000000001100011111111111001000110010000000100
000001000000001101000110010111101100001111010000000000

.logic_tile 5 2
000000000000000101100000000011100000101001010100000000
000000000000000000000000000101100000000000000010000000
111000000000000001100000010000000001100000010100000001
000000000000000000000011001111001101010000100000000000
010000000000000001100000000011111000101000000100000000
000000000000000000000000000000100000101000000000000000
000000000000001000010000001000001100101000000100000001
000000000000000101000000001011000000010100000000000000
000000000000001000000000010000000000000000000000000000
000000001110000001000010000000000000000000000000000000
000000100000000000000011101000000001100000010100000000
000001000000000000000111100111001101010000100000000000
000000000000000000000000011001011011011111100000000000
000000000000000000000011011011001001101011110000000000
110000000000001000000000000011000001100000010100000000
000000000000001011000000000000101101100000010011000000

.logic_tile 6 2
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000000000000000111101010001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000100000110011000000000100
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000001000000000101000010100000001001001100111000000000
000010000000000000000000000000001011110011000000000100

.logic_tile 7 2
000010000000000001100110111000000000000000000100000000
000000000000000000000010100111000000000010000000000000
111000000000000101000110010000011100000100000100000000
100000000000000000100011100000010000000000000000000000
000000000000001101100000000000001100110011000000000000
000000000000000001000000000000001010110011000000000000
000001000000100001100000001011011100101000000000000001
000000100001010000000000001001100000000010100000000000
000000000010000101000000010000001010000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000001000000000000000001000001100110000000000
000000000000000001000010010000011001001100110000000000
000000000000000000000000000011011001100101100000000000
000000000000000000000000000000001100100101100000000000
000000000000000011100000000001111011100010000000000000
000000000000001101000000000001101110001000100000000000

.logic_tile 8 2
000000000000100101100110010011101100010101010000000000
000000000001000000000011110000100000010101010000000000
111000000000000000000000001000011101100101100000000000
100000000000000000000000000011011111011010010000000000
110000000000000001100000010000000000000000100100000000
010000000000000000000010100000001110000000000000000000
000000000000000000000000010000000000011001100000000000
000000000000000000000010100011001000100110010000000000
000000000000000101000000010011111110011010010000000000
000000000000000000100011000000111111011010010000000000
000000000000000101000010100011101000001010000000000000
000000000000001101100110101001011111010000010000000000
000000000000000001000110100111111011000000000000000000
000000000000000000000010100101011111000000010000000000
010000000000011000000010000000000000000000000100000000
000000000000000001000010111101000000000010000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000100100000000
000000100000001111000000000000001101000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101000000010000000000
000000000000000000000000000001011110000000100000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111001101111110101011110000000000
000000000000000000000000001011100000111111110000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000011100000000000011111111011110000000001
000000000000000000000000001111001101110111110000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000111000000001110110011000100000001
110000000000000000000100000000011111110011001010000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111110000000000000000000000000000
000000000000100000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000000000000001000000000111001110100000000
000000000000000000000010011101001010110110111000000000
011000000000000000000000001101100000101001010100000000
100000000000000000000000001111100000111111111000100000
010000000001000101000110000111011010000001010000000000
110000000000000000000000001111110000000000000000000000
000000000000000000000010101000000001101111010000000000
000000000000000001000011101011001010011111100000000000
000000000000001000000000000111011010000000010000000000
000000000000000001000000000000111001000000010000000000
000001000000000000000010000111011010111101010100000000
000010100000000000000000000000010000111101011000000000
000000000000000001100111000000000000000000000100000000
000000000000000000000111000011000000000010000000000010
010000000000000000000000011000011011001001010000000000
000000001010000000000010000101011101000110100000100100

.ramb_tile 3 3
010000000000000111100111110111000000000000
001000001000000000000111110101001001000000
111000000000000000000111101000000000000000
000000000000001001000111101001000000000000
010000000000000001000011111101000000000000
111001001000100000100010100001100000000000
000000000000001111100011101000000000000000
001000000000000101100100001111000000000000
000000000000000000000000001011100000000000
001000000000000000000000001001000000000000
000000000000000101000000000000000000000000
001000000000000000000000001001000000000000
000000000000100000000000001101100000000000
001000001000001101000000001101000000000000
010000000000000000000000010000000000000000
111000000000000000000011000001000000000000

.logic_tile 4 3
000000000000000000000110000101100001000000000000000000
000000000000000000000000000101101010100000010000000000
111000000000000011100000000111001100110110100000000000
000000000000000000100000000101101110110100010000000000
010000100000001101000000011101011000000111000000000000
000000001000100001000010100101101010000010000000000000
000000000001010101000000010111100001100000010100000000
000000000000100000000011110000101111100000010000000010
000000000000001000000000001011100000101001010110000000
000000000000001001000000001111000000000000000000000001
000000000000001001100000000111100000100000010100000000
000000000000001001000000000000101001100000010000000010
000000000000000000000110101000000001100000010100000000
000001000000001101000000001111001110010000100000100000
110010000000000001000111011011111011111100010000000000
000001000000001101100110001101001110101000100000000000

.logic_tile 5 3
000000000001000111000111111011101100011101010000000000
000000000000100000000011110111111001000110100000000000
111000000000000111000110011000000001011001100000000000
100000000000000000100111101101001001100110010000000001
000000000000000001000110101111101001111100010100000001
000000001100000000000100000011111001111100001011000100
000000000000000001100111110111101110000010100010000000
000000000000000000100010010000000000000010100000000000
000000000000000001100111100011011001101001000000000000
000000000000000000100010000101001110100000000000000000
000000000000000001000010000101100001011001100000000000
000000000000000101000000000000001011011001100010000000
000000000000000001100000001001000000000000000000000000
000000000000000000100000001101001101010000100010000000
010000100000000001100000001101011110010000100000000000
000000000000000000100010100011101100010000010000000000

.logic_tile 6 3
000001000000001101000000000000001000001100110000000000
000010100010000001000010100000001101110011000000010000
111000000000000101000110100111000000010110100100000000
100000000000000101000100000000000000010110100011100000
110000000000000111100000000000000000000000100110000001
110000000000000000000000000000001000000000000011100000
000000000000000101100010101000000000000000000100000001
000000000000000000000000000001000000000010000011100001
000000000000000000000000011001100000000000000000000100
000000000000000000000010000001000000111111110000000000
000001101100100000000110001101101011110011000000000000
000010100000010000000000001001001101000000000000000000
000000000000100001100110101000000000000000000110000000
000000000000000000000100001101000000000010000010100011
010000001100000000000000000000001000010101010000000000
000000000000000000000000000001010000101010100000000000

.logic_tile 7 3
000000000000000000000000000001100000000000000100000001
000010000000000000000000000000000000000001000000000000
111000000000000101000000000011100000000000000100000001
100000000000000000000000000000000000000001000010100000
110000000000100000000000001000000000011001100100000000
010000000000000000000000000011001111100110010000000000
000000001110100000000110100000011010000100000100000000
000000000000010000000000000000010000000000000000000000
000000000000000000000000010000011110000100000100000000
000010000000010000000011010000010000000000000001000101
000000001100001000000000000000001110000100000100000000
000000000000001001000000000000000000000000000010000100
000001000000100001100110010111000000000000000100000000
000000000000000000100110010000100000000001000001100001
010001001000000000000000010111000000000000000100000100
000010100000000000000010010000100000000001000000100001

.logic_tile 8 3
000000001000000000000110110000000000000000000100000000
000000000000001101000010100101000000000010000010000000
111010000000000101000000000000000000000000000100000000
000001000001011101000010101001000000000010000000000000
000000000000100111000000000101011101100010000000000000
000000000000000101000010100001011100001000100000000000
000000000000000000000000000000001110000100000100000000
000010000000000000000000000000000000000000000000000100
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000001
000000000110011000000111000001000000000000000100000000
000000000000100111000000000000100000000001000000000001
000000000000100001100000010101000000000000000100000000
000000000001000000000010000000100000000001000000000000
000000000000000000000000010001111001100000000000000000
000000000000000000000010001111101000000000000001000000

.logic_tile 9 3
000000000000000111000110000000001111111110110000000000
000000000000000111000000000001001001111101110000000000
111000000000010000000000010000000001000000100100000000
100000000000100000000011110000001111000000000000000000
000000000000000001100000000000001000000100000101000000
000000001110001111000000000000010000000000000000000000
000000000000000000000000000011000000000000000100000000
000000001011000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000010110101000000000010000000000000
000000000000000111100000000001000001000000000000000000
000000000000000000000000000111001100100000010000000000
000000000000000000000000000000001010000100000100000000
000000001110000001000000000000000000000000000001000000
000000000000000000000000000001000000111111110000000000
000001000000000000000010110111001000110110110000000000

.ramb_tile 10 3
010000000000100000000000001001100001000000
001000000000010000000011110011101011010000
111000000000000101100110101000000000000000
000000000000101001000000001111000000000000
110000000000000000000000000111000000010000
111000000000000000000000000011100000000000
000000000000100000000011101000000000000000
001000000001010000000000000111000000000000
000000000000001111000111100001100000000000
001000000000001111100100001001000000000000
000000000000101111100000000000000000000000
001001000001001111100000001011000000000000
000000000000000000000010011011000000000000
001000000000000000000010010111000000010000
010000100000001111100000011000000000000000
011000000000000011000011110011000000000000

.logic_tile 11 3
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000100000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001110000100000110000010
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000010110000000000
000000000011100010
000000000011010000
000000000000000000
000000000000000001
000000110000000001
000000001000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000011100001001100101000000100000000
001000000000000000000010110000110000101000000010000000
111010000000000000000000000001000000101001010100000000
000001000000000000000000001001100000000000000000000000
010000000000000001100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010110000000100000001
001000000000000000000000000000001001110000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 4
110000001110001000000010100000001111111110110000000000
001000000000001111000110110111011011111101110000000000
011000000000001111000011100001011000111001010110000000
100000000000001111100000001001001010110111110000000000
010001000000000101100111001101100000000000000000000000
111000100000000101000010001101001110100000010000000000
000000000000000101000111100111011010000000010000000000
001000000000001001000100000000011110000000010000000000
000010000000000011000011000011011001111110110000000001
001000000000000000000000000000111011111110110000000000
000000000000000000000000000101101010000000000000000000
001000000000000000000000001011100000010100000000000100
000000000000000011000111101011000000000000000000000000
001000000000100111000011101101001111100000010000000000
000000000001000000000000001101101000101011110100000000
001000000000100000000000000001011011110111110010000000

.ramt_tile 3 4
000000000000001000000110111001000000000000
000000010000100111000011110101101001000000
111000000000000011100000001000000000000000
100000010000000000100000000111000000000000
110000000000000111100111110111000000000000
110000000000001111100110100001000000100000
000000000000001111000000010000000000000000
000000000000001111000010100101000000000000
000001100100000000000000000101000000000000
000010100000000000000000000101100000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000001000000111000101100000000010
000000000000100101000100001101100000000000
110000000000000001000000001000000000000000
110000000000001001000000000101000000000000

.logic_tile 4 4
110000000000000101000111101011111010000001010000000000
001000000000000101100110100001100000000000000000000000
011000000000001101000110000001011010110110100100000000
100000000000000111100111101101001101111001110001000000
110000001110001101100110110001111111010111100000000000
111000000000001111100111110101011011111111100000000000
000000000000000011100010100011011110111110110100100000
001000000000000001100011110101111001111110100000000000
000000000000000000000110110111011001000000000000000000
001010000000000000000010001001111110000000010001000000
000000000000000000000010010000011001001000000000000000
001000000000000000000110000001001010000100000000000000
000000000000000111000011100001111111111110110000000000
001000000000000000100110001101011001010110110000000000
000000000000100001000011100111011101111011110100000000
001000000001010000000011000101011011110011110000000010

.logic_tile 5 4
010010100000001001100010111011100000101001010000000000
001000000000000111000010000111101011010000100000000000
111000000000000000000000000000001111110000000110000000
000001000100000000000000000000011100110000000000000000
010000000000000111100111000011101100101000000100000000
001000000100001101100000000000010000101000000010000000
000000000000000000000000000011101100000100000000000000
001000000000000000000000000101001001101000000000000000
000000001000001001100010100111001100101000000000000000
001000000000000001100100000001001010001000000001000000
000000000000000011000010000000001001110000000100000000
001000000000001111100000000000011100110000000010100000
000011100000001000000011100000000000000000000000000000
001011100000000001000000000000000000000000000000000000
110001001110000101000000001000000000100000010101000000
001010100000000000100000000011001000010000100000100000

.logic_tile 6 4
010000100001000000000011101011100000111111110000000101
001010000000000101000000001111100000101001010001000000
111000000000001101000111011101011001101101010000000000
000000000000001111100111000101001001011101010000000000
110000000000101001000000000101100000000000000100000000
011010000000000111100000000000100000000001000000000010
000000000010001101000000010001011000010101010000000000
001000000110001101000011100000010000010101010000000000
000000000000000000000000010001101001100000000000000000
001010100000010000000011000111011010000000010000000000
000000000100000001100111000000000001001111000110000101
001010000000000000000100000000001100001111000010000000
000000000000000001100110000101011110100010000000000000
001000000000000000100000001111011000000100010000000000
010001000000100101100010000111100000000000000100000101
001000000001010000000110100000000000000001000001000100

.logic_tile 7 4
010001000000100000000000000001100000000000001000000000
001000100000000000000000000000000000000000000000001000
000000000110100101100110100011011010001100111000000000
000010000001000000000000000000000000110011000000000000
000000001110000000000000000011001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000100101100000000000001001001100111000000000
001000000000010000000000000000001111110011000000000001
000000001110100101000000000111001000001100111000000000
001000000001001101100000000000100000110011000000000001
000000000000000000000000000000001001001100111000000000
001000000000010000000000000000001001110011000000000000
000001000000000000000000000111101000001100111000000000
001010100000000000000010110000000000110011000000000000
000000000000000000000010100111101000001100111000000000
001000000000001101000110110000100000110011000000000000

.logic_tile 8 4
010010000001011000000110111111100000000000000000000000
001000000000100001000010100001000000111111110000000000
111000000000001111100000010001001010010101010000000000
000000000000001001100010100000100000010101010010000000
110000000000000101100010101000000001011001100100000000
111000000000000000000010000101001001100110010000000000
000000000000000101100000000101000000111111110000000000
001000000000000000000000001111000000000000000001000000
000001000000000000000110001001101110001010000000000000
001000100000000000000010111011001000100000100000000000
000000000000000000000000000111001010101110000000000000
001000000010000000000010111011011011011110100000000000
000000000110001001100011110000000000000000100100000000
001000000000000111000111100000001101000000000000000000
010000000000001000000000000001000000000000000000000000
001000000000001001000000001001100000111111110000000000

.logic_tile 9 4
010000000000000000000010000111000001111111110000000000
001000001110000001000100000011101000110110110000000000
111000000000000111100110101101111110111011110001000000
000000000000001111000000000001001001010011110000000000
010000001001000000000010001111111011011001110001000000
111000001111110000000000000101001110000110100000000000
000000000000001111000111101011111011101111010000100000
001000000000001001100111001111001101011111010000000000
000000000000001000000000001111011100111001110000000000
001000001010001111000000000101011000100010110010000000
000000000000000000000010001000000000000000000100000000
001000000001001001000000001001000000000010000000100000
000000000000001000000000010111000001111111110000000001
001000000000000101000011100011101011110110110000000000
010000000000000001000000010011000001111111110000000000
001000000000000101000010101111001011111001110000000000

.ramt_tile 10 4
000000001110000111000011101001100001000000
000000010000000000100000001011101111000000
111000000000000000000110100000000000000000
100000010000000111000000001111000000000000
010011000000010000000011101111000000010000
110011000000100000000100000011000000000000
000000100000000000000000001000000000000000
000000000000000000000000001111000000000000
000011000000000000000000000001000000000000
000011000000000000000000000111000000010000
000000001110001001000000001000000000000000
000000000000001111000010010011000000000000
000000000000001111100000011001000000000000
000000001100001001100011110111100000000000
010001000000000111100111001000000000000000
010000100000000111000111110111000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000101000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000101100000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000101000000010111111010101011110000000000
001000000000000000100010000000000000101011110000000101
111000000000001000000010100001001010111111010000000001
000000001100000001000100000000101111111111010000000000
010001000000000111100011100001100000101001010100000000
101000000000000000000100001101100000000000000000000000
000000000000000000000000000111101010101000000100000000
001000000000000011000000000000110000101000000000000000
000000100000000000000000000011100000101001010100000000
001001000000000000000000001101000000000000000010000000
000000000000000001100000000000001010110000000100000000
001000000000000000000000000000011000110000000000000000
000000000000000000000000001000001110111011110000000000
001000000000000000000010011111011010110111110010000000
010000000000001000000110000001101010101000000100000000
101000000000000101000000000000010000101000000000000000

.logic_tile 2 5
010000000000000101000000001001100000101111010000000000
001000000000000001100010110001001101111111110000000000
111000000000001101100011010000000001000000100110000000
100000000000001111000110000000001010000000000010100001
110000000100000000000000001111111100010110110000000000
111010000000000000000010111011101001011110110000000000
000000000000001011100111101101111000100000000000000000
001000000000000111100100000111111000000000000000000000
000000000000100101000000001000011000000010100010000001
001000000000000101100011101111010000000001010000000000
000000000000000001100000000011011010001111010000000000
001000000000000000000010011101011110001001100000000000
000000000011001000000010010111001111111001010000000000
001000000000010011000010100001011010111111010000000000
110000000000001011100010000001101100111011110000000000
111000000000000001100010110000011100111011110000000000

.ramb_tile 3 5
010000000001000111100000001001100001000000
001001000000100000100000001011101010000000
111100000000000111100110111000000000000000
000000000000000000100011110001000000000000
110101000000001000000011101111100000000000
111000000000000101000100001101100000000000
000000000000000111000111010000000000000000
001000000000000000000111100001000000000000
000000100000100000000000000101000000000010
001000000000000000000000001101000000000000
000000000000000000000000001000000000000000
001000000000000000000010001101000000000000
000000000000000000000011101111100000000000
001001000000100000000011111001000000000000
110000000000001111000000010000000000000000
111000000000000111100010101111000000000000

.logic_tile 4 5
010000000000000001100110110111100001100000010100000000
001000000010000000000111110000001000100000010000000010
111000000000001111100010100000011000101000000100000000
000000001110001011100100001111000000010100000000000000
010000000000000000000000001000000001100000010110000001
001000001000000000000000000001001111010000100000000000
000000000001000000000000001001100000101001010100000000
001000000000001101000000000101000000000000000010000000
000000000001000000000000001001100000101001010100000100
001000000000000000000000000001100000000000000000000000
000000001000000111100000000000001000000000110000000000
001000000000000000100000000000011001000000110000100010
000000000000000001000000010001111100000000000000000000
001000000000000000100011100111000000101000000000000000
110010100000001000000110000000011000110000000110000000
001001000000000001000000000000001000110000000000000000

.logic_tile 5 5
010000000000001001100110000001000000000000000000000000
001000000000001001100100001101000000010110100000000000
111000000110100101100000000000000000000000100100000000
100000000001011011000000000000001110000000000010000000
110000000001010000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
001000000001000000000000000000000000000001000000000000
000000000001000000000010000001100001101111010000000010
001000001100100000000000000000001000101111010000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000110000011000000000000000100000000
001000000000000001000011100000100000000001000000000000
010001001110000000000000000001100000110110110010000000
001000100000000000000000000000001111110110110000100011

.logic_tile 6 5
010000000000010000000111000000000000000000100100100001
001000000001100000000000000000001010000000000011000101
111000000000000000000110010000000000000000000110000000
000000000000000000000110011101000000000010000000000111
110000000000000001100110010000011010000100000100100000
111000000000000000100110010000000000000000000011000000
000000000000001011100000001000001010010101010100000000
001000000000001001000000000101010000101010100000000000
000001100000000000000110100000000001000000100100000001
001000000000000000000000000000001001000000000010100100
000000000000000000000000000111111010001000010000000000
001000000000000000000000001011101001100001000000000000
000000000000000000000111100000000000000000000110000001
001000000000000000000100001101000000000010000010000000
010000000000000000000010100000000001000000100100000001
001000000000000000000100000000001001000000000011000000

.logic_tile 7 5
010100000000001000000110110000001001001100110000000000
001000000000000001000010000000001011110011000000010000
111101000000000000000010100000000000000000000100000000
100000000000000000000010100101000000000010000000000010
000000000000000000000111101000011000010101010000000000
001000000000001101000100001001010000101010100000000000
000000000000001000000010100000000001000000100100000000
001000001110000001000100000000001010000000000000000010
000001000000000000000010000000001000000100000100000000
001010100100000000000100000000010000000000000000000000
000000001100000000000110001101001000110011000000000000
001000000000000000000000001011111110010010000000000000
000000000000010000000000000000001100000100000100000000
001000000000000001000000000000010000000000000000000000
000000000000000000000000000001000001011001100000000000
001000000000000000000000000000001001011001100000000000

.logic_tile 8 5
010000000000001101000000011001001011000000000000000000
001010000001010011100010000001001011100001000000000000
111000000000001101100110110111101001101000010110000000
000000000000000001000011010111011111110100010000000001
000000000000000111100110011101011000100000000000000000
001000000000001111000011100101101011000000000000000000
000000000000000101000010111101011111111111000000000000
001010100000000000000010001101011001000000000000000000
000000000000000001100000000000001100010010000000000000
001000000000000000100011100001001101100001000000000000
000000001000000001100110011011101111000011000000000000
001000000000000000100010010011101101001100000010000000
000000000000001001000000010111111100010101010000000000
001000000000000001000010010000000000010101010000000000
010000000000001101000010010000011000100100000000000000
001000000000001001100011011111011100011000000000000000

.logic_tile 9 5
010000000000000000000000010000000001000000001000000000
001000000000000000000010000000001011000000000000001000
111000000000000111000111100101000001000010101011000001
100000000000001101000000000000001011000001010011100011
010000000110100001100010000011001000001100110100000000
111000000000010000000100000000001001110011001000000100
000000000000100000000110011000001111000000010000000000
001000000000010000000010001011001001000000100000000000
000001000000000001100000001000011100001000000000000000
001010000000000000000000001111011110000100000000000000
000000000000000000000111001111000001111111110000000000
001000000000000000000100001011001000111001110000000000
000000000110000111000000001101101100001100110100000000
001000000000000000000000001101100000110011001000000001
010000001010000000000010000000011010000011110100000100
011000000110000000000000000000010000000011110000000001

.ramb_tile 10 5
010000000000010000000110100101100001001000
001000100000101111000000000001101101000000
111000000100000101100111101000000000000000
000000000000000000000100001001000000000000
110000000000001111100111110001000000001000
011000001100000111100111010101100000000000
000000000000000011000000010000000000000000
001000000000000111000011011101000000000000
000000000001010000000000001001100000000000
001000000001100000000010010011000000000000
000000000000000000000000010000000000000000
001000000000000001000011010101000000000000
000001000000001000000000000111000000000100
001011101110001001000000001101000000000000
010000000000000000000000001000000000000000
111000000000000000000000000101000000000000

.logic_tile 11 5
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000001110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
001000000000000000000010000000100000000001000001000100
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000111101100101000000100000000
000000000000001101000000000000110000101000000010000000
111000000000001111100000000000011001110000000100000000
000000000000001001100010110000011111110000000000000000
010000000000000000000010100101111010111011110000000001
100000000000000000000000000000101011111011110000000000
000000000000000000000000000111100001100000010100000000
000000000000001001000010010000001111100000010000000000
000000001110000000000110001111111001010000110000000000
000000000000000101000000000011001000110000110000100000
000000000000001000000000000101000001100000010100000000
000000000000000101000000000000101111100000010000000000
000000000000000000000000000000011001110000010000000000
000000000000000000000000000011001000110000100000000000
010000000000000001100000011001000000101001010100000000
100000000000000101000011011111000000000000000000000000

.logic_tile 2 6
000001000000100000000010100001111011001001000000000000
000010100001001101000100000001011101010111110000000000
000000000000000001000110110001001110111110110000000000
000000000000000000100010101111001011011110100000000000
000000000000001000000010010101001110011001110000000000
000000000000001001000011111101101000001001010000000000
000000000000000111100011111000011111001000000000000000
000000000000000000000010011001011111000100000000000000
000000000000000000000111010101001010011111110000000000
000000000000000101000010100001011100000111110000000000
000000000000000000000000001111111010000000000000000000
000000000000000000000010101111100000101000000000000000
000000000000000001000000000001111110111000100000000000
000000000000001001100010100001001101110110110000000000
000000000000000000000110110101111000000110100000000001
000000000000001001000111001011111001001111110000000000

.ramt_tile 3 6
000000000001010011100110100001000000000000
000000010000000000000000001011101111000000
111000000000001111100111101000000000000000
100000010000001111000000001011000000000000
010000100010000000000111100001100000000000
110001000010000000000100000111100000000000
000000000000000000000000001000000000000000
000000000000000000000010001111000000000000
000000000000010000000000001001100000000000
000001000110000000000011101011000000000000
000000000000000001000010001000000000000000
000000000000000000000011111101000000000000
000000000001000001000010001001000000000000
000000001000000000100100000111000000000000
010000000000000001000000001000000000000000
010000000000000000000010010011000000000000

.logic_tile 4 6
000000000000010011100110000001000000100000010100000001
000000000110000000100000000000001010100000010000000000
111000000000000000000000010011101010101000000100000001
000000000000000000000010100000100000101000000001000000
010010100000001111100000001011111110101111010000000000
000000000000000001100000001001011100101111100000000000
000000000000000001100000000000001010110000000110000000
000000000000000001000000000000001111110000000000000000
000000100000001000000000001000000000100000010100000000
000001000000000011000000000101001010010000100001000000
000000000000100011100000011000001010101000000100000000
000000000001000000100010000101000000010100000010000000
000000000000000000000000000000001010110000000100000000
000000000000100000000010000000001010110000000010000000
110000000000000000000000000000001010101000000100000000
000000000000000000000010001001000000010100000000000010

.logic_tile 5 6
000000000000000101000000000000011110000100000110000000
000000000000000000100000000000010000000000000000000000
111000000000000000000010100101100000000000000100000000
000000000000000000000110100000000000000001000000000000
000001000000000011100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000011000000000010000010000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010000001011000000100010000001
000000000000000000000010000001001001000000010010000010

.logic_tile 6 6
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000000000000010101011010001100111000000000
000000000000000000000011000000000000110011000010000000
000000000000000101000000000101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000111000010100000001000001100111000000000
000000000000000101000010100000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000000000000110100000001001011010011000000000
000000100000000000000000001011001010100101100000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000001000000000000000000001000001000001100110000000000
000010000000000000000000001011000000110011000000000000

.logic_tile 7 6
000010100000100101100111010000011010000100000100000000
000000001001010001000010100000010000000000000000000000
111000000000000000000010111101001000001000010000000000
000000000000000000000010000011011000100001000000000000
110000000000000101000110100000011101111110110010000000
110000000000000101100000000001011101111101110000000000
000000000000001101100000010000000001000000100100000000
000000000000000001000010010000001001000000000000000000
000000001100001001100010000011001000000001010000000000
000000000000001001000000000011110000101000000000000000
000000000000000101110111100001111010100000000000000000
000000000000000000000110111111101100000000000000000000
000000001110001000000011100101101110010010000000000000
000010100000000101000110111001001011000100100000000000
010000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000011100000

.logic_tile 8 6
000000000000001111000111010101100000000000000100000000
000000000000000001000010000000100000000001000000000000
111000000000000111100111101001011010001000010000000000
000000000000000000100100001111011000010010000000000000
000000001110010101000111000000001000010101010000000000
000000000000100000000100001011010000101010100000000000
000000000000001011100111001101001001001000110000000000
000000000000000001100110001011111001001100010000000000
000000000000100000000000000000011110000100000100000000
000000000001000000000011110000000000000000000000000000
000000000000000000000111000101100000000000000100000100
000000000000000000000000000000000000000001000000000000
000000001110001000000000000111011001000000010000000000
000000000001011001000000000101001111000010000000000000
000000000000000000000110011000000000000000000100000000
000000000000000001000010000101000000000010000000000000

.logic_tile 9 6
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001010000000000000000000010000000001000000001000000000
101001000000000000000010000000001100000000000000000000
000000000000000111000000010101001000001100110100000000
000000000000000000000010000000100000110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111100000000000000000010110100000000000
000000000000101011000000000011000000101001010000000000
000000000000001001100000001001100000001100110100000000
000000000000000011000000000011100000110011000000000000
000000000000001000000000000000000001001111000100000000
000000001100000111000000000000001001001111000000000000
010000000000000000000000000000011100111111010000000000
110000000000000000000000000011001110111111100000000000

.ramt_tile 10 6
000000000000000111000000001001000001000000
000000010000000000000000001011001011001000
111000000000001011100110100000000000000000
100000010000000111000000000111000000000000
110010100000000000000011101111100000100000
110001000000000000000000000011000000000000
000000000000000000000111001000000000000000
000000000000000111000100001011000000000000
000000000000000000000000000001100000000000
000000000000000000000000001101100000000100
000001000000000000000010000000000000000000
000000000000001111000010001111000000000000
000010100000001000000111111001100000000000
000001001100000111000011101111000000000100
010000100000001000000111101000000000000000
010001000000001001000000000101000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000100000000000000000000001100110000000100000000
000010000000000000000010110000011010110000000000000001
111000000000000011100000000000001000110000000100000000
000000000000000000100010110000011101110000000010000000
010000000010000001100110000000001100101000000100000000
100000000000000000000000001101010000010100000000000000
000000000000000000000000001000000000100000010100000000
000000000000000000000000000011001101010000100000000000
000000000000000000000111000111000000101111010010000000
000000000000000000000000001111101110111111110000000000
000000000000000001100000001000000000100000010100000000
000000000000000000000000000001001101010000100000000000
000000000000000001000010010000001101110000000100000000
000000000000000000000010000000011001110000000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000010000000000110100000000000010110100110100001
000000000000000000000011100011000000101001011000000000
011000000000001101100000000101011011000001000000000000
100000000000001011000010100101011011100001010000000001
010001000001000001000011101000001100010000000000000000
110010100000110101000110110001011001100000000000000000
000000000000000000000010101000011000101110000000000000
000000000000000000000111101101011011011101000000000000
000000000000101000000110001101101110101111110000000000
000000001011000001000100000011101100101001110000000000
000000000000000001100000000001011001111110110000000000
000000000000000001100000000000101000111110110000000000
000000000100000000000000000001000001111111110000000000
000000000000001001000000001001101000111001110000000000
010000000000000000000000000001011001000000010000000000
000000000000000000000000000000101100000000010000000000

.ramb_tile 3 7
000010100000000000000000000001100001000000
000000000000000000000000000011001110000000
111000000000000111100110101000000000000000
000000000000000000100000000101000000000000
010000000000001000000011110101000000000000
110000000000001111000010101111100000000000
000000000001001111100111100000000000000000
000000000000000111000100000101000000000000
000000000000000000000000001001100000000000
000000000000001111000000001101100000000000
000000000000000001100000001000000000000000
000000000000000000100000000111000000000000
000000000000001000000011101011100000000000
000000000000000111000000001111000000000000
010000000001010111000111000000000000000000
110000000000101111000100000111000000000000

.logic_tile 4 7
100010100000010101000010100111011001111111010010000000
000000000000001101100110100000111001111111010000000000
011000000000001011100111010001011110101100000000000100
100000000000000001000011000011101001001000000000000000
010000000000000011100111101111011110101111000000000000
110000000000000000000110110011001000111111100000000000
000000000000001000000000001000011000111011110000000000
000000000000000101000000000011011111110111110000000000
000010100000010001000000010101101110010101000000000000
000000001110000000000010000001001010111110000000000000
000000000000001001000000000111101100101000000000000000
000000000000001001000010000011011000001001000000100000
000000000000001000000000001101001101001000000000000000
000000000000001111000010100111101000000110100000100000
000000000000000011100000001000011100000001010100000000
000000000000001101000000000001010000000010100000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000001000000110100000011010000100000100000000
001000000000001011000000000000010000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011000000000000000000000000000
000000001110000000000010000011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001000000000000000000000
000000000000100001100000001000011101000000100000000110
000000000011000111000000001101001110000000010010000001
000000000001010000000000000000011110000100000100000000
000000000000100000000000000000000000000000000000000000
010000000000001000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000

.logic_tile 6 7
000001000000001111100000001000011000010101010000000000
000010100000000001100000000111010000101010100000000000
111000000000001000000010100000000000000000000000000000
100010100000000001000000000000000000000000000000000000
000000000000000000000000000011011010000011000000000000
000000000000000000000000000011111000110000000000000000
000000000000000000000110000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000000000000001000000110100000000001000000100100000000
000000000000001001000010110000001011000000000000000000
000000000000000000000000000011001110010000000000000000
000000000000000000000000000000111000010000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000001100000000001100000000000000100000000
000000000000000000100000000000000000000001000000100000

.logic_tile 7 7
000000000000000000000000001011000000111111110000000000
000000000000000000000000000011100000000000000000000000
111000000000000111100000001101100001100000010000000000
100000000000000000000000000011101101000110000000000000
000000000000000101000010101000011000110111110000000000
000000000000000000100000000111001010111011110000000010
000000000000000000000110000011011100010101010000000000
000000000000000000000100000000000000010101010000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000001000000001001000110000000001010000100000100000000
000000100000001001000100000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000010100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000010000000000000000000000
110000000000000000000000000101000001001001000000000000
010000000000000000000000000101101010100000010000100000

.logic_tile 9 7
000000000000000111100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111010100000000101000000000000000000000000000000000000
100000000000001101100010100000000000000000000000000000
010000000000000000000010001001001011101001010010000000
110000000000000000000010100101011001111011010000000000
000000000000001101000000011001011111000000000000000000
000000000000001011000011111101111010000001000000000000
000000000000000000000000000001100001101001010110000000
000000000000000000000000000111001000100110010000000000
000000000000000000000000000101111000101000000000000001
000000000000000000000000001101010000000000000000000001
000000000000000101000000001101100000010110100000000000
000000000000000000100000000001101001111001110001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000010000000000000000000000000010000000000000001000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000001101100001000000000010000000
000000000000000000000000000001001100100000010000000000
111000000000001000000000010001100000101001010100000000
000000000000001101000011011011100000000000000000000000
010000000000000000000000001111100000101001010100000000
100000000000000000000000001001100000000000000010000000
000000000000000000000110000101111000101000000100000000
000000000000000001000000000000110000101000000000000000
000000000000000101100110000011000001100000010100000000
000000000000000000000000000000001001100000010000000000
000000000000001000000000000001111011010000000000000000
000000000000000001000000000000011010010000000000000001
000000000000000001100000000000000001100000010100000000
000000000000000000000000000111001001010000100000000000
010000000000000000000000010001111100101000000100000000
100000000000000000000010100000100000101000000000000000

.logic_tile 2 8
000000100000001111000110000101100001100000010100000000
000000001000000111100000000000001111100000010010000000
111000000000000000000000010111111100101000000100000000
000000001100001001000010100000100000101000000010000000
010000100000000111100000000101011101001011100000000000
100000000100000101000000000001001000000010100000000000
000000000000001000000000000111100000100000010100000000
000000000000001011000000000000101110100000010000000001
000100100000000001000000001000001000101000000101000000
000100001010000000000000001111010000010100000000000000
000000000000000001000000000101011000001000000000000000
000000000000001111000010100000011000001000000000000000
000000000000001000000000001111100000101001010101000000
000010000000000001000000001111000000000000000000000000
010000000000001000000111000001011100010111110000000000
100000000000000001000000000101011100001001000000000000

.ramt_tile 3 8
000000000000000000000110010001000000000000
000000010110001001000111100111101111000100
111000000000000000000000001000000000000000
100000010000000000000000001011000000000000
010001101100000000000000000111100000000000
010001000000100000000000001011100000000100
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000100000100000000010000011100000000000
000001000000000101000010100001000000000000
000010100000000001100010000000000000000000
000001001110000001100100001011000000000000
000010100000000101000010100111000000000000
000000000000000111000010010011000000000001
110000000000000000000000010000000000000000
010000000000000101000010011111000000000000

.logic_tile 4 8
000000000000000111100000000101100000000000000110100001
000000000000000011100000000000000000000001000001000100
111000000000001000000000010011011010000111000000000000
100000000000001101000011100011001000100111010000000000
010000000000000111100110000001011111010111110000000000
110000000000000000100100000011001100000110000000000000
000000001010000111100000011011001011000011100000000000
000000001110100111100011010011001011101011100000000000
000000000000001011100000001111000000111111110000000000
000000000000000001100011111001101110111001110000000100
000000000000000011100000000001111000000000000000000000
000000000000000111100000001111010000101000000010000000
000000000000010111100000011111000000111111110000000000
000000000000000000100010101001101000111001110010000000
110000000000000101100000000001101100001000000000000100
110000000000001101000000000000111111001000000000000000

.logic_tile 5 8
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000111100000010000011010000100000000000000
100000000000000000100011100000000000000000000001000000
010000100000001000000000000101000000000000000101100000
010000000000101111000000000000000000000001000011100110
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000001000000000010000000
000000000010000000000000000111101100010000100000000000
000000000000001000000000000000011000000100000100000000
000000000000001111000000000000010000000000000001000000
000000000000000000000000011001101110111111110000000000
000000000000000000000010000011010000111101010000000001
010000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010001000000001
111010000000001000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000001000000000000000001000000100100000100
110000000000000111000000000000001110000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110100000
100000000000000000000000000011000000000010000001100100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000100000000101000000010000000000000000000000000000
000000000000001101100011100000000000000000000000000000
111000000000000000000000001000000000000000000000000000
100000000000001001000010110011000000000010000000000000
010000000000000001000010100000011010000100000100000000
010000000000000000000100000000010000000000000000000000
000001000000100000000010110000000000000000000000000000
000010100001011101000111110000000000000000000000000000
000000000000000000000010000101101101100001010000000000
000000000000000000000000000101011001111010100000000000
000000000000000101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000010100010000000000000000111101100101000010000000000
000000000000000000000000000001011011101010110000000000
010000000000001000000000000101101010000000100000000000
010000000000000001000000001011101000101000010000000000

.logic_tile 9 8
000000000000000011100111010000000000000000000000000000
000000000000100000000110100000000000000000000000000000
111000000000001000000110111101001100010111110000000001
100000000001000001000010100101100000101001010000000000
110000000000000111100010101000000000000000000100000000
110000001100000000100000000101000000000010000000000000
000000000000001111000000000011011100110000010000000000
000000000001010001000000000001111001100000000000000000
000000000000000000000110010000000000000110000000000000
000000000000000001000010000101001001001001000000100000
000010100000000000000000011001101100111001010000000000
000001000000000000000010001001101101110101010000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010001011100000111111110000000000
000000000000000000000010001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101111101001000000110100100
000000000000000011000000001101101000000000000111100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000000000000000000
000000000000100000
010000000000000000
100100000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000001111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000001000
000001000000000000000000000000001100001100111000000000
000000100000000000000010110000011000110011000000000101
000011000000100000000010100101001000001100111000000011
000000000000000000000110110000100000110011000000000000
000000000000000101000000000000001001001100111010000000
000000001010001101100000000000001010110011000010100000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001001110011000010000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 2 9
000100000010100101100000000101101100111011110000000000
000000000100000000000000000000001010111011110000000000
111000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000110
110100000000010011100110110000001110000011110100000001
010000000110010000100010100000010000000011110000000000
000000000000001000000010100000001111111110110000000000
000000000000001111000100000011011010111101110000000000
000010000001010111000000000001001110101010100110000000
000000000000000000000010010000010000101010100000000000
000000000000000000000000001111000000101111010000000000
000000000000000000000000000101001100111111110000000000
000000000000000001100110011000000000000000000100000100
000000000110000000100110001101000000000010000000000000
010000000000000000000000000101000000011001100100000100
000000000000000000000000000000101011011001100000000000

.ramb_tile 3 9
000000100000000000000110111001000000000000
000001000000000000000010100011101001000100
111000000000000101100111100000000000000000
000000001110001111000000000101000000000000
010000000000001101100110101011100000000000
110000000000001111000100000111000000001000
000000000000001000000111001000000000000000
000000000000000111000100000101000000000000
000000000000010000000111000001100000000000
000000001000000000000100000101000000000000
000000000000000001100000001000000000000000
000000000000000001100000001001000000000000
000000000000000000000000001011000000000000
000000000000001111000000001101100000000000
010000000000000111000000000000000000000000
010000000000000000100000000111000000000000

.logic_tile 4 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000011000101
111000000001010000000000000000001110000100000110000000
100000000100100000000000000000000000000000000000000001
010000100000000000000010100011000000000000000100100000
110001000000000000000100000000100000000001000000000101
000000000001000000000000000111000000010110100100100001
000000000000000000000000000000100000010110100000000101
000000000000000000000110111000000000000000000100000000
000000000000000000000010100011000000000010000010000001
000010100000011000000000010000001100000100000100000000
000001000000100101000010100000010000000000000000000101
000000000001000101100110000000001100010101010100000000
000000000000100000000000001011010000101010100000000010
010000000000000000000110100000011100000100000100000100
000000000000100000000000000000010000000000000000100101

.logic_tile 5 9
000000000000001101100010100000000000000000001000000000
000000000000000101000100000000001011000000000000001000
000001000000000101100000000000001010001100111000000000
000000100000000000000000000000011000110011000000000000
000000000001010000000110110001101000001100111000000001
000000000000000000000010100000000000110011000000000000
000000000000001000000110100000001000001100111000000000
000000000000000101000000000000001011110011000000000000
000001000001010000000000000101101000001100111000000000
000010001000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000100000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000001000000000000000000000001001000001100111000000000
000000001000000000000000000000000000110011000000000000

.logic_tile 6 9
000000000000000101000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
101000000000001000000000011000000001110110110010000000
101000000010001011000011101111001101111001110000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000001000000000000
000100000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000111111110100000000
000000000000000000000010000001101100111001010000000000

.logic_tile 7 9
000000000000000000000000000101000000000000000100000000
000000000000000000000011100000000000000001000000000000
111000000000000000000110100000011010000100000110000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000100000000
010000000000001101000110111101000000000010000000000000
000000000100000101000010100000000001000000100100000000
000000000000001101100100000000001010000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000000000000000000000000000000011010000100000110000000
000000001010000000000000000000010000000000000000000000
000000000001000000000000000000011000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 8 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
111000000000001000000000010000000000000000100100000000
100000000000001001000010100000001010000000000000000000
110000000000001000000110110000000000000000000000000000
110000001010000101000010100000000000000000000000000000
000000000000001000000110100101100000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000001010000100000100000000
010000000000000000000000000000010000000000000000000000

.logic_tile 9 9
000000000000001000000110010000011000000100000100000000
000000000000001111000011010000000000000000000000000001
001000000000000011100110000000000000000000100100000000
001000000000000000100000000000001001000000000000000001
010000000000001000000000001000000000000000000100000000
010000000000000001000000000101000000000010000000000001
000001000000000001100000000011100000000000000100000000
000000100000000000000000000000000000000001000000000100
000000000001010000000000000001100000000000000100000001
000000100000100000000000000000100000000001000000000000
000000000000001000000000000000000000000000000100000100
000000000000000001000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000011000
001100000000000000
000000000000000000
000000111000000000
000100000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000101000000000111001000001100110000000000
000000000000000000000010000000000000110011000010010000
111000000000000000000000000000000000000000100110000000
000000000000000101000000000000001000000000000010100010
010000000000000000000010100000001010000100000100000001
010000000000000000000010100000010000000000000000000001
000000000000000000000010101000000000000000000100000000
000000000000000000000010101101000000000010000000100001
000000000000000000000000000000000000000000100110000100
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000001
000000000000100000000110101000000000000000000100000000
000000000001000001000000000001000000000010000000000011
010000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 2 10
000101000000001000000000000111011110000000000000000000
000000000000001111000000000111000000101000000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000111101101110011000010000000
000000000000000101000000001101101011000000000000000000
000000000000000000000110000111111100010101010000000000
000000000000000000000000000000010000010101010000000000
000000000000000111000000000011111110001000000000000000
000000000100000000000000000000101110001000000000000001
000000100000010000000010010000011110010101010010000000
000001000000000000000010010101010000101010100000000001
000000000000001011100000000000000000000000000100000100
000000000000001101000000000001000000000010000000000000
000000000000001001100110010011111110010101010000000000
000000000000000011100111000000110000010101010000000000

.ramt_tile 3 10
000000000000011000000000010011100000000000
000000010000101001000010010101101101001000
111000000000001001100110011000000000000000
100000010000001111100111100001000000000000
010000000010000001100111100111000000000000
110000000000000001100100001001100000001000
000000000001001000000000001000000000000000
000000000000001001000000000101000000000000
000010100000000001000000011101000000000000
000001000000000000100011101001000000000001
000000000000010000000111001000000000000000
000000000010000000000000001001000000000000
000000000000011000000000010111000000000000
000000000000001001000010100001000000000001
010000000000000000000000000000000000000000
010000000000000000000000000011000000000000

.logic_tile 4 10
000000000000010001100010101000011001100000100000000000
000000001110000000100000001001011000010000010000000000
111000000000001111100110011101000000000000000000000000
100000000000001011100110010101100000111111110000000000
000000000001000101000110011111000001101111010000000000
000000000000100000100110010011101101111111110000000000
000000000000001000000010000000011011111111000000000001
000000000000001001000000000000011000111111000000000000
000000000000000000000000000111111110111001010100000001
000000001100000000000010100101101101110000001010000010
000000000000000000000000000000000000011001100000000000
000000000010000001000010000001001011100110010000000000
000000000000001000000000000001001000101010100000000010
000000000000100101000010000000010000101010100000000000
010000000000011000000000011000000000011001100000000000
000000000000100001000010101001001110100110010000000000

.logic_tile 5 10
000000000000000000000000000000001000001100110000000000
000000000000000111000000000000001000110011000000010100
111000000000000101000010101001100000000000000000000000
100001000000000101000010101001100000111111110000000000
010000000000000101000110100000011001001100110100000000
110000000000001101000000000000001000001100110000000100
000000000000000101000000001000000000000000000110100000
000000000000010000100000000001000000000010000001000001
000000000000000000000110001000001100001000010000000000
000000000000000000000100001011011010000100100000000000
000000000000001000000110001000011000010101010000000000
000000000010000001000011100001010000101010100000000000
000000000000000000000110100101011101100000000000000000
000000000000000000000000001111011010000000000000000000
010000000100000000000000001001111101000011000000000000
000001000000100000000010010001001111000000110000000000

.logic_tile 6 10
000000000000000111000000000001000000000110000000000000
000000100010001111100010110000001001000110000000000001
101000000000001111000000000111011100010111100000000000
001000000000001101100011100011011111000111010000000000
110000000000001101000000000011101111111001010100000000
010000000000011011100000000111011001110000000000000000
000000000000001000000000001111011101111010110000000000
000000000000000001000000000101101000000000000000000000
000000000000001001000000000101000000000000000000000000
000000001000000011000010010001000000111111110000000000
000001000000001111000000000101011110101000000000000000
000000000000001001000010010111000000000000000001000000
000000000000001101000110000001000000010110100000000001
000000000000000001000110100000000000010110100000000010
010000000000000001000000000000000000000000000000000000
010000100000000000100000000000000000000000000000000000

.logic_tile 7 10
000000000000001101000111000001001010100011110100000000
000000000000000111100010110000101001100011110000000000
001000000000001000000000001000000000001001000010000001
001000000000001011000011111011001011000110000000000100
110000001000000101000011110000000000100000010100000000
110010001100001101100110110101001110010000100000000000
000000000001011111010010100001111110111100010100000000
000000000000100111100100000000101000111100010000000000
000001000000000001000011101001000000101001010100000000
000000001100000000000000000001000000000000000000000000
000000000000100000000011000101001000111001010100000000
000000000001000000000000001011011100110000000000000000
000000000001000111000010001101101111100000010000000001
000000000000100000000010111111011011000010100000000000
010000000000000101000011000101011110111100010100000000
110000000000000000000000000000101000111100010000000000

.logic_tile 8 10
000000000010000000000000000111111001111001010011000000
000000000000000000000000000101101111111101110001000000
111000000000000011100000000000000001000000100100000001
100000000000000000100000000000001100000000000000000000
110000000000000111000000000000001100000100000100000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000010101000010100000001100000100000100000000
000000000000100101000010000000010000000000000000000100
000000000000000101000000000011100000000000000100000100
000000000000000000000010100000100000000001000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000010000000000000000000000000000000
000000000000000101000010110000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000001000000001001001000000000001
100000000000000000100000001101001000000110000000000000
000000000000000000000000000000000001000000100100100001
000000000000000000000000000000001110000000000001100000
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001010000100010000000
000000000000000000000000001111001010100000010000100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000010100101111101111001010001000000
100000000000100000000100000001001001111100110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000001110000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000000000101000010100000000001000000100100000000
100000001010000000100000000000001110000000000000000000
000000000000100000000000000000011100000100000100000000
000000000001010000000000000000010000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011011000101000000000000000
000000000000000000000000000000000000101000000000000100
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001000000000000000000100000000
000000000000000001000010001111000000000010000000000000

.logic_tile 2 11
000001000001100000000000000000000000000000001000000000
000010100001110000000000000000001110000000000000001000
000000000000000111000000000000001110001100111000000000
000000000000000000100000000000001111110011000000000001
000000001110000000000000010111101000001100111000000000
000000001010100000000011010000000000110011000000000001
000000000000000000000000000011101000001100111000000000
000000000001010000000000000000100000110011000000000000
000001000000000000000110000101001000001100111000000000
000010100000000000000100000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000110000000000010010000001101110011000000000000
000000000000000001100000010000001001001100111000000000
000000000000000000100010010000001110110011000000000000
000000000000001001100000001000001000001100110000000000
000000000000001001100000000001000000110011000000000000

.ramb_tile 3 11
010000000000100000000111100101100001000000
001000000000000000000100000111001110000100
111000000000001111100111101000000000000000
000000000000001111000000001001000000000000
010001000000001111100011100111000000000000
111000000000001111100100000011000000001000
000000000000001000000000000000000000000000
001000000000000111000000001001000000000000
000000000000000000000010000011000000000000
001000000000000111000011100101100000000001
000000000000000111000000001000000000000000
001000001110000000100000000011000000000000
000000000000000111000000000001100000000000
001000000110000001100000001011000000000100
010001000000000111000000000000000000000000
011010000000000000000000000101000000000000

.logic_tile 4 11
000001001000000001100000000000011000000100000100000000
000010101100000101100010000000010000000000000000000000
111000000000000001100010101101101101110000000000000000
100000000000000000100000000111011101000000000000000000
010000000000001101000010100111011011101011010000000000
110000000100001001000000000101111100001011100000000000
000000000000000101000000000000001010000100000100000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000001010000000000010000101000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000001010000000000000010001000000000000000100000000
000000000100000000000011010000000000000001000010000000
010000000000001000000000001001001000000000000000000000
000000000000000011000000000101011010010010000000000000

.logic_tile 5 11
000000000000000011100011100111111011100110000000000000
000000000000000000100010010101101111100100010000000000
111000000000000101000010100111101010001010000000000000
000000001100000000000110111011011001010000010000000000
110010100000010101000111001001111010100000000000000000
010000000000000000000100001001111110000000000000000000
000000100000001111100111010101101110010101010000000000
000000001000000111000111100000110000010101010000000000
000000000000000000000110000011100000000000000100000100
000000000000000000000011110000000000000001000001100100
000000000000000011100111000000001001110011000000000000
000000000000000000100100000000011000110011000000000000
000000000000000001100111000011100000000000000100000000
000000000000000000000100000000100000000001000000000100
010010100000000011100110010000011011011010010000000000
000001000100000000000111010001001010100101100010000000

.logic_tile 6 11
000000000000000000000010101000000000000000000100000000
000000000000001101000100001111000000000010000000000001
111000000010000000000111100001011000000100000000000001
100000000000001101000010110000001001000100000000000000
010000000000000000000010000001000001000000000000000000
110000000000000101000000000001101000001001000000000000
000000000000000000000010101111100001001001000000000000
000000000000000000000100001001101100000000000000000000
000000000000000000000000001001101000100001010000000000
000000000000000000000000000001111000101000000000000000
000000000000000001100000000001011000000000000000000000
000000000000001001000000001001000000010100000000000000
000010100000000000000000001001101011000000010000000000
000000000000000000000000000011101001000010100001000000
110000000000000111100110000001011010111110100000000000
110010001110000000000000000000010000111110100000000000

.logic_tile 7 11
000000000000001000000000010111100001000110000000000000
000000000100000101000010110111001110001111000000000000
111001000000000111100000010011111000000100000000000000
100000000000000000100011101101111010000000000000000000
110010100000000000000000011101011010000000100000000000
110001000000000001000010111011001001000000000000000000
000010100001010101100000001000011101100000000010000000
000001000000100001000000000001001101010000000000000000
000000000000000101000000000101001101100000000000000010
000000000000001101000010000001101100000000000000000010
000001000000000000000110011101111100101000000000000001
000010101100000011000010000001000000000000000000000000
000000000000000001100110000000000000000000000100000100
000000000000000000000000001011000000000010000000000001
000010100000000101100010100011011110000010100000000000
000001000000000101000100000000010000000010100000000000

.logic_tile 8 11
000000100000001000000111100000000000000000000100000000
000000000000001111000010101001000000000010000010000010
111000000001010101000011110000000001000000100110000000
100000000000100101000110100000001000000000000010000001
110000000000000101000010100000000001000000100110000000
110000000010000000000000000000001011000000000001100000
000000000000000000000111000001100000000000000110000000
000000000000000000000110100000000000000001000001100000
000000000000000000000000000000000000000000100100000000
000010100000000000000000000000001011000000000010000001
000010100000000000000000000001011001000000100000000001
000001000000000000000000001001011001000000000000000000
000000000000000000000111000101100000000000000110000001
000000000010000000000000000000100000000001000000100001
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000001

.logic_tile 9 11
000001000000001000000000001000000000000000000100000000
000010100000000011000000001101000000000010000000000000
001000000000000000000000010101000000000000000100000000
001000000100010000000011010000000000000001000000000000
110000000000000001000011100000001100000100000100000001
110000000000000000000011100000010000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000100001000010000000001010000100000100000000
000000000001000000000000000000010000000000000000000000
000000000000000001000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111100000011100000100000100000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000010

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000001010000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000001100001100000101000000
100000000000000000000000000000001110001100000011000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111000000000110000000000000
000000000000001111000000000000001100000110000001000000
000000000000001000000000000011000000100000010100000000
000000000000000001000000000000001110100000010001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
010000000000000000000000000111000000010110100011000100

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000111000010100101100000000000001000000000
001000000000000000000100000000100000000000000000001000
111000000000000000000000000011011000001100111000000000
000000000000000000000010110000011000110011000000000000
110000000000000111000011100001001000110011000000000000
111000000000000000000000000101100000001100110000000000
000000000000000000000000001101011110101001010000000000
001000000000000000000010110011110000000010100000000000
000000000000001000000000001000011111000000010101000000
001000000000000011000000001011001111000000100100000001
000000000000000001100000010111011111111100000000000000
001000000000000000000010000111011110111110000000000000
000000000000001001100110000111000000010000100001000000
001000000000001001100000000000001110010000100000000000
010000000000001000000110000111111101011110100101000001
001000000000000001000000000000111110011110100100100001

.logic_tile 2 12
010000000101010111000010100101101011000010010000000000
001000000000000000000010101011001110100100000000000000
111000000000001101000000011101111001000010010000000000
000000000000000111000011111101101110100100000000000000
000000000000001111000000010101000000000000000000000000
001000001010000111100011101001100000111111110000000000
000000000000000000000010100001100000000000000100100000
001000000000000101000010100000100000000001000000000000
000000000000000001100000010101111000010101010000000000
001000000000000000000010000000100000010101010000000000
000000000001011000000000001000001110010101010000000000
001000000000100001000000000001010000101010100000000000
000000000000000000000110010001001110100000100000000000
001000000000000000000010000000111010100000100000000000
000000000000001001100000000000011100100000100000000000
001000000000000011000000000001001100010000010000000000

.ramt_tile 3 12
000000000000000111000011111001000000000000
000000010000001001000111100001101011001000
111000000000001000000000001000000000000000
100000010000001011000000001111000000000000
010001100000000001000010000001000000000000
010011100000000000000000000101000000000100
000000000000000000000000011000000000000000
000000000000000001000011001011000000000000
000000000000000001000010000101100000000000
000000000000000000000000000001100000000100
000000000000000000000010000000000000000000
000000000000000001000000001011000000000000
000000000000000000000010000101100000000000
000000000000000000000000001111000000000001
110000000000000000000000000000000000000000
010000000000000000000011110011000000000000

.logic_tile 4 12
010000000000000000000000000111100000000000000100000000
001000000000000101000000000000100000000001000001000000
111000000000000000000000000000001110000100000100000000
000000000000000101000000000000010000000000000001000000
000000000000000000000010100000011110000100000100000000
001000000000000000000000000000000000000000000001000000
000000000000000101000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000000011000000100000110000000
001000000000000001000000000000000000000000000000000000
000010000000000000000110001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
001000000000001000000000010101100000000000000100000000
001000000000000001000010000000000000000001000001000000

.logic_tile 5 12
010000000000000101000000011000000000000000000100000000
001000000000000000100011101111000000000010000000000000
111000000000000101000010101000000001010000100000000000
100000000000001101100110110101001100100000010000000010
010000000000001000000010010001111100010101010000000000
111000000000000011000011010000010000010101010000000000
000000000000001001100000010001100001110000110000000000
001000000110001001000011001101001101001111000000000000
000000000000000111000000000101101100010101010000000000
001000000000000111000000000000100000010101010000000000
000001000000000101100010000011011101011010010000000000
001100000000000001000000000001001001000000000000000000
000000001110000000000110011111011110000010010000000000
001000000000000000000010001001101001100100000000000000
110000000000001111000110100101101111000000010000000000
111000000000000001100000000101011110000001000000000000

.logic_tile 6 12
010000000000001101000000010011000000000000000100000000
001000000000000101000010000000000000000001000000000000
111000000000000101100110001001011100001000000000100000
100000000000000101100000001101011010000000000000000000
010000000000000101000010100011011101001111110000000000
011000000000000101000010100101001000000111110000000000
000000000000001000000000010101000000000000000100000000
001000000000000001000010010000100000000001000000000000
000000000000001001000110000001101010111101010100000000
001000000000000001000000001101010000101000000000000000
000000000000000001000000000000011110000100000000000000
001000000000000000100010101101001000001000000000000000
000000000000000000000000000001111000010010100000000000
001000000000000000000000000000101100010010100000000000
010000000000000001000000000000000001111001110000000000
001000000000000000000000001011001010110110110000000000

.logic_tile 7 12
010000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000
111000000000000001100000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000000001100010101000000000000110000000000001
111000000000000001000010000011001010001001000000000000
000000000000100000000000001101011101111111110000000001
001000000000000001000000000001001111111100110000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000001011100000000000000000000000000100000000
001000000000000001000000001101000000000010000000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000010000000000000000001000000000000
000000000000000000000000011101011100000000000000000000
001000000000000000000010000001000000000001010000000000

.logic_tile 8 12
010000000001001111000000000001011100101001010000000000
001000000000000101000010010101001101100001010000000001
111000000000001101100010110001100001000000000000000000
100000000000000111000110101101101000000110000000000000
010000000000000001100000011000000001001001000000000000
011000000000000000000010101101001001000110000000000000
000000000001010000000110110111100000000000000000000000
001000000000000000000010100000000000000001000000000000
000000000000000000000000010001100001011111100100000000
001000000000000000000010000000101101011111100000000000
000000000000000101000000000000000000000000000000000000
001000000110000000100010100000000000000000000000000000
000000000000000000000000001101101010101111110000000000
001000000000000000000000001101111000101001010010000000
010010100000000001100000000000000000000000000000000000
011000000000000000100000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100101100000000000000100000010
111000000000000000000000000000100000000001000000000001
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000010001101111001110000000000000
001100000000000000000010111001101000011111100000100000
111000000000000111100010100001100000000000000000000000
100000000000001011100100000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111100000000001000000100101000000
001000000000000000000000000000001000000000000001000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000001101000000000000001011000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000001011111001001001010100100000
001000000000000000000000001011101011010110100000000000
111000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000011100000000
000000001100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
010000000100000000
000000000100000000
000000000100000000
000000000100000000
011100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000001110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000101000000000000000001000000001000000000
001000000000000000000011100000001101000000000000001000
111000000000001000000110000011011101001100111000000000
000000000000000001000011000000111110110011000010000000
010000000000000000000110000000001001110011000000000000
011000000000000000000010101011001001001100110010000000
000000000000000001100000000111111011000000000100000000
001000000000000000000000001101001111100001010100000000
000000000000000000000000011001011111010000100100000000
001001000000000000000011100101011110010000000100000000
000000000000000000000000010001101011100000000001000100
001000000000000000000010100000011001100000000000000000
000001000000000000000000000000011000000011110000000000
001010100000000000000000000000010000000011110000000000
010000000000001101000000001111111011001000000100000000
001000000000000101000010101001001111101001010100000000

.logic_tile 2 13
010000000000000011100000000001000000000000000100000001
001000000100000101100000000000000000000001000000000000
111000000000000000000010101101001100011000000000000000
000000000000000000000010100011001101000001100000000000
000000000001010101000011100000000001000000100100100000
001000000000000000100100000000001010000000000000000000
000000000000000001100010010001011001100000000010000000
001000000000000000000111100011011001000000000000000000
000000000000001001100010000000011010000011110000000000
001000000000000001000000000000010000000011110000000000
000000000000000001000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000001101000000101001010000000000
000000000000000111000000000111100000000000000100000000
001000000000000000000000000000000000000001000000000010

.ramb_tile 3 13
010001000000000000000000000000000000000000
001010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000100000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000101000000000001101011110011000000000000
001000000000000001000010101001001111000000000000000000
111000000000000111100000000000011110000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000001100111000000000000000000000100100000
001000000000000101000100000101000000000010000000000010
000000000000001011100111101101001100001000010000000000
001000000000000001000110111111101000010010000000000000
000000000000000000000000001000000000000000000100000000
001000000000000001000010000101000000000010000000000000
000000000000000001000000000000000001000000100100000000
001000000000000000000000000000001010000000000000100010
000000000000000000000000000101111101001000000000000000
001000000000000000000000000001101011000010000000000000
000000000000000001000110010011001100010101010000000000
001000000000000000000010000000010000010101010000000010

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000001000111000000000000000000000000000000000000
111000000000000000000000000111000000000000000100100000
100000000000000000000000000000100000000001000000000000
000000001000000000000000010000011010000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
001000100110000011000000000000000000000001000000000000
000000000000000000000111000011000000000000000100000000
001000000000000000000000000000100000000001000000000010
000010000000000111000000000000000000000000100100000000
001000100000000000000000000000001011000000000000000010
000010100000000000000110000000011100000100000100000000
001000100000001001000000000000000000000000000000100010
000000000000000000000000000000000000000000000100000000
001000000000100000000000000111000000000010000000100000

.logic_tile 6 13
010000000000001000000110010000000000000000000000000000
001000000000001111000010010000000000000000000000000000
111000000000001000000010111001011001111111100100000000
100000000000000111000110011001001010101111011000000010
110000000000000000000110000011001100010000000000000000
011000000000000000000110110000011100010000000000000000
000000000000000001100000001001100000000000000000000000
001010100000001101000010110111101100010000100000000000
000000000000001001000010001101011011110111110100000000
001000000000001001000011110111111000010111110000100000
000100000000000000000000000101000000100000010000000000
001100000000000001000000000000101110100000010000000000
000000000000001000000000000011001101100000000010000000
001000000000000101000000000000011100100000000000000000
010000000000000011100000000011101000110110100000000100
111000000000000001000000000000011001110110100000000000

.logic_tile 7 13
010000000000000001100000010001101011111111110000100000
001000000000000000100010010011001001111011110010000010
111000000000000101000010101111101000101000010000000001
100000000000000000000010101101011101010110100000000000
110000000000000000000010101011001110001111110100100000
111000000000000101000011110111011110101111110000000000
000000000000000101100010110101111110011111110100100000
001000000000000000000110100111101011011111100000000000
000000000001010101100110100001011010101100000010000000
001000000000000001000000000000011011101100000000000010
000000000100000000000000000001101101111111110000000100
001000000000000000000000000101101000101111110000000000
000000000001001101000111111101011000000000000000000001
001000000000000101000011101001010000101000000000000000
010000000000000001100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000001100000100000100000000
001000000000000000000000000000010000000000000000000000
111000000000000101100000000000001110000100000100000000
100000001010010000000000000000000000000000000000000000
110000000000100000000000010111111100010000000000000000
111000001100000000000010010011101101000000000001000001
000000000000000001000000010011001101000001000000000000
001000000000000000000010100000101111000001000000000000
000000000000001000000010010101000000000000000100000000
001000000000001001000010010000100000000001000000000000
000000000000001001100000000000011010000100000100000000
001000000000001011100000000000000000000000000000000000
000000000000000001000010000111100001010000100000000000
001000000000000000000000000011101111000000000000000010
000000000000000001100110011111111101010110110000000000
001000000000000000000110011101001000100010110000000000

.logic_tile 9 13
010000000010001111000111010000001000000100000100000000
001000000000001111000110000000010000000000000000000000
111000000000000111000000001101001000010111100000000000
100000000000000000000000001101011011001011100010000000
110000001000000111000000010001000000000000000100000000
011000000000000000100010100000000000000001000000000000
000001000000100000000010010000000000000000000000000000
001010000001010000000010100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000001010001000011000000000000000000000000000000
000000000000000000000000001101101100010111100010000000
001000100000000000000000001101101011001011100000000000
000000001010000000000000000111011011001111110000000000
001000100000001111000000000001011111001001010000000000
000000001010100000000110000000000001000000100100000000
001000000000010000000000000000001000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000001010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000110001111011100000000010101000000
000000000000000000000000001001001000000001010100000000
010000000000000001100111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110000101101110011100000110000000
001000000000000000000000001011101000101000000100000000
000000000000000000000110010001011000001001000110000000
001000000000000000000011100111011101000010000100000000
000001000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
010000000000001000000000001000001010100000000010000000
001000000000000001000000000111001101010000000000000100

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000001011100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000011010000011110000100000
000000000000000000000000000000000000000011110000000000
111000000000001101000000001111101111011111100000000000
000000000000001011000000001111011000101001000010000000
010000000000000000000011101111101100101101010000000001
110000000000000000000100000111101100010110100000000000
000000000000000000000000000000001100010100000000000000
000000000000000101000000000011000000101000000000000000
000000000000001001100011001011000000000000000100000000
000000000010001001100000000001100000111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 14
000000000000100000000110110000000000000000000000000000
000000000001010000000010100000000000000000000000000000
111000000000000001100000000101100001011001100000000000
000000000000000000000010110000101011011001100000000000
010000000000000000000110000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000000000010111001000001101001010000000000
000000000000000000000011000011101000001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000111100001011111100110100000
000000000000000000100000001001001111010110100110000010
000000000000000000000000001111101000000000000101000000
000000000000000000000000000111110000010100000100000000
010000000000000001100000010001101100101011110000000001
000000000000000000000010000000110000101011110010000110

.ramt_tile 3 14
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000010000000010100000000000000000100100000000
000000000000100101000010110000001011000000000000000000
111000000000000111100111101101101101100000100000000000
000000000000000000100100001011111110000101000000000000
000000000000001000000110000011001000100000000000000000
000000000000000001000000000001011110000000000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000010110000001011000000000000000000
000000000000000001000010000101011000010101010000000000
000000000000000000000011110000000000010101010000000000
000000000000000000000110000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000001001100000001000000000011001100000000000
000000001010000001000000001001001101100110010000000000

.logic_tile 5 14
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000010
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000001000000111101000000000000000000100000000
110000000000000101000000000001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111001011100101100000000000
000000000000000111000000000000001011100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000001000000010010011101010010110100000000000
000000000000001001000110100001010000111110100000000000
111000000000000001100000000011100000000000000100000000
100000000000000000100010010000100000000001000000000000
110000000000001011100000000101101000010110110000000000
010000000000001111000010101111111000010001110000000000
000000000000000001100000010011000000000000000000000000
000000000000000000000010010000000000000001000000000000
000000000000001000000000000101011110010010100000000000
000000000000000001000011110101001000110011110000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000001100010100001101010000111010000000000
000000000000000001000000001001001110101011010000000000
000000000000000000000000001001111011010010100000000000
000000001000000101000000001101101000110011110000000000

.logic_tile 7 14
000000000000000111100000011000001100101000000010000000
000000000110000000000010011001000000010100000010000000
111000000000000000000010100000001010101000000000000000
100000000000000000000110101111000000010100000000000000
110000000000000011100000000111000000110110110000000000
110000000000000101000000000101101001101001010000000000
000000000000101101000000001000000000011111100100100000
000000000001000111000000000101001000101111010000000000
000000000001001001100110101011000000000000000011000000
000000000000100101000010100101000000101001010000000010
000010100000000000000000000011000000011111100100000000
000001000000001001000000000000001101011111100000100000
000000000000000000000111110000011110001111110100000000
000000000000000000000110010000001101001111110000100000
110000000000001000000010000001111111000111010000000000
010000000000000101000000000101111001010111100000000000

.logic_tile 8 14
000000100000000101100011100101001011010111100000000000
000001000000000000000000001111011101000111010000000000
111000000000001001100000000001111100010110110000000000
100000000000011011000010100011011110010001110000000000
010000000000001111000110100001111101011110100010000000
110000000000000011000110100101001101101110000000000000
000000000000000000000000010111111001000111010000000000
000000000000000101000010001011011010101011010000000000
000000000000000101000110101101111111001111110000000000
000000000000000000100010000111111001000110100000000000
000001000000000001100000010000000000000000100100000000
000000000000000000100010010000001001000000000000000000
000000000000001000000010100000000000000000100100000000
000000000000001001000000000000001101000000000000000000
000000000000000001100000010000011000110000000000000000
000000000000000000100010100000011000110000000011000010

.logic_tile 9 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001011100000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000001010000000000000001111111000110100000000000
110000000000000000000000001011011011001111110001000000
000000000000000000000110001000000000000000000100000000
000000000000010000000000000011000000000010000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000100100000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010010000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000100000000000000000000000001111010000111000100000000
000000000000000000000011101001011101001111000000000011
111000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001110001111000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 15
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110101000000000000000000000000000
010000000000000000000100000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000001000000010101100000110110110000000000
000000000000000000000010000000001001110110110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011011010001000000110000011
000000000000000000000000001001001011000000000111100010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000100100100000
010000000000000000000000000000001110000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110100000000000000000000100000000
000000001110000000000100001111000000000010000000000000
010000000000000000000011100001111110010101010000000000
000000000000000000000100000000010000010101010000000000

.logic_tile 5 15
000000000000000000000000001001101110101000010101100000
000000000000000000000000001001111111111000100000000010
111000000000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000001000000000010010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000001000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000

.logic_tile 7 15
000010000000000000000111001011000000010110100000000000
000000000000000000000000000011100000000000000010000000
111000000000000011100111000000000000000000100100000000
100000000000000000000000000000001011000000000010000000
110000000000000000000000000011101101100001010000000000
110000000000000000000010000011101100010110100000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000001100110010000011000000100000100000000
000000000000000111000010000000000000000000000000000000
000010100000001000000110000000001100001100000001000000
000000000000000001000000000000011101001100000010100000
000000000000000000000110000000011110000100000100000001
000000000000000000000100000000000000000000000010000000
010001000000000000000000001000000000000000000100000000
000010000000000001000000001001000000000010000010000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000001000000000000011100000000000000000000000000000
111000000000000000000000000001000000000000000110000000
100000000000000000000000000000100000000001000000000001
110000000000000000000000001111011100000110100000000000
010000000010000111000000000101001100001111110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000001010000100000110000001
000000000000001011000010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000111000001110000110100000000
000000000000000000000000001101001001110110110010000000
111000000000000101000000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000100000000000000100000000000000000000000000000000
000000000000000000000000000000011001000001110100000000
000000000000000000000000000111011000000010110010000000
000000000000000000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111101111100001010000000000
000000000000001111000011110011011101010110000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000111100011100000000000000000000000000000
000000000001000101100111000000000000000000000000000000
111000100000000000000000010000000000000110000000000000
100000000000000101000011100001001011001001000000000000
010001000000000000000010101001001100111001110100000000
010010000000000000000011111001101000111000100011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101001001011001010100000000
000000000000000000000000000001111001011010100001000001
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010010100000100000000
000000000000000000000000001001111100101110000001000001

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000001111000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000111001110010101010100000000
000000000000000000000000000000100000010101010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000001011100000101001010000000000
000000000000000000000000000011100000000000000000000000
111000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000101100000000000000100000010
000000000000000101000100000000100000000001000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000101000000000001001011110101010110000000
000000000000000000000000000011001011110110100000000010
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000010100101111110001100000100100000
000000000000000000000000000001101010111100110000000000
000000000000001000000110001011001010010101010100000000
000000000000001001000100001101100000101001010001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000001000
000000000000000001
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.io_tile 7 17
110000000000000000
100000000000000001
000000000000000000
000000000000000001
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000011000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 lvds_clock_$glb_clk
.sym 8 r_counter_$glb_clk
.sym 139 i_smi_a2$SB_IO_IN
.sym 179 smi_ctrl_ins.int_cnt_09[4]
.sym 255 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 259 i_smi_a2$SB_IO_IN
.sym 291 w_rx_09_fifo_data[25]
.sym 292 w_rx_09_fifo_data[21]
.sym 294 w_rx_09_fifo_data[23]
.sym 347 smi_ctrl_ins.int_cnt_09[3]
.sym 405 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 406 rx_09_fifo.mem_i.0.0_WDATA_1
.sym 407 w_rx_09_fifo_data[19]
.sym 408 w_rx_09_fifo_data[24]
.sym 409 w_rx_09_fifo_data[20]
.sym 410 w_rx_09_fifo_data[18]
.sym 411 rx_09_fifo.mem_i.0.0_WDATA_4
.sym 412 w_rx_09_fifo_data[22]
.sym 440 w_rx_24_fifo_data[7]
.sym 519 w_rx_09_fifo_data[30]
.sym 520 w_rx_09_fifo_data[16]
.sym 521 rx_09_fifo.mem_i.0.1_WDATA_7
.sym 522 w_rx_09_fifo_data[28]
.sym 523 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 524 w_rx_09_fifo_data[26]
.sym 525 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 526 w_rx_09_fifo_data[17]
.sym 530 i_rst_b$SB_IO_IN
.sym 538 i_smi_a3$SB_IO_IN
.sym 551 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 552 rx_09_fifo.mem_i.0.0_WDATA_4
.sym 596 $PACKER_VCC_NET
.sym 600 $PACKER_VCC_NET
.sym 633 w_rx_09_fifo_data[15]
.sym 634 w_rx_09_fifo_data[13]
.sym 635 lvds_rx_09_inst.o_fifo_data[31]
.sym 636 w_rx_09_fifo_data[29]
.sym 637 rx_09_fifo.mem_i.0.1_WDATA
.sym 638 w_rx_09_fifo_data[27]
.sym 639 w_rx_09_fifo_data[14]
.sym 711 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 715 i_smi_a2$SB_IO_IN
.sym 746 rx_09_fifo.mem_q.0.0_WDATA_6
.sym 747 w_rx_09_fifo_data[10]
.sym 748 w_rx_09_fifo_data[11]
.sym 749 w_rx_09_fifo_data[8]
.sym 750 w_rx_09_fifo_data[4]
.sym 751 rx_09_fifo.mem_q.0.0_WDATA_4
.sym 752 w_rx_09_fifo_data[12]
.sym 753 w_rx_09_fifo_data[6]
.sym 779 w_rx_09_fifo_data[14]
.sym 783 rx_09_fifo.mem_i.0.1_WDATA
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 861 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 862 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 863 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 864 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 865 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 866 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 867 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 868 w_rx_09_fifo_data[9]
.sym 885 w_debug_fifo_push
.sym 910 lvds_clock
.sym 926 w_rx_09_fifo_data[0]
.sym 935 rx_09_fifo.mem_q.0.0_WDATA_6
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 963 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 974 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 976 rx_09_fifo.wr_addr[2]
.sym 977 rx_09_fifo.wr_addr[6]
.sym 978 rx_09_fifo.wr_addr[3]
.sym 979 rx_09_fifo.wr_addr[7]
.sym 980 rx_09_fifo.wr_addr[4]
.sym 981 rx_09_fifo.wr_addr_gray[5]
.sym 1006 rx_09_fifo.wr_addr_gray[0]
.sym 1009 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 1037 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1055 $PACKER_VCC_NET
.sym 1089 rx_09_fifo.wr_addr_gray_rd[6]
.sym 1090 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 1092 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1093 rx_09_fifo.wr_addr_gray_rd[5]
.sym 1094 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 1095 rx_09_fifo.wr_addr_gray_rd[2]
.sym 1125 rx_09_fifo.wr_addr[3]
.sym 1127 rx_09_fifo.wr_addr[7]
.sym 1132 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 1165 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 1168 w_lvds_rx_09_d1
.sym 1170 i_smi_a2$SB_IO_IN
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1203 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 1204 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 1205 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 1206 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 1207 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 1208 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 1209 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 1235 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 1246 w_lvds_rx_09_d0
.sym 1247 i_rst_b$SB_IO_IN
.sym 1256 $PACKER_VCC_NET
.sym 1282 w_lvds_rx_24_d1
.sym 1283 w_lvds_rx_24_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1317 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 1318 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 1319 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 1320 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 1321 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1322 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 1323 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 1330 w_rx_09_fifo_pull
.sym 1341 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 1343 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1430 lvds_rx_24_inst.r_phase_count[1]
.sym 1431 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1432 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 1433 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 1434 rx_09_fifo.wr_addr_gray[1]
.sym 1439 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1443 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 1472 $PACKER_VCC_NET
.sym 1478 $PACKER_VCC_NET
.sym 1544 w_rx_24_fifo_data[0]
.sym 1549 w_rx_24_fifo_data[1]
.sym 1552 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1558 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1588 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1624 w_lvds_rx_09_d1
.sym 1626 i_smi_a2$SB_IO_IN
.sym 1703 w_rx_09_fifo_push
.sym 1708 w_lvds_rx_24_d1
.sym 1715 w_lvds_rx_24_d0
.sym 1724 w_rx_09_fifo_push
.sym 1881 rx_24_fifo.mem_q.0.1_WDATA
.sym 1886 rx_24_fifo.mem_q.0.1_WDATA_3
.sym 1944 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 2063 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 2064 smi_ctrl_ins.r_smi_test_count[5]
.sym 2065 rx_24_fifo.mem_q.0.1_WDATA_4
.sym 2066 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 2067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 2068 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 2069 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 2070 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 2078 w_debug_fifo_push
.sym 2084 w_rx_24_fifo_data[9]
.sym 2102 w_rx_24_fifo_data[15]
.sym 2109 w_rx_24_fifo_data[14]
.sym 2112 smi_ctrl_ins.r_smi_test_count[5]
.sym 2119 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 2124 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 2125 w_debug_fifo_push
.sym 2127 smi_ctrl_ins.int_cnt_09[4]
.sym 2128 w_debug_fifo_push
.sym 2142 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2234 i_smi_a3_SB_LUT4_I2_O[1]
.sym 2235 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 2236 rx_24_fifo.mem_q.0.0_WDATA_6
.sym 2237 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 2238 rx_24_fifo.mem_q.0.0_WDATA_4
.sym 2239 smi_ctrl_ins.r_smi_test_count[1]
.sym 2240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 2241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 2247 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 2264 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 2265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 2268 w_rx_24_fifo_data[4]
.sym 2269 w_rx_09_fifo_data[23]
.sym 2270 smi_ctrl_ins.int_cnt_09[4]
.sym 2279 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 2298 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 2313 smi_ctrl_ins.int_cnt_09[4]
.sym 2314 smi_ctrl_ins.int_cnt_09[3]
.sym 2334 smi_ctrl_ins.int_cnt_09[3]
.sym 2335 smi_ctrl_ins.int_cnt_09[4]
.sym 2366 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 2367 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2368 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2369 rx_24_fifo.mem_q.0.0_WDATA_7
.sym 2370 w_smi_data_output[4]
.sym 2371 rx_24_fifo.mem_q.0.0_WDATA_1
.sym 2372 rx_24_fifo.mem_q.0.0_WDATA_3
.sym 2373 rx_09_fifo.mem_i.0.0_WDATA
.sym 2374 rx_09_fifo.mem_i.0.0_WDATA_2
.sym 2375 rx_24_fifo.mem_q.0.0_WDATA
.sym 2376 w_smi_data_output[1]
.sym 2377 i_smi_a2$SB_IO_IN
.sym 2380 i_smi_a2$SB_IO_IN
.sym 2387 smi_ctrl_ins.int_cnt_09[4]
.sym 2394 smi_ctrl_ins.int_cnt_09[4]
.sym 2396 rx_09_fifo.mem_i.0.0_WDATA_2
.sym 2399 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 2400 rx_09_fifo.mem_i.0.0_WDATA_1
.sym 2414 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 2424 w_rx_09_fifo_data[19]
.sym 2425 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2431 w_rx_09_fifo_data[21]
.sym 2441 w_rx_09_fifo_data[23]
.sym 2456 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2458 w_rx_09_fifo_data[23]
.sym 2461 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2462 w_rx_09_fifo_data[19]
.sym 2475 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2476 w_rx_09_fifo_data[21]
.sym 2501 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2504 rx_09_fifo.mem_i.0.0_WDATA_5
.sym 2505 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 2506 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 2507 i_smi_a3_SB_LUT4_I2_O[2]
.sym 2508 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2509 rx_09_fifo.mem_q.0.0_RDATA_3[3]
.sym 2510 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 2511 rx_09_fifo.mem_i.0.0_WDATA_7
.sym 2516 w_rx_09_fifo_data[25]
.sym 2518 w_debug_fifo_push
.sym 2521 w_smi_data_output[1]
.sym 2523 i_smi_a3_SB_LUT4_I2_O[0]
.sym 2525 w_smi_data_output[4]
.sym 2527 i_smi_a3_SB_LUT4_I2_O[3]
.sym 2529 smi_ctrl_ins.int_cnt_09[3]
.sym 2532 w_rx_24_fifo_data[1]
.sym 2534 w_rx_24_fifo_data[0]
.sym 2536 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 2537 rx_09_fifo.mem_i.0.1_WDATA_7
.sym 2539 smi_ctrl_ins.r_smi_test_count[5]
.sym 2541 w_rx_09_fifo_data[25]
.sym 2558 w_rx_09_fifo_data[16]
.sym 2559 w_rx_09_fifo_data[19]
.sym 2561 w_rx_09_fifo_data[20]
.sym 2564 w_rx_09_fifo_data[17]
.sym 2566 w_debug_fifo_push
.sym 2568 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2569 i_rst_b$SB_IO_IN
.sym 2578 w_rx_09_fifo_data[18]
.sym 2583 w_rx_09_fifo_push
.sym 2585 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2588 w_rx_09_fifo_data[22]
.sym 2591 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2593 i_rst_b$SB_IO_IN
.sym 2597 w_rx_09_fifo_data[19]
.sym 2598 w_rx_09_fifo_push
.sym 2599 w_debug_fifo_push
.sym 2602 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2603 w_rx_09_fifo_data[17]
.sym 2609 w_rx_09_fifo_data[22]
.sym 2611 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2614 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2615 w_rx_09_fifo_data[18]
.sym 2622 w_rx_09_fifo_data[16]
.sym 2623 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2626 w_rx_09_fifo_data[22]
.sym 2628 w_debug_fifo_push
.sym 2629 w_rx_09_fifo_push
.sym 2633 w_rx_09_fifo_data[20]
.sym 2635 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2636 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2639 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 2640 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 2641 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 2642 rx_09_fifo.mem_i.0.0_WDATA_3
.sym 2643 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[2]
.sym 2644 rx_09_fifo.mem_i.0.1_WDATA_4
.sym 2645 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 2646 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 2652 $PACKER_VCC_NET
.sym 2653 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 2655 rx_09_fifo.wr_addr[8]
.sym 2656 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2658 $PACKER_VCC_NET
.sym 2660 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 2661 w_rx_09_fifo_data[20]
.sym 2662 w_debug_fifo_push
.sym 2663 w_debug_fifo_push
.sym 2664 w_debug_fifo_pull
.sym 2665 i_smi_a3_SB_LUT4_I2_O[3]
.sym 2668 w_rx_09_fifo_push
.sym 2669 w_rx_09_fifo_push
.sym 2670 w_debug_fifo_push
.sym 2673 smi_ctrl_ins.int_cnt_09[4]
.sym 2675 $PACKER_VCC_NET
.sym 2677 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2692 w_rx_09_fifo_data[15]
.sym 2696 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2697 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 2698 w_rx_09_fifo_data[14]
.sym 2703 w_rx_09_fifo_data[24]
.sym 2704 w_rx_09_fifo_push
.sym 2706 w_debug_fifo_push
.sym 2708 smi_ctrl_ins.int_cnt_09[3]
.sym 2711 w_rx_09_fifo_data[28]
.sym 2712 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[2]
.sym 2720 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 2721 w_rx_09_fifo_data[26]
.sym 2722 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2726 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2728 w_rx_09_fifo_data[28]
.sym 2733 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2734 w_rx_09_fifo_data[14]
.sym 2738 w_debug_fifo_push
.sym 2739 w_rx_09_fifo_data[24]
.sym 2740 w_rx_09_fifo_push
.sym 2744 w_rx_09_fifo_data[26]
.sym 2745 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2749 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[2]
.sym 2750 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 2751 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2752 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 2756 w_rx_09_fifo_data[24]
.sym 2757 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2761 smi_ctrl_ins.int_cnt_09[3]
.sym 2763 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 2764 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 2767 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2768 w_rx_09_fifo_data[15]
.sym 2771 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2774 smi_ctrl_ins.int_cnt_09[3]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 2776 rx_09_fifo.mem_i.0.1_WDATA_6
.sym 2777 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 2778 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 2779 rx_09_fifo.mem_i.0.1_WDATA_1
.sym 2780 rx_09_fifo.mem_i.0.1_WDATA_2
.sym 2781 rx_09_fifo.mem_i.0.1_WDATA_5
.sym 2786 w_rx_09_fifo_data[30]
.sym 2793 w_rx_24_fifo_data[18]
.sym 2794 rx_09_fifo.rd_addr[5]
.sym 2795 smi_ctrl_ins.int_cnt_09[4]
.sym 2798 w_rx_09_fifo_data[1]
.sym 2802 w_rx_24_fifo_data[0]
.sym 2803 rx_09_fifo.wr_addr[4]
.sym 2805 rx_09_fifo.wr_addr[7]
.sym 2806 w_rx_09_fifo_data[15]
.sym 2807 rx_09_fifo.wr_addr[2]
.sym 2809 rx_09_fifo.wr_addr[6]
.sym 2820 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2829 w_rx_09_fifo_data[11]
.sym 2832 w_rx_09_fifo_data[25]
.sym 2833 w_rx_09_fifo_data[12]
.sym 2836 w_rx_09_fifo_data[13]
.sym 2838 w_rx_09_fifo_data[29]
.sym 2846 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2848 w_rx_09_fifo_data[27]
.sym 2852 w_rx_09_fifo_push
.sym 2853 lvds_rx_09_inst.o_fifo_data[31]
.sym 2854 w_debug_fifo_push
.sym 2862 w_rx_09_fifo_data[13]
.sym 2863 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2868 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2869 w_rx_09_fifo_data[11]
.sym 2872 w_rx_09_fifo_data[29]
.sym 2875 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2878 w_rx_09_fifo_data[27]
.sym 2880 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2884 w_debug_fifo_push
.sym 2885 lvds_rx_09_inst.o_fifo_data[31]
.sym 2886 w_rx_09_fifo_push
.sym 2890 w_rx_09_fifo_data[25]
.sym 2892 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2898 w_rx_09_fifo_data[12]
.sym 2899 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2906 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2908 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2909 w_rx_09_fifo_data[3]
.sym 2910 w_rx_09_fifo_data[2]
.sym 2911 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 2912 w_rx_09_fifo_data[5]
.sym 2913 w_rx_09_fifo_data[7]
.sym 2914 rx_09_fifo.mem_q.0.1_WDATA_6
.sym 2915 w_rx_09_fifo_data[9]
.sym 2916 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 2920 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 2922 w_rx_24_fifo_data[1]
.sym 2925 w_rx_09_fifo_data[13]
.sym 2927 rx_09_fifo.wr_addr[6]
.sym 2928 smi_ctrl_ins.int_cnt_09[3]
.sym 2931 rx_09_fifo.wr_addr[8]
.sym 2935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 2939 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2942 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 2945 w_rx_24_fifo_data[1]
.sym 2951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 2955 rx_09_fifo.wr_addr[6]
.sym 2956 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2966 w_debug_fifo_push
.sym 2968 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2974 w_rx_09_fifo_push
.sym 2977 w_rx_09_fifo_data[6]
.sym 2979 w_rx_09_fifo_data[2]
.sym 2981 w_rx_09_fifo_data[8]
.sym 2982 w_rx_09_fifo_data[4]
.sym 2987 w_rx_09_fifo_data[10]
.sym 2992 w_rx_09_fifo_data[9]
.sym 2995 w_debug_fifo_push
.sym 2996 w_rx_09_fifo_push
.sym 2997 w_rx_09_fifo_data[4]
.sym 3001 w_rx_09_fifo_data[8]
.sym 3002 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3007 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3008 w_rx_09_fifo_data[9]
.sym 3014 w_rx_09_fifo_data[6]
.sym 3016 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3020 w_rx_09_fifo_data[2]
.sym 3021 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3026 w_debug_fifo_push
.sym 3027 w_rx_09_fifo_push
.sym 3028 w_rx_09_fifo_data[6]
.sym 3031 w_rx_09_fifo_data[10]
.sym 3033 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3038 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3040 w_rx_09_fifo_data[4]
.sym 3041 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3043 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 3044 rx_09_fifo.mem_q.0.1_WDATA
.sym 3045 rx_09_fifo.wr_addr[5]
.sym 3046 rx_09_fifo.wr_addr[0]
.sym 3047 rx_09_fifo.mem_q.0.1_WDATA_7
.sym 3048 rx_09_fifo.wr_addr_gray[0]
.sym 3049 rx_09_fifo.mem_q.0.1_WDATA_5
.sym 3050 rx_09_fifo.wr_addr_gray[6]
.sym 3051 rx_09_fifo.wr_addr_gray[2]
.sym 3062 w_rx_09_fifo_data[11]
.sym 3069 rx_09_fifo.wr_addr[4]
.sym 3071 w_rx_24_fifo_data[1]
.sym 3072 rx_09_fifo.wr_addr[8]
.sym 3073 w_rx_24_fifo_data[0]
.sym 3075 rx_09_fifo.mem_q.0.0_WDATA_4
.sym 3077 rx_09_fifo.wr_addr[2]
.sym 3078 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3079 rx_09_fifo.wr_addr[5]
.sym 3098 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3103 rx_09_fifo.wr_addr[4]
.sym 3107 rx_09_fifo.wr_addr[2]
.sym 3108 rx_09_fifo.wr_addr[6]
.sym 3109 rx_09_fifo.wr_addr[3]
.sym 3110 rx_09_fifo.wr_addr[7]
.sym 3115 rx_09_fifo.wr_addr[0]
.sym 3122 rx_09_fifo.wr_addr[5]
.sym 3129 $nextpnr_ICESTORM_LC_3$O
.sym 3132 rx_09_fifo.wr_addr[0]
.sym 3135 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3138 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3139 rx_09_fifo.wr_addr[0]
.sym 3141 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3143 rx_09_fifo.wr_addr[2]
.sym 3145 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3147 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3150 rx_09_fifo.wr_addr[3]
.sym 3151 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3153 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3156 rx_09_fifo.wr_addr[4]
.sym 3157 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3159 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3161 rx_09_fifo.wr_addr[5]
.sym 3163 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3165 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3168 rx_09_fifo.wr_addr[6]
.sym 3169 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3171 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3173 rx_09_fifo.wr_addr[7]
.sym 3175 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3179 rx_09_fifo.mem_q.0.0_WDATA_3
.sym 3181 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3182 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 3183 rx_09_fifo.mem_q.0.0_WDATA_2
.sym 3184 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 3185 rx_09_fifo.rd_addr_gray_wr[2]
.sym 3186 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 3191 rx_09_fifo.wr_addr[8]
.sym 3193 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3196 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3198 rx_09_fifo.wr_addr[3]
.sym 3199 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3201 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3202 w_debug_fifo_push
.sym 3203 w_debug_fifo_push
.sym 3206 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3208 w_rx_09_fifo_push
.sym 3210 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 3211 rx_09_fifo.wr_addr_gray[6]
.sym 3213 rx_09_fifo.wr_addr_gray[2]
.sym 3216 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3217 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3219 rx_09_fifo.wr_addr[3]
.sym 3220 $PACKER_VCC_NET
.sym 3222 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3227 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3233 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3234 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3236 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3242 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3243 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3246 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3247 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3256 rx_09_fifo.wr_addr[8]
.sym 3259 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 3266 rx_09_fifo.wr_addr[8]
.sym 3268 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3273 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3280 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3283 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3291 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3298 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3301 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3308 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 3311 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3312 lvds_clock_$glb_clk
.sym 3313 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3315 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 3316 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3317 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 3318 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 3319 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 3320 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 3321 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 3326 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 3328 rx_09_fifo.rd_addr[0]
.sym 3329 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3330 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3333 rx_09_fifo.rd_addr_gray[2]
.sym 3337 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 3338 w_rx_09_fifo_data[1]
.sym 3339 rx_09_fifo.wr_addr[2]
.sym 3341 rx_09_fifo.wr_addr[6]
.sym 3342 w_rx_24_fifo_data[0]
.sym 3343 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 3345 rx_09_fifo.wr_addr[7]
.sym 3346 rx_09_fifo.rd_addr_gray_wr[2]
.sym 3347 rx_09_fifo.wr_addr[4]
.sym 3351 lvds_rx_24_inst.r_phase_count[1]
.sym 3356 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3368 rx_09_fifo.wr_addr_gray_rd[6]
.sym 3372 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 3374 rx_09_fifo.wr_addr_gray[5]
.sym 3384 i_rst_b$SB_IO_IN
.sym 3390 rx_09_fifo.wr_addr_gray_rd[2]
.sym 3395 rx_09_fifo.wr_addr_gray[6]
.sym 3397 rx_09_fifo.wr_addr_gray[2]
.sym 3408 rx_09_fifo.wr_addr_gray[6]
.sym 3415 rx_09_fifo.wr_addr_gray_rd[2]
.sym 3425 i_rst_b$SB_IO_IN
.sym 3427 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 3430 rx_09_fifo.wr_addr_gray[5]
.sym 3437 rx_09_fifo.wr_addr_gray_rd[6]
.sym 3442 rx_09_fifo.wr_addr_gray[2]
.sym 3447 r_counter_$glb_clk
.sym 3449 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 3450 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 3451 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 3452 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 3453 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 3454 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 3455 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 3456 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3462 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3463 rx_09_fifo.wr_addr_gray_rd[5]
.sym 3467 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 3468 rx_09_fifo.wr_addr[6]
.sym 3474 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 3478 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 3479 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3480 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3482 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3485 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3496 w_rx_24_fifo_data[1]
.sym 3503 $PACKER_VCC_NET
.sym 3505 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 3508 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3511 $PACKER_VCC_NET
.sym 3513 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3516 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3518 lvds_rx_24_inst.r_phase_count[1]
.sym 3523 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 3524 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3526 w_lvds_rx_09_d1
.sym 3527 w_lvds_rx_09_d0
.sym 3529 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3530 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3533 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3534 $nextpnr_ICESTORM_LC_7$O
.sym 3536 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3540 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 3542 lvds_rx_24_inst.r_phase_count[1]
.sym 3543 $PACKER_VCC_NET
.sym 3544 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3547 $PACKER_VCC_NET
.sym 3548 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 3550 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 3553 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 3554 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3556 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3559 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3561 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3562 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3565 w_lvds_rx_09_d1
.sym 3566 w_lvds_rx_09_d0
.sym 3567 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3568 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3572 w_lvds_rx_09_d1
.sym 3573 w_lvds_rx_09_d0
.sym 3578 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3579 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3580 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3581 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3584 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 3585 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3586 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 3587 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3588 lvds_rx_09_inst.r_phase_count[1]
.sym 3589 rx_09_fifo.rd_addr_gray_wr[6]
.sym 3590 lvds_rx_09_inst.r_phase_count[0]
.sym 3591 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3592 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3597 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 3599 rx_09_fifo.rd_addr_gray_wr[5]
.sym 3604 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 3608 w_rx_24_fifo_data[0]
.sym 3613 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 3614 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3617 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3618 w_rx_24_fifo_data[1]
.sym 3619 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3626 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3638 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3639 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3641 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3643 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3644 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3647 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3648 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 3650 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3655 $PACKER_VCC_NET
.sym 3659 lvds_rx_09_inst.r_phase_count[0]
.sym 3665 lvds_rx_09_inst.r_phase_count[1]
.sym 3666 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3667 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3669 $nextpnr_ICESTORM_LC_6$O
.sym 3672 lvds_rx_09_inst.r_phase_count[0]
.sym 3675 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_09_inst.r_phase_count[1]
.sym 3679 lvds_rx_09_inst.r_phase_count[0]
.sym 3682 $PACKER_VCC_NET
.sym 3684 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3685 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3689 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3690 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3691 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3694 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3695 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3696 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3697 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3701 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3702 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3703 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 3709 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3712 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3713 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3714 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3715 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3716 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3717 lvds_clock_$glb_clk
.sym 3718 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3720 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 3722 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3724 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3725 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3726 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3734 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3735 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 3736 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3737 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 3739 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3742 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3743 w_rx_09_fifo_push
.sym 3750 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3752 rx_09_fifo.rd_addr_gray_wr[1]
.sym 3776 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3777 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3783 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3784 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3788 w_lvds_rx_24_d1
.sym 3789 w_lvds_rx_24_d0
.sym 3791 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3799 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3801 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3802 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3808 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3811 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3812 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3813 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3814 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3817 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3818 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3819 w_lvds_rx_24_d1
.sym 3820 w_lvds_rx_24_d0
.sym 3823 w_lvds_rx_24_d0
.sym 3826 w_lvds_rx_24_d1
.sym 3829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 3830 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3851 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3852 lvds_clock_$glb_clk
.sym 3853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3856 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3858 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3860 w_rx_09_fifo_push
.sym 3870 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3871 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3876 rx_09_fifo.wr_addr_gray[1]
.sym 3878 w_rx_09_fifo_data[1]
.sym 3886 w_rx_24_fifo_data[0]
.sym 3909 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3912 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3921 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3925 w_lvds_rx_24_d0
.sym 3935 w_lvds_rx_24_d1
.sym 3940 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3941 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3942 w_lvds_rx_24_d0
.sym 3943 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3972 w_lvds_rx_24_d1
.sym 3986 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3987 lvds_clock_$glb_clk
.sym 3995 w_rx_09_fifo_data[1]
.sym 3997 w_rx_09_fifo_full
.sym 4000 i_smi_a2$SB_IO_IN
.sym 4002 w_rx_09_fifo_push
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4237 rx_24_fifo.mem_q.0.0_RDATA_8[1]
.sym 4239 rx_24_fifo.mem_q.0.0_RDATA_6[1]
.sym 4241 rx_24_fifo.mem_q.0.0_RDATA_5[0]
.sym 4243 rx_24_fifo.mem_q.0.0_RDATA_4[0]
.sym 4251 w_rx_24_fifo_push
.sym 4253 w_rx_09_fifo_push
.sym 4256 w_rx_09_fifo_data[1]
.sym 4285 w_rx_24_fifo_data[15]
.sym 4289 w_rx_24_fifo_data[9]
.sym 4293 w_debug_fifo_push
.sym 4301 w_rx_24_fifo_push
.sym 4324 w_rx_24_fifo_data[15]
.sym 4326 w_rx_24_fifo_push
.sym 4327 w_debug_fifo_push
.sym 4354 w_debug_fifo_push
.sym 4356 w_rx_24_fifo_data[9]
.sym 4357 w_rx_24_fifo_push
.sym 4365 rx_24_fifo.mem_q.0.0_RDATA_3[0]
.sym 4367 rx_24_fifo.mem_q.0.1_RDATA[0]
.sym 4369 rx_24_fifo.mem_q.0.0_RDATA_1[1]
.sym 4371 rx_24_fifo.mem_q.0.0_RDATA[1]
.sym 4377 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 4380 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 4381 rx_24_fifo.wr_addr[6]
.sym 4383 rx_24_fifo.wr_addr[4]
.sym 4385 w_smi_data_output[0]
.sym 4386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 4387 w_smi_data_output[7]
.sym 4388 $PACKER_VCC_NET
.sym 4392 rx_24_fifo.wr_addr[7]
.sym 4395 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 4407 rx_24_fifo.rd_addr[8]
.sym 4409 rx_24_fifo.rd_addr[5]
.sym 4410 i_rst_b$SB_IO_IN
.sym 4411 rx_24_fifo.rd_addr[4]
.sym 4417 rx_24_fifo.rd_addr[1]
.sym 4420 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4422 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4427 w_rx_24_fifo_push
.sym 4430 rx_24_fifo.wr_addr[5]
.sym 4442 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4443 smi_ctrl_ins.r_smi_test_count[5]
.sym 4447 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 4450 w_rx_24_fifo_data[14]
.sym 4451 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4453 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 4455 smi_ctrl_ins.r_smi_test_count[1]
.sym 4456 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4457 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4461 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4462 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4463 w_rx_24_fifo_push
.sym 4464 w_debug_fifo_push
.sym 4466 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 4472 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4477 smi_ctrl_ins.r_smi_test_count[1]
.sym 4484 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4487 w_debug_fifo_push
.sym 4488 w_rx_24_fifo_data[14]
.sym 4490 w_rx_24_fifo_push
.sym 4493 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 4494 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4495 smi_ctrl_ins.r_smi_test_count[5]
.sym 4496 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4500 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 4501 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4506 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4507 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4511 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4512 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4513 smi_ctrl_ins.r_smi_test_count[1]
.sym 4514 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 4517 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4519 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4521 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 4522 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4523 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4524 rx_24_fifo.mem_q.0.0_RDATA_7[0]
.sym 4526 rx_24_fifo.mem_q.0.0_RDATA_6[0]
.sym 4528 rx_24_fifo.mem_q.0.0_RDATA_5[1]
.sym 4530 rx_24_fifo.mem_q.0.0_RDATA_4[1]
.sym 4539 w_rx_24_fifo_data[15]
.sym 4545 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 4547 $PACKER_VCC_NET
.sym 4549 rx_24_fifo.rd_addr[6]
.sym 4551 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 4553 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4555 rx_24_fifo.wr_addr[4]
.sym 4556 w_rx_24_fifo_data[6]
.sym 4557 rx_24_fifo.rd_addr[1]
.sym 4558 rx_24_fifo.wr_addr[7]
.sym 4567 w_rx_24_fifo_data[6]
.sym 4574 smi_ctrl_ins.r_smi_test_count[5]
.sym 4576 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 4577 i_rst_b$SB_IO_IN
.sym 4579 w_debug_fifo_push
.sym 4580 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4581 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4588 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4590 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4591 w_rx_24_fifo_push
.sym 4592 w_rx_24_fifo_data[4]
.sym 4595 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4598 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4600 smi_ctrl_ins.r_smi_test_count[5]
.sym 4604 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4605 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4610 w_rx_24_fifo_data[4]
.sym 4611 w_rx_24_fifo_push
.sym 4613 w_debug_fifo_push
.sym 4616 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4618 i_rst_b$SB_IO_IN
.sym 4623 w_rx_24_fifo_push
.sym 4624 w_rx_24_fifo_data[6]
.sym 4625 w_debug_fifo_push
.sym 4629 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4631 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4634 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4640 i_rst_b$SB_IO_IN
.sym 4642 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4643 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 4644 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 4645 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4646 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4647 rx_24_fifo.mem_q.0.0_RDATA_3[2]
.sym 4649 rx_24_fifo.mem_q.0.0_RDATA_2[0]
.sym 4651 rx_24_fifo.mem_q.0.0_RDATA_1[0]
.sym 4653 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 4659 w_rx_24_fifo_data[14]
.sym 4660 w_rx_24_fifo_empty
.sym 4661 rx_24_fifo.wr_addr[2]
.sym 4667 rx_24_fifo.wr_addr[6]
.sym 4668 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 4669 $PACKER_VCC_NET
.sym 4671 rx_09_fifo.mem_i.0.0_WDATA
.sym 4673 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 4674 rx_09_fifo.wr_addr[3]
.sym 4676 w_rx_24_fifo_data[3]
.sym 4677 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 4678 w_rx_24_fifo_pull
.sym 4680 rx_09_fifo.wr_addr[0]
.sym 4681 w_rx_24_fifo_pull
.sym 4682 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4688 i_smi_a3_SB_LUT4_I2_O[0]
.sym 4690 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 4691 i_smi_a3_SB_LUT4_I2_O[2]
.sym 4692 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4693 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 4695 w_rx_09_fifo_data[23]
.sym 4696 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4697 w_rx_09_fifo_data[21]
.sym 4698 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 4700 w_rx_24_fifo_data[3]
.sym 4701 smi_ctrl_ins.r_smi_test_count[1]
.sym 4703 w_debug_fifo_push
.sym 4705 w_rx_24_fifo_push
.sym 4707 w_rx_09_fifo_push
.sym 4712 w_rx_24_fifo_data[1]
.sym 4713 w_rx_24_fifo_push
.sym 4714 w_rx_24_fifo_data[0]
.sym 4715 w_rx_24_fifo_data[7]
.sym 4721 w_rx_24_fifo_push
.sym 4723 w_debug_fifo_push
.sym 4724 w_rx_24_fifo_data[0]
.sym 4727 i_smi_a3_SB_LUT4_I2_O[2]
.sym 4728 i_smi_a3_SB_LUT4_I2_O[0]
.sym 4729 i_smi_a3_SB_LUT4_I2_O[1]
.sym 4730 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4733 w_debug_fifo_push
.sym 4734 w_rx_24_fifo_data[3]
.sym 4735 w_rx_24_fifo_push
.sym 4740 w_rx_24_fifo_push
.sym 4741 w_rx_24_fifo_data[1]
.sym 4742 w_debug_fifo_push
.sym 4746 w_rx_09_fifo_push
.sym 4747 w_debug_fifo_push
.sym 4748 w_rx_09_fifo_data[23]
.sym 4751 w_rx_09_fifo_push
.sym 4752 w_debug_fifo_push
.sym 4754 w_rx_09_fifo_data[21]
.sym 4757 w_debug_fifo_push
.sym 4758 w_rx_24_fifo_push
.sym 4759 w_rx_24_fifo_data[7]
.sym 4763 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 4764 smi_ctrl_ins.r_smi_test_count[1]
.sym 4765 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4766 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 4767 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 4768 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4770 rx_09_fifo.mem_i.0.0_RDATA_7[0]
.sym 4772 rx_09_fifo.mem_i.0.0_RDATA_6[1]
.sym 4774 rx_09_fifo.mem_i.0.0_RDATA_5[0]
.sym 4776 rx_09_fifo.mem_i.0.0_RDATA_4[0]
.sym 4779 w_rx_24_fifo_data[25]
.sym 4783 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4784 w_smi_data_output[5]
.sym 4785 w_debug_fifo_push
.sym 4787 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 4788 rx_24_fifo.rd_addr[5]
.sym 4789 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 4790 rx_24_fifo.rd_addr[7]
.sym 4791 rx_24_fifo.rd_addr[0]
.sym 4793 rx_24_fifo.rd_addr[8]
.sym 4794 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 4795 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 4804 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 4811 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 4812 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 4813 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 4815 w_debug_fifo_push
.sym 4816 w_rx_09_fifo_data[18]
.sym 4817 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 4818 i_smi_a3$SB_IO_IN
.sym 4821 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 4823 $PACKER_VCC_NET
.sym 4824 smi_ctrl_ins.int_cnt_09[4]
.sym 4826 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4827 rx_09_fifo.mem_i.0.0_RDATA_3[1]
.sym 4828 w_rx_09_fifo_data[16]
.sym 4829 w_rx_09_fifo_push
.sym 4832 rx_09_fifo.mem_q.0.0_RDATA_3[3]
.sym 4833 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 4835 smi_ctrl_ins.int_cnt_09[3]
.sym 4837 rx_09_fifo.mem_i.0.0_RDATA_6[1]
.sym 4838 w_rx_24_fifo_pull
.sym 4839 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 4840 w_debug_fifo_pull
.sym 4841 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4842 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4844 w_debug_fifo_push
.sym 4845 w_rx_09_fifo_data[18]
.sym 4846 w_rx_09_fifo_push
.sym 4852 $PACKER_VCC_NET
.sym 4856 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 4857 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4858 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 4859 rx_09_fifo.mem_q.0.0_RDATA_3[3]
.sym 4862 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 4863 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4864 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 4865 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 4868 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4871 i_smi_a3$SB_IO_IN
.sym 4874 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 4875 rx_09_fifo.mem_i.0.0_RDATA_3[1]
.sym 4876 smi_ctrl_ins.int_cnt_09[3]
.sym 4877 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4880 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 4881 smi_ctrl_ins.int_cnt_09[3]
.sym 4882 smi_ctrl_ins.int_cnt_09[4]
.sym 4883 rx_09_fifo.mem_i.0.0_RDATA_6[1]
.sym 4887 w_debug_fifo_push
.sym 4888 w_rx_09_fifo_data[16]
.sym 4889 w_rx_09_fifo_push
.sym 4890 w_rx_24_fifo_pull
.sym 4891 r_counter_$glb_clk
.sym 4892 w_debug_fifo_pull
.sym 4893 rx_09_fifo.mem_i.0.0_RDATA_3[1]
.sym 4895 rx_09_fifo.mem_i.0.0_RDATA_2[2]
.sym 4897 rx_09_fifo.mem_i.0.0_RDATA_1[0]
.sym 4899 rx_09_fifo.mem_i.0.0_RDATA[0]
.sym 4907 w_rx_24_fifo_data[0]
.sym 4908 rx_09_fifo.wr_addr[7]
.sym 4909 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 4910 rx_09_fifo.wr_addr[6]
.sym 4911 rx_09_fifo.wr_addr[4]
.sym 4913 w_rx_24_fifo_data[4]
.sym 4915 rx_09_fifo.wr_addr[2]
.sym 4917 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 4919 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 4921 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4922 smi_ctrl_ins.int_cnt_09[3]
.sym 4923 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 4924 w_rx_09_fifo_push
.sym 4925 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 4934 smi_ctrl_ins.int_cnt_09[3]
.sym 4937 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4939 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4940 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4941 w_rx_09_fifo_data[17]
.sym 4942 rx_09_fifo.mem_i.0.0_RDATA_7[0]
.sym 4944 smi_ctrl_ins.int_cnt_09[4]
.sym 4945 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 4947 w_rx_09_fifo_data[30]
.sym 4948 rx_09_fifo.mem_i.0.0_RDATA_4[0]
.sym 4949 smi_ctrl_ins.r_smi_test_count[5]
.sym 4950 rx_09_fifo.mem_i.0.0_RDATA_8[1]
.sym 4952 rx_09_fifo.mem_i.0.0_RDATA_2[2]
.sym 4953 i_smi_a3_SB_LUT4_I2_O[3]
.sym 4956 rx_09_fifo.mem_i.0.0_RDATA_4[1]
.sym 4958 rx_09_fifo.mem_i.0.1_RDATA[1]
.sym 4959 rx_09_fifo.mem_i.0.1_RDATA_1[0]
.sym 4960 rx_09_fifo.mem_i.0.1_RDATA_1[1]
.sym 4962 rx_09_fifo.mem_i.0.0_RDATA_2[0]
.sym 4964 w_debug_fifo_push
.sym 4965 w_rx_09_fifo_push
.sym 4967 smi_ctrl_ins.int_cnt_09[3]
.sym 4968 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 4969 rx_09_fifo.mem_i.0.0_RDATA_4[1]
.sym 4970 rx_09_fifo.mem_i.0.0_RDATA_4[0]
.sym 4973 rx_09_fifo.mem_i.0.1_RDATA_1[1]
.sym 4974 smi_ctrl_ins.int_cnt_09[3]
.sym 4975 smi_ctrl_ins.int_cnt_09[4]
.sym 4976 rx_09_fifo.mem_i.0.1_RDATA_1[0]
.sym 4979 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 4980 smi_ctrl_ins.int_cnt_09[4]
.sym 4981 smi_ctrl_ins.int_cnt_09[3]
.sym 4982 rx_09_fifo.mem_i.0.1_RDATA[1]
.sym 4985 w_rx_09_fifo_data[17]
.sym 4987 w_debug_fifo_push
.sym 4988 w_rx_09_fifo_push
.sym 4991 smi_ctrl_ins.int_cnt_09[3]
.sym 4992 rx_09_fifo.mem_i.0.0_RDATA_7[0]
.sym 4993 rx_09_fifo.mem_i.0.0_RDATA_8[1]
.sym 4994 smi_ctrl_ins.int_cnt_09[4]
.sym 4997 w_debug_fifo_push
.sym 4998 w_rx_09_fifo_push
.sym 5000 w_rx_09_fifo_data[30]
.sym 5003 smi_ctrl_ins.int_cnt_09[3]
.sym 5004 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 5005 rx_09_fifo.mem_i.0.0_RDATA_2[2]
.sym 5006 rx_09_fifo.mem_i.0.0_RDATA_2[0]
.sym 5009 i_smi_a3_SB_LUT4_I2_O[3]
.sym 5010 smi_ctrl_ins.r_smi_test_count[5]
.sym 5011 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5012 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 5016 rx_09_fifo.mem_i.0.0_RDATA_8[1]
.sym 5018 rx_09_fifo.mem_i.0.1_RDATA_1[1]
.sym 5020 rx_09_fifo.mem_i.0.0_RDATA_5[1]
.sym 5022 rx_09_fifo.mem_i.0.0_RDATA_4[1]
.sym 5028 rx_09_fifo.mem_i.0.0_WDATA_1
.sym 5030 w_rx_24_fifo_data[21]
.sym 5032 rx_09_fifo.mem_i.0.0_WDATA_2
.sym 5036 w_rx_09_fifo_pull
.sym 5039 $PACKER_VCC_NET
.sym 5041 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 5042 rx_09_fifo.wr_addr[5]
.sym 5044 rx_09_fifo.mem_i.0.1_RDATA[1]
.sym 5045 rx_09_fifo.mem_i.0.1_RDATA_1[0]
.sym 5046 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5048 rx_09_fifo.mem_i.0.0_RDATA_2[0]
.sym 5049 w_rx_09_fifo_push
.sym 5050 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 5059 w_rx_09_fifo_push
.sym 5060 w_rx_09_fifo_data[29]
.sym 5061 w_debug_fifo_push
.sym 5062 w_rx_09_fifo_data[27]
.sym 5063 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 5065 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 5066 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 5067 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 5068 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 5071 smi_ctrl_ins.int_cnt_09[4]
.sym 5072 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 5073 smi_ctrl_ins.int_cnt_09[3]
.sym 5076 w_rx_09_fifo_data[28]
.sym 5077 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 5078 w_rx_09_fifo_data[26]
.sym 5081 rx_09_fifo.mem_q.0.0_RDATA_7[1]
.sym 5090 smi_ctrl_ins.int_cnt_09[3]
.sym 5096 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 5097 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 5098 smi_ctrl_ins.int_cnt_09[4]
.sym 5099 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 5102 w_debug_fifo_push
.sym 5104 w_rx_09_fifo_push
.sym 5105 w_rx_09_fifo_data[28]
.sym 5108 smi_ctrl_ins.int_cnt_09[4]
.sym 5110 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 5111 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 5114 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 5115 smi_ctrl_ins.int_cnt_09[4]
.sym 5116 smi_ctrl_ins.int_cnt_09[3]
.sym 5117 rx_09_fifo.mem_q.0.0_RDATA_7[1]
.sym 5121 w_rx_09_fifo_push
.sym 5122 w_rx_09_fifo_data[27]
.sym 5123 w_debug_fifo_push
.sym 5126 w_rx_09_fifo_push
.sym 5127 w_rx_09_fifo_data[29]
.sym 5128 w_debug_fifo_push
.sym 5133 w_rx_09_fifo_push
.sym 5134 w_rx_09_fifo_data[26]
.sym 5135 w_debug_fifo_push
.sym 5136 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 5137 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5138 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5139 rx_09_fifo.mem_i.0.1_RDATA[1]
.sym 5141 rx_09_fifo.mem_i.0.0_RDATA_2[0]
.sym 5143 rx_09_fifo.mem_i.0.0_RDATA_1[1]
.sym 5145 rx_09_fifo.mem_i.0.0_RDATA[1]
.sym 5151 $PACKER_VCC_NET
.sym 5152 rx_09_fifo.wr_addr[2]
.sym 5153 rx_09_fifo.wr_addr[5]
.sym 5156 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 5158 rx_09_fifo.wr_addr[4]
.sym 5161 rx_09_fifo.mem_i.0.1_WDATA_7
.sym 5164 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 5166 rx_09_fifo.wr_addr[7]
.sym 5167 rx_09_fifo.mem_q.0.0_RDATA_7[1]
.sym 5168 rx_09_fifo.mem_q.0.0_RDATA_2[0]
.sym 5170 rx_09_fifo.wr_addr[3]
.sym 5172 rx_09_fifo.wr_addr[0]
.sym 5173 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5180 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 5181 w_debug_fifo_push
.sym 5183 w_rx_09_fifo_data[5]
.sym 5184 rx_09_fifo.mem_q.0.0_RDATA_2[0]
.sym 5186 w_rx_09_fifo_data[12]
.sym 5188 smi_ctrl_ins.int_cnt_09[3]
.sym 5189 w_rx_09_fifo_push
.sym 5192 w_rx_09_fifo_data[1]
.sym 5197 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 5200 w_rx_09_fifo_data[0]
.sym 5201 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 5202 rx_09_fifo.mem_q.0.0_RDATA_4[0]
.sym 5204 w_rx_09_fifo_data[3]
.sym 5208 w_rx_09_fifo_data[7]
.sym 5211 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5214 w_rx_09_fifo_data[1]
.sym 5215 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5220 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5222 w_rx_09_fifo_data[0]
.sym 5225 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 5226 smi_ctrl_ins.int_cnt_09[3]
.sym 5227 rx_09_fifo.mem_q.0.0_RDATA_2[0]
.sym 5228 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 5232 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5233 w_rx_09_fifo_data[3]
.sym 5237 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5240 w_rx_09_fifo_data[5]
.sym 5244 w_rx_09_fifo_push
.sym 5245 w_debug_fifo_push
.sym 5246 w_rx_09_fifo_data[12]
.sym 5249 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 5250 w_rx_09_fifo_data[7]
.sym 5255 smi_ctrl_ins.int_cnt_09[3]
.sym 5256 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 5257 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 5258 rx_09_fifo.mem_q.0.0_RDATA_4[0]
.sym 5259 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5260 lvds_clock_$glb_clk
.sym 5261 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5262 rx_09_fifo.mem_q.0.0_RDATA_7[1]
.sym 5264 rx_09_fifo.mem_i.0.1_RDATA_1[0]
.sym 5266 rx_09_fifo.mem_q.0.0_RDATA_5[0]
.sym 5268 rx_09_fifo.mem_q.0.0_RDATA_4[0]
.sym 5270 w_rx_09_fifo_data[7]
.sym 5271 w_rx_24_fifo_push
.sym 5274 w_rx_09_fifo_data[3]
.sym 5275 w_debug_fifo_push
.sym 5276 i_smi_a3_SB_LUT4_I2_O[3]
.sym 5278 w_rx_09_fifo_data[2]
.sym 5283 w_debug_fifo_pull
.sym 5284 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 5285 w_rx_09_fifo_push
.sym 5289 w_rx_09_fifo_data[5]
.sym 5290 rx_09_fifo.mem_i.0.1_WDATA
.sym 5291 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 5296 rx_09_fifo.mem_q.0.1_WDATA_4
.sym 5297 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5304 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5308 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5312 w_rx_09_fifo_data[15]
.sym 5313 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5314 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5315 w_debug_fifo_push
.sym 5318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5320 w_rx_09_fifo_push
.sym 5321 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5328 w_rx_09_fifo_data[10]
.sym 5329 rx_09_fifo.wr_addr[0]
.sym 5330 w_rx_09_fifo_data[8]
.sym 5337 w_debug_fifo_push
.sym 5338 w_rx_09_fifo_data[15]
.sym 5339 w_rx_09_fifo_push
.sym 5342 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5351 rx_09_fifo.wr_addr[0]
.sym 5354 w_rx_09_fifo_push
.sym 5356 w_debug_fifo_push
.sym 5357 w_rx_09_fifo_data[8]
.sym 5361 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5363 rx_09_fifo.wr_addr[0]
.sym 5366 w_debug_fifo_push
.sym 5367 w_rx_09_fifo_data[10]
.sym 5368 w_rx_09_fifo_push
.sym 5372 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5379 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5380 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5382 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5383 lvds_clock_$glb_clk
.sym 5384 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5385 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 5387 rx_09_fifo.mem_q.0.0_RDATA_2[0]
.sym 5389 rx_09_fifo.mem_q.0.0_RDATA_1[0]
.sym 5391 rx_09_fifo.mem_q.0.0_RDATA[0]
.sym 5393 w_rx_09_fifo_push
.sym 5396 w_rx_09_fifo_push
.sym 5398 rx_09_fifo.wr_addr[4]
.sym 5401 rx_09_fifo.wr_addr[6]
.sym 5404 rx_09_fifo.wr_addr[2]
.sym 5407 rx_09_fifo.rd_addr[7]
.sym 5409 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 5410 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 5411 w_rx_09_fifo_push
.sym 5413 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 5415 rx_09_fifo.mem_q.0.1_WDATA_3
.sym 5416 rx_09_fifo.mem_q.0.0_WDATA_1
.sym 5417 rx_09_fifo.mem_q.0.0_WDATA_3
.sym 5418 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 5426 rx_09_fifo.rd_addr_gray[2]
.sym 5434 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5437 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5441 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5443 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 5448 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5449 w_rx_09_fifo_data[5]
.sym 5450 w_rx_09_fifo_data[1]
.sym 5451 w_debug_fifo_push
.sym 5454 w_rx_09_fifo_push
.sym 5455 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5456 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5457 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5459 w_debug_fifo_push
.sym 5460 w_rx_09_fifo_data[1]
.sym 5462 w_rx_09_fifo_push
.sym 5471 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5472 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5473 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5474 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 5478 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5480 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5484 w_rx_09_fifo_data[5]
.sym 5485 w_debug_fifo_push
.sym 5486 w_rx_09_fifo_push
.sym 5489 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 5492 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5495 rx_09_fifo.rd_addr_gray[2]
.sym 5502 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5504 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5506 lvds_clock_$glb_clk
.sym 5508 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 5510 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 5512 rx_09_fifo.mem_q.0.0_RDATA_5[1]
.sym 5514 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 5519 w_rx_09_fifo_data[1]
.sym 5520 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 5525 rx_09_fifo.rd_addr[5]
.sym 5528 w_rx_09_fifo_pull
.sym 5531 $PACKER_VCC_NET
.sym 5532 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5537 rx_09_fifo.mem_q.0.0_WDATA_2
.sym 5539 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5540 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 5541 w_rx_09_fifo_push
.sym 5542 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5554 rx_09_fifo.wr_addr[8]
.sym 5559 rx_09_fifo.wr_addr[5]
.sym 5568 rx_09_fifo.wr_addr[6]
.sym 5571 rx_09_fifo.wr_addr[4]
.sym 5574 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5575 rx_09_fifo.wr_addr[2]
.sym 5577 rx_09_fifo.wr_addr[3]
.sym 5578 rx_09_fifo.wr_addr[7]
.sym 5581 $nextpnr_ICESTORM_LC_0$O
.sym 5584 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5587 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 5590 rx_09_fifo.wr_addr[2]
.sym 5591 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 5595 rx_09_fifo.wr_addr[3]
.sym 5597 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 5599 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 5601 rx_09_fifo.wr_addr[4]
.sym 5603 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 5605 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 5607 rx_09_fifo.wr_addr[5]
.sym 5609 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 5611 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 5614 rx_09_fifo.wr_addr[6]
.sym 5615 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 5617 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 5620 rx_09_fifo.wr_addr[7]
.sym 5621 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 5624 rx_09_fifo.wr_addr[8]
.sym 5627 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 5631 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 5633 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 5635 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 5637 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 5643 rx_09_fifo.mem_q.0.0_WDATA_4
.sym 5644 rx_09_fifo.mem_q.0.0_WDATA_7
.sym 5647 rx_09_fifo.wr_addr[2]
.sym 5649 rx_09_fifo.wr_addr[5]
.sym 5650 rx_09_fifo.wr_addr[8]
.sym 5651 rx_09_fifo.wr_addr[4]
.sym 5654 $PACKER_VCC_NET
.sym 5656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5658 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5659 rx_09_fifo.wr_addr[3]
.sym 5660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5661 rx_09_fifo.wr_addr[7]
.sym 5664 rx_09_fifo.wr_addr[0]
.sym 5665 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5666 i_rst_b$SB_IO_IN
.sym 5673 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 5674 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5675 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 5676 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5677 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 5678 rx_09_fifo.rd_addr_gray_wr[5]
.sym 5680 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 5681 w_rx_09_fifo_push
.sym 5682 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 5686 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 5687 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 5689 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 5690 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5692 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 5698 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5699 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5700 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5701 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 5705 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5706 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 5707 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 5708 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 5711 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 5712 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 5713 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5714 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 5717 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5718 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5724 rx_09_fifo.rd_addr_gray_wr[5]
.sym 5730 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 5732 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 5735 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 5738 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 5742 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 5743 w_rx_09_fifo_push
.sym 5744 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5747 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 5749 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 5750 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 5752 lvds_clock_$glb_clk
.sym 5767 w_rx_09_fifo_push
.sym 5768 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5770 rx_09_fifo.rd_addr_gray_wr[1]
.sym 5776 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 5780 w_rx_09_fifo_push
.sym 5781 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5784 rx_09_fifo.rd_addr_gray[6]
.sym 5786 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 5795 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5796 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5802 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5804 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5806 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5808 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5809 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5810 rx_09_fifo.rd_addr_gray[6]
.sym 5811 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5824 rx_09_fifo.rd_addr_gray_wr[1]
.sym 5829 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5835 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5836 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5837 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5842 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5847 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5855 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5861 rx_09_fifo.rd_addr_gray[6]
.sym 5864 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5871 rx_09_fifo.rd_addr_gray_wr[1]
.sym 5875 lvds_clock_$glb_clk
.sym 5894 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5902 w_rx_09_fifo_push
.sym 5907 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5920 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 5921 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5923 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5924 w_rx_09_fifo_push
.sym 5929 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 5932 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5933 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5936 i_rst_b$SB_IO_IN
.sym 5939 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5947 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5948 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5958 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5959 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5969 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5970 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 5971 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5981 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5982 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5983 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5987 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5988 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5990 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5994 w_rx_09_fifo_push
.sym 5996 i_rst_b$SB_IO_IN
.sym 5997 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6014 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6016 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6018 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 6024 w_lvds_rx_09_d1
.sym 6028 w_rx_09_fifo_push
.sym 6043 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 6052 w_rx_09_fifo_full
.sym 6053 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 6058 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 6059 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 6061 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 6086 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 6099 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 6100 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 6110 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 6111 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 6112 w_rx_09_fifo_full
.sym 6113 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 6120 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 6121 lvds_clock_$glb_clk
.sym 6122 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6139 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 6144 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 6184 w_lvds_rx_09_d1
.sym 6233 w_lvds_rx_09_d1
.sym 6243 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 6244 lvds_clock_$glb_clk
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6255 o_shdn_tx_lna$SB_IO_OUT
.sym 6278 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_smi_data_output[7]
.sym 6347 w_smi_data_output[6]
.sym 6348 rx_24_fifo.mem_q.0.1_WDATA_1
.sym 6349 rx_24_fifo.mem_q.0.1_WDATA_2
.sym 6350 rx_24_fifo.mem_q.0.1_WDATA_5
.sym 6351 rx_24_fifo.mem_q.0.1_WDATA_6
.sym 6352 rx_24_fifo.mem_q.0.1_WDATA_7
.sym 6353 w_smi_data_output[0]
.sym 6380 i_smi_a2$SB_IO_IN
.sym 6387 rx_24_fifo.wr_addr[4]
.sym 6389 rx_24_fifo.wr_addr[2]
.sym 6390 $PACKER_VCC_NET
.sym 6392 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6393 rx_24_fifo.wr_addr[6]
.sym 6397 rx_24_fifo.wr_addr[7]
.sym 6399 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6401 rx_24_fifo.wr_addr[3]
.sym 6407 rx_24_fifo.mem_q.0.1_WDATA_6
.sym 6408 rx_24_fifo.wr_addr[5]
.sym 6409 rx_24_fifo.wr_addr[8]
.sym 6412 rx_24_fifo.mem_q.0.1_WDATA_4
.sym 6413 w_rx_24_fifo_push
.sym 6414 rx_24_fifo.mem_q.0.1_WDATA_5
.sym 6416 rx_24_fifo.mem_q.0.1_WDATA_7
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[2]
.sym 6423 i_smi_a3_SB_LUT4_I3_O[2]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[3]
.sym 6425 i_smi_a3_SB_LUT4_I3_O[0]
.sym 6426 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 6427 smi_ctrl_ins.int_cnt_24[3]
.sym 6428 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 6429 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 6438 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6439 rx_24_fifo.wr_addr[2]
.sym 6441 rx_24_fifo.wr_addr[3]
.sym 6442 rx_24_fifo.wr_addr[4]
.sym 6443 rx_24_fifo.wr_addr[5]
.sym 6444 rx_24_fifo.wr_addr[6]
.sym 6445 rx_24_fifo.wr_addr[7]
.sym 6446 rx_24_fifo.wr_addr[8]
.sym 6447 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 w_rx_24_fifo_push
.sym 6451 rx_24_fifo.mem_q.0.1_WDATA_7
.sym 6453 rx_24_fifo.mem_q.0.1_WDATA_6
.sym 6455 rx_24_fifo.mem_q.0.1_WDATA_5
.sym 6457 rx_24_fifo.mem_q.0.1_WDATA_4
.sym 6459 $PACKER_VCC_NET
.sym 6465 i_smi_a3_SB_LUT4_I2_O[3]
.sym 6467 i_rst_b$SB_IO_IN
.sym 6468 rx_24_fifo.rd_addr[1]
.sym 6469 rx_24_fifo.wr_addr[2]
.sym 6473 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 6475 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 6481 w_rx_24_fifo_push
.sym 6483 rx_24_fifo.wr_addr[8]
.sym 6485 rx_24_fifo.mem_q.0.0_RDATA_8[1]
.sym 6490 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 6494 rx_24_fifo.mem_q.0.0_RDATA_5[0]
.sym 6496 rx_24_fifo.rd_addr[0]
.sym 6497 rx_24_fifo.rd_addr[7]
.sym 6498 rx_24_fifo.rd_addr[6]
.sym 6503 rx_24_fifo.rd_addr[2]
.sym 6506 w_rx_24_fifo_data[8]
.sym 6507 rx_24_fifo.mem_q.0.0_RDATA_6[1]
.sym 6514 w_smi_data_output[3]
.sym 6518 i_smi_a3_SB_LUT4_I3_O[2]
.sym 6521 rx_24_fifo.wr_addr[3]
.sym 6531 rx_24_fifo.mem_q.0.1_WDATA_2
.sym 6532 $PACKER_VCC_NET
.sym 6534 rx_24_fifo.rd_addr[5]
.sym 6536 rx_24_fifo.rd_addr[4]
.sym 6538 rx_24_fifo.mem_q.0.1_WDATA_1
.sym 6539 w_rx_24_fifo_pull
.sym 6540 rx_24_fifo.rd_addr[8]
.sym 6541 rx_24_fifo.rd_addr[3]
.sym 6543 rx_24_fifo.rd_addr[1]
.sym 6550 rx_24_fifo.rd_addr[0]
.sym 6551 rx_24_fifo.mem_q.0.1_WDATA_3
.sym 6552 rx_24_fifo.rd_addr[6]
.sym 6553 rx_24_fifo.rd_addr[7]
.sym 6554 rx_24_fifo.mem_q.0.1_WDATA
.sym 6556 rx_24_fifo.rd_addr[2]
.sym 6560 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 6561 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 6562 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 6563 w_rx_24_fifo_data[10]
.sym 6564 w_rx_24_fifo_data[14]
.sym 6565 w_rx_24_fifo_data[12]
.sym 6566 w_rx_24_fifo_data[8]
.sym 6567 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 6576 rx_24_fifo.rd_addr[1]
.sym 6577 rx_24_fifo.rd_addr[2]
.sym 6579 rx_24_fifo.rd_addr[3]
.sym 6580 rx_24_fifo.rd_addr[4]
.sym 6581 rx_24_fifo.rd_addr[5]
.sym 6582 rx_24_fifo.rd_addr[6]
.sym 6583 rx_24_fifo.rd_addr[7]
.sym 6584 rx_24_fifo.rd_addr[8]
.sym 6585 rx_24_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_24_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6590 rx_24_fifo.mem_q.0.1_WDATA_2
.sym 6592 rx_24_fifo.mem_q.0.1_WDATA_1
.sym 6594 rx_24_fifo.mem_q.0.1_WDATA
.sym 6596 rx_24_fifo.mem_q.0.1_WDATA_3
.sym 6605 w_rx_24_fifo_pull
.sym 6607 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6609 rx_24_fifo.rd_addr[3]
.sym 6611 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6614 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6615 rx_24_fifo.mem_q.0.1_RDATA[0]
.sym 6619 rx_24_fifo.wr_addr[3]
.sym 6623 $PACKER_VCC_NET
.sym 6624 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 6625 i_smi_a3_SB_LUT4_I3_O[3]
.sym 6631 rx_24_fifo.wr_addr[8]
.sym 6632 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6633 rx_24_fifo.wr_addr[6]
.sym 6634 rx_24_fifo.wr_addr[3]
.sym 6636 rx_24_fifo.wr_addr[5]
.sym 6637 rx_24_fifo.wr_addr[2]
.sym 6639 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6640 rx_24_fifo.mem_q.0.0_WDATA_6
.sym 6641 w_rx_24_fifo_push
.sym 6642 rx_24_fifo.mem_q.0.0_WDATA_4
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_24_fifo.wr_addr[7]
.sym 6651 rx_24_fifo.mem_q.0.0_WDATA_5
.sym 6654 rx_24_fifo.mem_q.0.0_WDATA_7
.sym 6660 rx_24_fifo.wr_addr[4]
.sym 6662 rx_24_fifo.mem_q.0.0_WDATA_2
.sym 6663 w_smi_data_output[5]
.sym 6664 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[3]
.sym 6665 w_smi_data_output[3]
.sym 6666 i_smi_a3_SB_LUT4_I2_O[0]
.sym 6667 rx_24_fifo.mem_q.0.0_WDATA_5
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[3]
.sym 6669 w_smi_data_output[2]
.sym 6678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 6679 rx_24_fifo.wr_addr[2]
.sym 6681 rx_24_fifo.wr_addr[3]
.sym 6682 rx_24_fifo.wr_addr[4]
.sym 6683 rx_24_fifo.wr_addr[5]
.sym 6684 rx_24_fifo.wr_addr[6]
.sym 6685 rx_24_fifo.wr_addr[7]
.sym 6686 rx_24_fifo.wr_addr[8]
.sym 6687 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 w_rx_24_fifo_push
.sym 6691 rx_24_fifo.mem_q.0.0_WDATA_7
.sym 6693 rx_24_fifo.mem_q.0.0_WDATA_6
.sym 6695 rx_24_fifo.mem_q.0.0_WDATA_5
.sym 6697 rx_24_fifo.mem_q.0.0_WDATA_4
.sym 6699 $PACKER_VCC_NET
.sym 6700 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 6705 rx_24_fifo.rd_addr[8]
.sym 6706 rx_24_fifo.rd_addr[1]
.sym 6707 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 6709 rx_24_fifo.rd_addr[5]
.sym 6710 i_rst_b$SB_IO_IN
.sym 6711 rx_24_fifo.rd_addr[4]
.sym 6713 rx_24_fifo.wr_addr[7]
.sym 6715 rx_24_fifo.wr_addr[8]
.sym 6716 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6718 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 6719 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6720 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 6723 rx_09_fifo.rd_addr[6]
.sym 6724 w_rx_24_fifo_data[15]
.sym 6726 rx_24_fifo.wr_addr[8]
.sym 6732 rx_24_fifo.rd_addr[3]
.sym 6734 rx_24_fifo.rd_addr[0]
.sym 6735 rx_24_fifo.mem_q.0.0_WDATA_3
.sym 6737 rx_24_fifo.rd_addr[6]
.sym 6740 rx_24_fifo.rd_addr[4]
.sym 6741 rx_24_fifo.rd_addr[5]
.sym 6742 rx_24_fifo.mem_q.0.0_WDATA_1
.sym 6743 rx_24_fifo.rd_addr[7]
.sym 6744 rx_24_fifo.rd_addr[8]
.sym 6745 rx_24_fifo.rd_addr[1]
.sym 6746 rx_24_fifo.mem_q.0.0_WDATA
.sym 6756 rx_24_fifo.mem_q.0.0_WDATA_2
.sym 6759 w_rx_24_fifo_pull
.sym 6760 rx_24_fifo.rd_addr[2]
.sym 6761 $PACKER_VCC_NET
.sym 6764 w_rx_24_fifo_data[9]
.sym 6765 w_rx_24_fifo_data[2]
.sym 6766 w_rx_24_fifo_data[6]
.sym 6767 w_rx_24_fifo_data[20]
.sym 6768 w_rx_24_fifo_data[7]
.sym 6769 i_smi_a3_SB_LUT4_I3_O[3]
.sym 6770 rx_09_fifo.mem_i.0.0_WDATA_6
.sym 6771 w_rx_24_fifo_data[4]
.sym 6780 rx_24_fifo.rd_addr[1]
.sym 6781 rx_24_fifo.rd_addr[2]
.sym 6783 rx_24_fifo.rd_addr[3]
.sym 6784 rx_24_fifo.rd_addr[4]
.sym 6785 rx_24_fifo.rd_addr[5]
.sym 6786 rx_24_fifo.rd_addr[6]
.sym 6787 rx_24_fifo.rd_addr[7]
.sym 6788 rx_24_fifo.rd_addr[8]
.sym 6789 rx_24_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_24_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6794 rx_24_fifo.mem_q.0.0_WDATA_2
.sym 6796 rx_24_fifo.mem_q.0.0_WDATA_1
.sym 6798 rx_24_fifo.mem_q.0.0_WDATA
.sym 6800 rx_24_fifo.mem_q.0.0_WDATA_3
.sym 6802 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 6806 rx_24_fifo.rd_addr[4]
.sym 6807 w_rx_24_fifo_push
.sym 6809 rx_24_fifo.wr_addr[5]
.sym 6810 i_smi_a3_SB_LUT4_I2_O[3]
.sym 6812 rx_24_fifo.mem_q.0.0_RDATA_2[0]
.sym 6813 i_smi_a3_SB_LUT4_I2_O[3]
.sym 6814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 6815 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 6816 rx_24_fifo.rd_addr[3]
.sym 6818 rx_09_fifo.mem_i.0.0_RDATA_5[0]
.sym 6819 rx_09_fifo.rd_addr[8]
.sym 6821 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6822 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 6824 w_rx_09_fifo_data[14]
.sym 6825 w_rx_09_fifo_push
.sym 6826 rx_24_fifo.rd_addr[2]
.sym 6827 rx_09_fifo.rd_addr[7]
.sym 6829 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
.sym 6835 rx_09_fifo.wr_addr[4]
.sym 6839 rx_09_fifo.wr_addr[2]
.sym 6840 rx_09_fifo.wr_addr[7]
.sym 6841 rx_09_fifo.mem_i.0.0_WDATA_7
.sym 6842 rx_09_fifo.mem_i.0.0_WDATA_5
.sym 6845 rx_09_fifo.wr_addr[5]
.sym 6847 rx_09_fifo.wr_addr[0]
.sym 6848 rx_09_fifo.wr_addr[6]
.sym 6849 rx_09_fifo.wr_addr[3]
.sym 6856 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 6860 rx_09_fifo.wr_addr[8]
.sym 6861 w_rx_09_fifo_push
.sym 6862 rx_09_fifo.mem_i.0.0_WDATA_4
.sym 6863 $PACKER_VCC_NET
.sym 6864 rx_09_fifo.mem_i.0.0_WDATA_6
.sym 6866 w_rx_24_fifo_data[17]
.sym 6867 w_rx_24_fifo_data[21]
.sym 6868 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 6869 w_rx_24_fifo_data[3]
.sym 6870 w_rx_24_fifo_data[18]
.sym 6871 w_rx_24_fifo_data[16]
.sym 6872 w_rx_24_fifo_data[19]
.sym 6873 w_rx_24_fifo_data[5]
.sym 6882 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 6883 rx_09_fifo.wr_addr[2]
.sym 6885 rx_09_fifo.wr_addr[3]
.sym 6886 rx_09_fifo.wr_addr[4]
.sym 6887 rx_09_fifo.wr_addr[5]
.sym 6888 rx_09_fifo.wr_addr[6]
.sym 6889 rx_09_fifo.wr_addr[7]
.sym 6890 rx_09_fifo.wr_addr[8]
.sym 6891 rx_09_fifo.wr_addr[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 w_rx_09_fifo_push
.sym 6895 rx_09_fifo.mem_i.0.0_WDATA_7
.sym 6897 rx_09_fifo.mem_i.0.0_WDATA_6
.sym 6899 rx_09_fifo.mem_i.0.0_WDATA_5
.sym 6901 rx_09_fifo.mem_i.0.0_WDATA_4
.sym 6903 $PACKER_VCC_NET
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 rx_24_fifo.rd_addr[6]
.sym 6909 rx_24_fifo.wr_addr[4]
.sym 6911 rx_24_fifo.wr_addr[7]
.sym 6913 rx_09_fifo.wr_addr[5]
.sym 6916 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 6917 i_smi_a3_SB_LUT4_I2_O[3]
.sym 6918 w_rx_09_fifo_push
.sym 6919 w_rx_24_fifo_data[6]
.sym 6920 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 6921 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 6924 w_rx_24_fifo_data[7]
.sym 6930 rx_09_fifo.rd_addr[6]
.sym 6937 rx_09_fifo.mem_i.0.0_WDATA
.sym 6939 rx_09_fifo.mem_i.0.0_WDATA_3
.sym 6940 $PACKER_VCC_NET
.sym 6941 rx_09_fifo.mem_i.0.0_WDATA_1
.sym 6943 rx_09_fifo.mem_i.0.0_WDATA_2
.sym 6947 w_rx_09_fifo_pull
.sym 6950 rx_09_fifo.rd_addr[6]
.sym 6954 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6957 rx_09_fifo.rd_addr[8]
.sym 6958 rx_09_fifo.rd_addr[5]
.sym 6959 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6961 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6963 rx_09_fifo.rd_addr[0]
.sym 6965 rx_09_fifo.rd_addr[7]
.sym 6966 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6968 rx_09_fifo.mem_q.0.1_WDATA_4
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
.sym 6970 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 6971 rx_09_fifo.mem_i.0.1_WDATA_3
.sym 6972 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 6973 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
.sym 6974 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 6975 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 6984 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6985 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6987 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6988 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6989 rx_09_fifo.rd_addr[5]
.sym 6990 rx_09_fifo.rd_addr[6]
.sym 6991 rx_09_fifo.rd_addr[7]
.sym 6992 rx_09_fifo.rd_addr[8]
.sym 6993 rx_09_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_09_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 6998 rx_09_fifo.mem_i.0.0_WDATA_2
.sym 7000 rx_09_fifo.mem_i.0.0_WDATA_1
.sym 7002 rx_09_fifo.mem_i.0.0_WDATA
.sym 7004 rx_09_fifo.mem_i.0.0_WDATA_3
.sym 7011 w_rx_24_fifo_data[19]
.sym 7012 i_smi_a3_SB_LUT4_I2_O[3]
.sym 7013 w_rx_24_fifo_data[3]
.sym 7016 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7018 w_rx_24_fifo_pull
.sym 7022 $PACKER_VCC_NET
.sym 7023 rx_09_fifo.mem_i.0.0_RDATA[1]
.sym 7024 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 7026 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 7027 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7029 rx_09_fifo.rd_addr[0]
.sym 7030 $PACKER_VCC_NET
.sym 7032 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7043 rx_09_fifo.mem_i.0.1_WDATA_7
.sym 7045 rx_09_fifo.mem_i.0.1_WDATA_5
.sym 7046 rx_09_fifo.wr_addr[4]
.sym 7048 rx_09_fifo.mem_i.0.1_WDATA_6
.sym 7049 w_rx_09_fifo_push
.sym 7050 rx_09_fifo.wr_addr[2]
.sym 7051 $PACKER_VCC_NET
.sym 7053 rx_09_fifo.wr_addr[5]
.sym 7054 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7059 rx_09_fifo.mem_i.0.1_WDATA_4
.sym 7062 rx_09_fifo.wr_addr[8]
.sym 7065 rx_09_fifo.wr_addr[3]
.sym 7066 rx_09_fifo.wr_addr[6]
.sym 7067 rx_09_fifo.wr_addr[0]
.sym 7069 rx_09_fifo.wr_addr[7]
.sym 7070 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 7071 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 7072 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 7073 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 7074 rx_09_fifo.mem_q.0.1_WDATA_1
.sym 7075 rx_09_fifo.mem_q.0.0_WDATA
.sym 7076 rx_09_fifo.mem_q.0.1_WDATA_3
.sym 7077 rx_09_fifo.mem_q.0.0_WDATA_5
.sym 7086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7087 rx_09_fifo.wr_addr[2]
.sym 7089 rx_09_fifo.wr_addr[3]
.sym 7090 rx_09_fifo.wr_addr[4]
.sym 7091 rx_09_fifo.wr_addr[5]
.sym 7092 rx_09_fifo.wr_addr[6]
.sym 7093 rx_09_fifo.wr_addr[7]
.sym 7094 rx_09_fifo.wr_addr[8]
.sym 7095 rx_09_fifo.wr_addr[0]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 w_rx_09_fifo_push
.sym 7099 rx_09_fifo.mem_i.0.1_WDATA_7
.sym 7101 rx_09_fifo.mem_i.0.1_WDATA_6
.sym 7103 rx_09_fifo.mem_i.0.1_WDATA_5
.sym 7105 rx_09_fifo.mem_i.0.1_WDATA_4
.sym 7107 $PACKER_VCC_NET
.sym 7119 rx_09_fifo.mem_q.0.1_WDATA_4
.sym 7120 i_rst_b$SB_IO_IN
.sym 7124 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7125 rx_09_fifo.mem_q.0.1_WDATA_1
.sym 7126 rx_09_fifo.rd_addr[6]
.sym 7127 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7128 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7130 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7132 rx_09_fifo.mem_q.0.0_RDATA_1[0]
.sym 7133 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 7134 rx_09_fifo.rd_addr[5]
.sym 7140 rx_09_fifo.rd_addr[5]
.sym 7142 w_rx_09_fifo_pull
.sym 7143 rx_09_fifo.mem_i.0.1_WDATA_3
.sym 7156 rx_09_fifo.rd_addr[7]
.sym 7158 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7159 rx_09_fifo.rd_addr[6]
.sym 7160 $PACKER_VCC_NET
.sym 7161 rx_09_fifo.mem_i.0.1_WDATA_1
.sym 7163 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7164 rx_09_fifo.mem_i.0.1_WDATA
.sym 7165 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7166 rx_09_fifo.rd_addr[8]
.sym 7167 rx_09_fifo.rd_addr[0]
.sym 7168 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7170 rx_09_fifo.mem_i.0.1_WDATA_2
.sym 7172 rx_09_fifo.rd_addr[7]
.sym 7173 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7174 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7175 rx_09_fifo.rd_addr[0]
.sym 7176 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7177 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7178 rx_09_fifo.rd_addr_gray[2]
.sym 7179 rx_09_fifo.rd_addr[6]
.sym 7188 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7189 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7191 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7192 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7193 rx_09_fifo.rd_addr[5]
.sym 7194 rx_09_fifo.rd_addr[6]
.sym 7195 rx_09_fifo.rd_addr[7]
.sym 7196 rx_09_fifo.rd_addr[8]
.sym 7197 rx_09_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_09_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7202 rx_09_fifo.mem_i.0.1_WDATA_2
.sym 7204 rx_09_fifo.mem_i.0.1_WDATA_1
.sym 7206 rx_09_fifo.mem_i.0.1_WDATA
.sym 7208 rx_09_fifo.mem_i.0.1_WDATA_3
.sym 7214 rx_09_fifo.mem_q.0.0_WDATA_1
.sym 7215 rx_09_fifo.mem_q.0.1_WDATA_3
.sym 7216 w_rx_09_fifo_pull
.sym 7219 w_rx_09_fifo_push
.sym 7220 smi_ctrl_ins.int_cnt_09[3]
.sym 7221 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 7224 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 7226 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 7227 rx_09_fifo.mem_q.0.0_RDATA[0]
.sym 7229 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7231 rx_09_fifo.rd_addr[8]
.sym 7232 rx_09_fifo.rd_addr[8]
.sym 7233 rx_09_fifo.rd_addr[6]
.sym 7234 rx_09_fifo.mem_q.0.0_RDATA_5[1]
.sym 7235 rx_09_fifo.rd_addr[7]
.sym 7236 rx_09_fifo.mem_q.0.0_WDATA_5
.sym 7237 w_rx_09_fifo_push
.sym 7244 rx_09_fifo.wr_addr[0]
.sym 7245 rx_09_fifo.mem_q.0.1_WDATA_7
.sym 7246 $PACKER_VCC_NET
.sym 7247 rx_09_fifo.mem_q.0.1_WDATA_5
.sym 7249 rx_09_fifo.wr_addr[6]
.sym 7250 rx_09_fifo.wr_addr[2]
.sym 7251 rx_09_fifo.wr_addr[5]
.sym 7253 w_rx_09_fifo_push
.sym 7254 rx_09_fifo.wr_addr[4]
.sym 7257 rx_09_fifo.wr_addr[7]
.sym 7261 rx_09_fifo.mem_q.0.1_WDATA_4
.sym 7262 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7263 rx_09_fifo.mem_q.0.1_WDATA_6
.sym 7266 rx_09_fifo.wr_addr[8]
.sym 7271 rx_09_fifo.wr_addr[3]
.sym 7274 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 7275 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 7276 rx_09_fifo.mem_q.0.1_WDATA_2
.sym 7277 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7278 w_rx_09_fifo_empty
.sym 7279 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 7280 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 7281 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 7290 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7291 rx_09_fifo.wr_addr[2]
.sym 7293 rx_09_fifo.wr_addr[3]
.sym 7294 rx_09_fifo.wr_addr[4]
.sym 7295 rx_09_fifo.wr_addr[5]
.sym 7296 rx_09_fifo.wr_addr[6]
.sym 7297 rx_09_fifo.wr_addr[7]
.sym 7298 rx_09_fifo.wr_addr[8]
.sym 7299 rx_09_fifo.wr_addr[0]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 w_rx_09_fifo_push
.sym 7303 rx_09_fifo.mem_q.0.1_WDATA_7
.sym 7305 rx_09_fifo.mem_q.0.1_WDATA_6
.sym 7307 rx_09_fifo.mem_q.0.1_WDATA_5
.sym 7309 rx_09_fifo.mem_q.0.1_WDATA_4
.sym 7311 $PACKER_VCC_NET
.sym 7322 $PACKER_VCC_NET
.sym 7325 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7328 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7330 rx_09_fifo.rd_addr[0]
.sym 7332 rx_09_fifo.mem_q.0.0_WDATA_6
.sym 7333 rx_09_fifo.mem_q.0.0_WDATA
.sym 7336 rx_09_fifo.rd_addr[8]
.sym 7338 rx_09_fifo.rd_addr[6]
.sym 7344 rx_09_fifo.rd_addr[7]
.sym 7346 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7348 $PACKER_VCC_NET
.sym 7349 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7350 rx_09_fifo.rd_addr[5]
.sym 7351 rx_09_fifo.rd_addr[6]
.sym 7352 rx_09_fifo.mem_q.0.1_WDATA_1
.sym 7353 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7355 w_rx_09_fifo_pull
.sym 7356 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7361 rx_09_fifo.rd_addr[8]
.sym 7362 rx_09_fifo.rd_addr[0]
.sym 7367 rx_09_fifo.mem_q.0.1_WDATA_3
.sym 7368 rx_09_fifo.mem_q.0.1_WDATA
.sym 7370 rx_09_fifo.mem_q.0.1_WDATA_2
.sym 7376 rx_09_fifo.rd_addr_gray[7]
.sym 7377 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7379 rx_09_fifo.rd_addr_gray[3]
.sym 7380 rx_09_fifo.rd_addr_gray[1]
.sym 7381 rx_09_fifo.rd_addr_gray[5]
.sym 7382 rx_09_fifo.rd_addr_gray[6]
.sym 7383 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 7392 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7393 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7395 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7396 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7397 rx_09_fifo.rd_addr[5]
.sym 7398 rx_09_fifo.rd_addr[6]
.sym 7399 rx_09_fifo.rd_addr[7]
.sym 7400 rx_09_fifo.rd_addr[8]
.sym 7401 rx_09_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_09_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7406 rx_09_fifo.mem_q.0.1_WDATA_2
.sym 7408 rx_09_fifo.mem_q.0.1_WDATA_1
.sym 7410 rx_09_fifo.mem_q.0.1_WDATA
.sym 7412 rx_09_fifo.mem_q.0.1_WDATA_3
.sym 7424 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7427 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 7428 i_rst_b$SB_IO_IN
.sym 7430 $PACKER_VCC_NET
.sym 7431 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 7433 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7434 rx_09_fifo.wr_addr_gray[0]
.sym 7435 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7437 rx_09_fifo.rd_addr[7]
.sym 7439 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7440 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7441 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 7449 rx_09_fifo.wr_addr[4]
.sym 7450 $PACKER_VCC_NET
.sym 7451 rx_09_fifo.mem_q.0.0_WDATA_4
.sym 7453 rx_09_fifo.wr_addr[2]
.sym 7454 rx_09_fifo.wr_addr[8]
.sym 7455 rx_09_fifo.wr_addr[5]
.sym 7457 w_rx_09_fifo_push
.sym 7458 rx_09_fifo.mem_q.0.0_WDATA_7
.sym 7462 rx_09_fifo.wr_addr[3]
.sym 7464 rx_09_fifo.wr_addr[7]
.sym 7465 rx_09_fifo.mem_q.0.0_WDATA_5
.sym 7467 rx_09_fifo.wr_addr[6]
.sym 7470 rx_09_fifo.mem_q.0.0_WDATA_6
.sym 7471 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7475 rx_09_fifo.wr_addr[0]
.sym 7478 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 7479 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7480 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 7481 rx_09_fifo.rd_addr_gray_wr[3]
.sym 7482 rx_09_fifo.rd_addr_gray_wr[7]
.sym 7483 rx_09_fifo.rd_addr_gray_wr[1]
.sym 7484 rx_09_fifo.rd_addr_gray_wr[4]
.sym 7485 rx_09_fifo.rd_addr_gray_wr[5]
.sym 7494 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 7495 rx_09_fifo.wr_addr[2]
.sym 7497 rx_09_fifo.wr_addr[3]
.sym 7498 rx_09_fifo.wr_addr[4]
.sym 7499 rx_09_fifo.wr_addr[5]
.sym 7500 rx_09_fifo.wr_addr[6]
.sym 7501 rx_09_fifo.wr_addr[7]
.sym 7502 rx_09_fifo.wr_addr[8]
.sym 7503 rx_09_fifo.wr_addr[0]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 w_rx_09_fifo_push
.sym 7507 rx_09_fifo.mem_q.0.0_WDATA_7
.sym 7509 rx_09_fifo.mem_q.0.0_WDATA_6
.sym 7511 rx_09_fifo.mem_q.0.0_WDATA_5
.sym 7513 rx_09_fifo.mem_q.0.0_WDATA_4
.sym 7515 $PACKER_VCC_NET
.sym 7520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 7521 rx_09_fifo.rd_addr_gray[6]
.sym 7524 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 7525 w_rx_09_fifo_push
.sym 7528 i_rst_b$SB_IO_IN
.sym 7531 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7535 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7538 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7542 rx_09_fifo.rd_addr[5]
.sym 7548 rx_09_fifo.rd_addr[5]
.sym 7549 rx_09_fifo.mem_q.0.0_WDATA_2
.sym 7550 w_rx_09_fifo_pull
.sym 7551 rx_09_fifo.mem_q.0.0_WDATA_3
.sym 7552 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7557 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7559 rx_09_fifo.rd_addr[0]
.sym 7560 rx_09_fifo.mem_q.0.0_WDATA
.sym 7562 rx_09_fifo.mem_q.0.0_WDATA_1
.sym 7565 rx_09_fifo.rd_addr[8]
.sym 7567 rx_09_fifo.rd_addr[6]
.sym 7568 $PACKER_VCC_NET
.sym 7571 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7575 rx_09_fifo.rd_addr[7]
.sym 7578 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7580 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 7581 rx_09_fifo.wr_addr_gray_rd[1]
.sym 7582 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7583 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 7584 rx_09_fifo.wr_addr_gray_rd[0]
.sym 7585 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 7586 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 7587 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7596 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7597 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 7599 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7600 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7601 rx_09_fifo.rd_addr[5]
.sym 7602 rx_09_fifo.rd_addr[6]
.sym 7603 rx_09_fifo.rd_addr[7]
.sym 7604 rx_09_fifo.rd_addr[8]
.sym 7605 rx_09_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_09_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7610 rx_09_fifo.mem_q.0.0_WDATA_2
.sym 7612 rx_09_fifo.mem_q.0.0_WDATA_1
.sym 7614 rx_09_fifo.mem_q.0.0_WDATA
.sym 7616 rx_09_fifo.mem_q.0.0_WDATA_3
.sym 7624 w_rx_09_fifo_pull
.sym 7627 rx_09_fifo.mem_q.0.0_WDATA_3
.sym 7629 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 7639 rx_09_fifo.rd_addr[8]
.sym 7645 w_rx_09_fifo_push
.sym 7682 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 7683 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 7684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 7685 rx_09_fifo.rd_addr_gray_wr[0]
.sym 7686 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 7687 rx_09_fifo.rd_addr_gray_wr[8]
.sym 7688 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 7689 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 7724 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 7726 w_rx_09_fifo_push
.sym 7733 $PACKER_VCC_NET
.sym 7744 rx_09_fifo.rd_addr[8]
.sym 7786 rx_09_fifo.rd_addr[8]
.sym 7790 rx_09_fifo.rd_addr_gray[0]
.sym 7791 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7828 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 7830 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7833 i_rst_b$SB_IO_IN
.sym 7836 rx_09_fifo.wr_addr[0]
.sym 7887 rx_09_fifo.wr_addr_gray[3]
.sym 7892 rx_09_fifo.wr_addr_gray[7]
.sym 7939 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 7951 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8035 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$SB_IO_IN
.sym 8111 w_smi_data_output[6]
.sym 8116 i_smi_a2$SB_IO_IN
.sym 8120 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8132 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
.sym 8140 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8152 w_rx_24_fifo_push
.sym 8153 w_smi_data_output[3]
.sym 8160 w_rx_24_fifo_data[12]
.sym 8162 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[3]
.sym 8164 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8165 w_rx_24_fifo_push
.sym 8168 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[2]
.sym 8170 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 8172 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 8173 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 8175 w_rx_24_fifo_data[10]
.sym 8178 w_rx_24_fifo_data[13]
.sym 8180 w_rx_24_fifo_data[8]
.sym 8181 w_debug_fifo_push
.sym 8182 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
.sym 8183 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 8186 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 8187 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 8189 w_rx_24_fifo_data[11]
.sym 8190 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[3]
.sym 8193 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
.sym 8194 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[3]
.sym 8195 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8196 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 8199 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 8200 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[3]
.sym 8201 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 8202 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8205 w_rx_24_fifo_data[11]
.sym 8206 w_debug_fifo_push
.sym 8208 w_rx_24_fifo_push
.sym 8211 w_debug_fifo_push
.sym 8213 w_rx_24_fifo_push
.sym 8214 w_rx_24_fifo_data[13]
.sym 8217 w_rx_24_fifo_data[10]
.sym 8218 w_rx_24_fifo_push
.sym 8220 w_debug_fifo_push
.sym 8223 w_debug_fifo_push
.sym 8224 w_rx_24_fifo_data[12]
.sym 8225 w_rx_24_fifo_push
.sym 8230 w_rx_24_fifo_push
.sym 8231 w_rx_24_fifo_data[8]
.sym 8232 w_debug_fifo_push
.sym 8235 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 8236 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 8237 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[2]
.sym 8238 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8239 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 8240 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8246 w_rx_24_fifo_data[28]
.sym 8247 w_rx_24_fifo_data[26]
.sym 8248 w_rx_24_fifo_data[13]
.sym 8249 w_rx_24_fifo_data[30]
.sym 8251 w_rx_24_fifo_data[11]
.sym 8252 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[3]
.sym 8253 w_rx_24_fifo_data[15]
.sym 8276 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8280 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 8281 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 8289 smi_ctrl_ins.int_cnt_09[3]
.sym 8291 smi_ctrl_ins.int_cnt_09[4]
.sym 8294 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8295 w_rx_24_fifo_data[10]
.sym 8299 w_rx_24_fifo_data[12]
.sym 8300 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8301 w_debug_fifo_push
.sym 8302 smi_ctrl_ins.int_cnt_24[3]
.sym 8306 w_debug_fifo_push
.sym 8309 w_smi_data_output[1]
.sym 8312 w_rx_24_fifo_data[24]
.sym 8313 w_smi_data_output[2]
.sym 8325 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 8327 rx_24_fifo.mem_q.0.0_RDATA_5[0]
.sym 8329 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 8334 i_smi_a3_SB_LUT4_I3_O[0]
.sym 8335 rx_24_fifo.mem_q.0.0_RDATA_8[1]
.sym 8337 rx_24_fifo.mem_q.0.0_RDATA[1]
.sym 8339 rx_24_fifo.mem_q.0.0_RDATA_7[0]
.sym 8340 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8343 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 8344 smi_ctrl_ins.int_cnt_24[3]
.sym 8345 rx_24_fifo.mem_q.0.0_RDATA_4[1]
.sym 8346 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8347 i_smi_a3_SB_LUT4_I3_O[1]
.sym 8348 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8349 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8350 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8351 rx_24_fifo.mem_q.0.0_RDATA_5[1]
.sym 8352 smi_ctrl_ins.int_cnt_24[3]
.sym 8353 rx_24_fifo.mem_q.0.0_RDATA_4[0]
.sym 8354 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8356 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 8357 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8358 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 8359 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8362 smi_ctrl_ins.int_cnt_24[3]
.sym 8364 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8368 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8369 i_smi_a3_SB_LUT4_I3_O[1]
.sym 8370 i_smi_a3_SB_LUT4_I3_O[0]
.sym 8371 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8374 rx_24_fifo.mem_q.0.0_RDATA_4[0]
.sym 8375 rx_24_fifo.mem_q.0.0_RDATA_4[1]
.sym 8376 smi_ctrl_ins.int_cnt_24[3]
.sym 8377 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8380 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8381 smi_ctrl_ins.int_cnt_24[3]
.sym 8382 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 8383 rx_24_fifo.mem_q.0.0_RDATA[1]
.sym 8389 smi_ctrl_ins.int_cnt_24[3]
.sym 8392 smi_ctrl_ins.int_cnt_24[3]
.sym 8393 rx_24_fifo.mem_q.0.0_RDATA_8[1]
.sym 8394 rx_24_fifo.mem_q.0.0_RDATA_7[0]
.sym 8395 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8398 rx_24_fifo.mem_q.0.0_RDATA_5[1]
.sym 8399 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8400 smi_ctrl_ins.int_cnt_24[3]
.sym 8401 rx_24_fifo.mem_q.0.0_RDATA_5[0]
.sym 8402 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8403 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8404 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8405 i_smi_a3_SB_LUT4_I3_O[1]
.sym 8406 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 8407 w_rx_24_fifo_empty
.sym 8408 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 8409 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 8410 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8411 rx_24_fifo.mem_i.0.1_WDATA_4
.sym 8412 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 8419 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 8422 w_rx_24_fifo_data[15]
.sym 8429 w_rx_24_fifo_data[9]
.sym 8431 w_rx_24_fifo_data[25]
.sym 8432 w_smi_data_output[2]
.sym 8433 w_debug_fifo_push
.sym 8435 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8438 i_smi_a3$SB_IO_IN
.sym 8439 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8449 w_rx_24_fifo_data[10]
.sym 8451 rx_24_fifo.mem_q.0.0_RDATA_6[1]
.sym 8454 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 8455 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8456 rx_24_fifo.mem_q.0.0_RDATA_6[0]
.sym 8459 smi_ctrl_ins.int_cnt_24[3]
.sym 8460 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8462 rx_24_fifo.mem_q.0.0_RDATA_3[0]
.sym 8466 rx_24_fifo.mem_q.0.0_RDATA_1[1]
.sym 8467 w_rx_24_fifo_data[12]
.sym 8470 rx_24_fifo.mem_q.0.0_RDATA_3[2]
.sym 8473 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 8474 rx_24_fifo.mem_q.0.0_RDATA_1[0]
.sym 8475 w_rx_24_fifo_data[6]
.sym 8476 w_rx_24_fifo_data[8]
.sym 8477 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8479 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8480 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8481 smi_ctrl_ins.int_cnt_24[3]
.sym 8485 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 8486 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 8487 rx_24_fifo.mem_q.0.0_RDATA_3[2]
.sym 8488 rx_24_fifo.mem_q.0.0_RDATA_3[0]
.sym 8491 smi_ctrl_ins.int_cnt_24[3]
.sym 8492 rx_24_fifo.mem_q.0.0_RDATA_6[0]
.sym 8493 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8494 rx_24_fifo.mem_q.0.0_RDATA_6[1]
.sym 8498 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8499 w_rx_24_fifo_data[8]
.sym 8503 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8504 w_rx_24_fifo_data[12]
.sym 8510 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8511 w_rx_24_fifo_data[10]
.sym 8515 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8517 w_rx_24_fifo_data[6]
.sym 8521 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8522 rx_24_fifo.mem_q.0.0_RDATA_1[1]
.sym 8523 rx_24_fifo.mem_q.0.0_RDATA_1[0]
.sym 8524 smi_ctrl_ins.int_cnt_24[3]
.sym 8525 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8527 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8528 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 8529 w_rx_24_fifo_data[23]
.sym 8530 w_rx_24_fifo_data[22]
.sym 8531 rx_24_fifo.mem_q.0.1_RDATA[2]
.sym 8532 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 8533 w_rx_24_fifo_data[24]
.sym 8535 w_rx_24_fifo_data[25]
.sym 8536 rx_24_fifo.mem_i.0.0_RDATA_6[1]
.sym 8541 rx_24_fifo.mem_i.0.1_WDATA_4
.sym 8542 rx_24_fifo.rd_addr[0]
.sym 8543 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 8544 w_rx_24_fifo_push
.sym 8545 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 8546 rx_24_fifo.rd_addr[7]
.sym 8547 rx_24_fifo.rd_addr[6]
.sym 8549 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 8551 rx_24_fifo.rd_addr[2]
.sym 8552 w_rx_24_fifo_empty
.sym 8554 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8557 w_rx_24_fifo_data[14]
.sym 8559 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8561 w_rx_24_fifo_data[6]
.sym 8569 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 8570 w_rx_24_fifo_data[2]
.sym 8571 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 8572 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 8573 w_rx_24_fifo_push
.sym 8574 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8575 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 8576 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 8577 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8578 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8579 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 8580 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 8581 w_debug_fifo_push
.sym 8582 rx_24_fifo.mem_q.0.1_RDATA[0]
.sym 8583 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 8584 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8587 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[3]
.sym 8588 rx_24_fifo.mem_q.0.1_RDATA[2]
.sym 8591 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[3]
.sym 8592 w_rx_24_fifo_data[5]
.sym 8594 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 8595 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8596 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 8598 i_smi_a3$SB_IO_IN
.sym 8599 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8600 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
.sym 8602 w_rx_24_fifo_push
.sym 8603 w_rx_24_fifo_data[5]
.sym 8605 w_debug_fifo_push
.sym 8608 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 8609 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 8610 rx_24_fifo.mem_q.0.1_RDATA[2]
.sym 8611 rx_24_fifo.mem_q.0.1_RDATA[0]
.sym 8614 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8615 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8616 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8617 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8620 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8621 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[3]
.sym 8622 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 8623 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
.sym 8626 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 8627 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 8628 i_smi_a3$SB_IO_IN
.sym 8629 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 8632 w_rx_24_fifo_data[2]
.sym 8634 w_debug_fifo_push
.sym 8635 w_rx_24_fifo_push
.sym 8638 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 8639 i_smi_a3_SB_LUT4_I3_O[3]
.sym 8640 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 8641 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8644 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8645 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 8646 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 8647 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[3]
.sym 8648 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 8649 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8651 rx_24_fifo.mem_q.0.0_RDATA_2[2]
.sym 8652 rx_24_fifo.rd_addr_gray[4]
.sym 8654 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8655 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8656 rx_24_fifo.rd_addr_gray[7]
.sym 8657 rx_24_fifo.rd_addr_gray[6]
.sym 8658 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8659 rx_24_fifo.mem_i.0.0_RDATA_2[0]
.sym 8660 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8662 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 8667 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8669 i_smi_a3_SB_LUT4_I3_O[2]
.sym 8671 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 8672 w_rx_24_fifo_data[23]
.sym 8673 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8678 w_rx_24_fifo_data[5]
.sym 8680 w_rx_24_fifo_data[17]
.sym 8681 w_rx_24_fifo_data[1]
.sym 8682 w_rx_24_fifo_data[21]
.sym 8683 smi_ctrl_ins.int_cnt_09[4]
.sym 8685 smi_ctrl_ins.int_cnt_09[3]
.sym 8693 w_rx_24_fifo_data[2]
.sym 8694 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8695 i_smi_a3$SB_IO_IN
.sym 8696 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8697 w_rx_09_fifo_push
.sym 8699 w_rx_24_fifo_data[5]
.sym 8704 w_rx_24_fifo_data[18]
.sym 8713 w_rx_09_fifo_data[20]
.sym 8717 w_debug_fifo_push
.sym 8718 w_rx_24_fifo_data[0]
.sym 8720 w_rx_24_fifo_data[7]
.sym 8723 w_rx_24_fifo_data[4]
.sym 8726 w_rx_24_fifo_data[7]
.sym 8727 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8731 w_rx_24_fifo_data[0]
.sym 8734 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8737 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8739 w_rx_24_fifo_data[4]
.sym 8743 w_rx_24_fifo_data[18]
.sym 8744 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8749 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8750 w_rx_24_fifo_data[5]
.sym 8757 i_smi_a3$SB_IO_IN
.sym 8758 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8761 w_debug_fifo_push
.sym 8762 w_rx_09_fifo_push
.sym 8764 w_rx_09_fifo_data[20]
.sym 8769 w_rx_24_fifo_data[2]
.sym 8770 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8771 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8773 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8774 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8775 rx_24_fifo.rd_addr_gray_wr[7]
.sym 8779 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 8780 rx_24_fifo.rd_addr_gray_wr[6]
.sym 8781 w_rx_24_fifo_pull
.sym 8783 $PACKER_VCC_NET
.sym 8791 $PACKER_VCC_NET
.sym 8792 rx_24_fifo.wr_addr[3]
.sym 8794 w_rx_24_fifo_data[20]
.sym 8795 $PACKER_VCC_NET
.sym 8796 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8798 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8799 w_rx_09_fifo_data[25]
.sym 8800 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8802 i_glob_clock$SB_IO_IN
.sym 8803 w_debug_fifo_push
.sym 8804 w_rx_24_fifo_push
.sym 8816 w_rx_24_fifo_data[15]
.sym 8818 w_rx_24_fifo_data[3]
.sym 8821 rx_09_fifo.mem_i.0.0_RDATA[0]
.sym 8823 w_rx_24_fifo_data[17]
.sym 8824 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8827 w_rx_24_fifo_data[14]
.sym 8828 w_rx_24_fifo_data[16]
.sym 8831 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8836 rx_09_fifo.mem_i.0.0_RDATA[1]
.sym 8837 w_rx_24_fifo_data[19]
.sym 8841 w_rx_24_fifo_data[1]
.sym 8845 smi_ctrl_ins.int_cnt_09[3]
.sym 8849 w_rx_24_fifo_data[15]
.sym 8850 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8855 w_rx_24_fifo_data[19]
.sym 8857 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8860 rx_09_fifo.mem_i.0.0_RDATA[0]
.sym 8861 rx_09_fifo.mem_i.0.0_RDATA[1]
.sym 8862 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8863 smi_ctrl_ins.int_cnt_09[3]
.sym 8868 w_rx_24_fifo_data[1]
.sym 8869 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8872 w_rx_24_fifo_data[16]
.sym 8874 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8878 w_rx_24_fifo_data[14]
.sym 8881 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8886 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8887 w_rx_24_fifo_data[17]
.sym 8890 w_rx_24_fifo_data[3]
.sym 8893 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8894 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8896 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8898 smi_ctrl_ins.r_fifo_24_pull_1
.sym 8900 w_rx_09_fifo_pull
.sym 8901 smi_ctrl_ins.r_fifo_09_pull
.sym 8902 w_rx_09_fifo_pull
.sym 8903 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8904 smi_ctrl_ins.r_fifo_24_pull
.sym 8911 w_rx_24_fifo_data[16]
.sym 8912 rx_24_fifo.wr_addr[8]
.sym 8914 w_rx_24_fifo_pull
.sym 8916 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8925 i_smi_a3$SB_IO_IN
.sym 8926 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8927 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 8929 w_debug_fifo_push
.sym 8930 rx_09_fifo.wr_addr[8]
.sym 8938 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8939 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 8940 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 8941 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 8942 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 8943 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 8944 w_rx_09_fifo_push
.sym 8945 w_rx_09_fifo_data[14]
.sym 8947 rx_09_fifo.mem_i.0.0_RDATA_5[0]
.sym 8948 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 8949 i_rst_b$SB_IO_IN
.sym 8950 rx_09_fifo.mem_i.0.0_RDATA_5[1]
.sym 8955 smi_ctrl_ins.int_cnt_09[4]
.sym 8956 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 8958 rx_09_fifo.mem_i.0.0_RDATA_1[0]
.sym 8959 w_rx_09_fifo_data[25]
.sym 8960 i_smi_a3_SB_LUT4_I2_O[3]
.sym 8962 smi_ctrl_ins.int_cnt_09[3]
.sym 8964 w_debug_fifo_push
.sym 8966 rx_09_fifo.mem_i.0.0_RDATA_1[1]
.sym 8967 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 8972 w_debug_fifo_push
.sym 8973 w_rx_09_fifo_push
.sym 8974 w_rx_09_fifo_data[14]
.sym 8977 smi_ctrl_ins.int_cnt_09[4]
.sym 8978 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 8979 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 8980 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 8983 rx_09_fifo.mem_i.0.0_RDATA_1[0]
.sym 8984 smi_ctrl_ins.int_cnt_09[3]
.sym 8985 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8986 rx_09_fifo.mem_i.0.0_RDATA_1[1]
.sym 8989 w_rx_09_fifo_data[25]
.sym 8991 w_debug_fifo_push
.sym 8992 w_rx_09_fifo_push
.sym 8995 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 8996 rx_09_fifo.mem_i.0.0_RDATA_5[1]
.sym 8997 rx_09_fifo.mem_i.0.0_RDATA_5[0]
.sym 8998 smi_ctrl_ins.int_cnt_09[3]
.sym 9001 smi_ctrl_ins.int_cnt_09[4]
.sym 9002 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 9003 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 9004 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 9007 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 9008 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 9009 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 9010 smi_ctrl_ins.int_cnt_09[4]
.sym 9013 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 9016 i_smi_a3_SB_LUT4_I2_O[3]
.sym 9017 i_rst_b$SB_IO_IN
.sym 9018 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9021 w_rx_09_fifo_pull
.sym 9022 w_debug_fifo_push
.sym 9024 rx_09_fifo.mem_q.0.0_WDATA_1
.sym 9025 w_debug_fifo_pull
.sym 9026 rx_09_fifo.mem_q.0.0_WDATA_7
.sym 9045 rx_09_fifo.rd_addr_gray[2]
.sym 9050 w_rx_09_fifo_pull
.sym 9051 rx_09_fifo.rd_addr[5]
.sym 9052 w_rx_09_fifo_empty
.sym 9055 rx_09_fifo.rd_addr[0]
.sym 9061 w_rx_09_fifo_data[9]
.sym 9062 smi_ctrl_ins.int_cnt_09[3]
.sym 9065 w_rx_09_fifo_data[7]
.sym 9067 w_rx_09_fifo_push
.sym 9070 smi_ctrl_ins.int_cnt_09[3]
.sym 9072 w_rx_09_fifo_pull
.sym 9073 $PACKER_VCC_NET
.sym 9074 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 9075 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 9077 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 9078 rx_09_fifo.mem_q.0.0_RDATA_1[0]
.sym 9079 w_rx_09_fifo_data[2]
.sym 9081 rx_09_fifo.mem_q.0.0_RDATA_5[1]
.sym 9082 rx_09_fifo.mem_q.0.0_RDATA[0]
.sym 9086 w_rx_09_fifo_data[11]
.sym 9087 w_debug_fifo_push
.sym 9089 rx_09_fifo.mem_q.0.0_RDATA_5[0]
.sym 9090 w_debug_fifo_pull
.sym 9095 $PACKER_VCC_NET
.sym 9100 rx_09_fifo.mem_q.0.0_RDATA_1[0]
.sym 9101 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 9102 smi_ctrl_ins.int_cnt_09[3]
.sym 9103 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 9106 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 9107 smi_ctrl_ins.int_cnt_09[3]
.sym 9108 rx_09_fifo.mem_q.0.0_RDATA_5[1]
.sym 9109 rx_09_fifo.mem_q.0.0_RDATA_5[0]
.sym 9112 rx_09_fifo.mem_q.0.0_RDATA[0]
.sym 9113 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 9114 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 9115 smi_ctrl_ins.int_cnt_09[3]
.sym 9118 w_rx_09_fifo_push
.sym 9119 w_debug_fifo_push
.sym 9120 w_rx_09_fifo_data[11]
.sym 9124 w_debug_fifo_push
.sym 9125 w_rx_09_fifo_data[7]
.sym 9127 w_rx_09_fifo_push
.sym 9130 w_rx_09_fifo_push
.sym 9131 w_debug_fifo_push
.sym 9132 w_rx_09_fifo_data[9]
.sym 9137 w_rx_09_fifo_push
.sym 9138 w_debug_fifo_push
.sym 9139 w_rx_09_fifo_data[2]
.sym 9140 w_rx_09_fifo_pull
.sym 9141 r_counter_$glb_clk
.sym 9142 w_debug_fifo_pull
.sym 9144 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9145 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9146 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9147 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9148 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 9149 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9150 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9157 rx_09_fifo.mem_q.0.0_WDATA
.sym 9160 w_rx_data[1]
.sym 9162 w_rx_data[0]
.sym 9165 w_rx_09_fifo_data[0]
.sym 9167 w_debug_fifo_push
.sym 9169 w_rx_09_fifo_push
.sym 9171 rx_09_fifo.rd_addr[8]
.sym 9172 w_rx_09_fifo_pull
.sym 9173 w_rx_09_fifo_data[13]
.sym 9175 rx_09_fifo.rd_addr[7]
.sym 9176 rx_09_fifo.wr_addr[8]
.sym 9177 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 9178 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9195 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9202 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9203 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9204 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9206 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9209 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9211 rx_09_fifo.rd_addr[0]
.sym 9215 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9217 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9226 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9230 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9236 rx_09_fifo.rd_addr[0]
.sym 9241 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9250 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9253 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9256 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9262 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9263 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9264 r_counter_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9267 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9268 rx_09_fifo.rd_addr_gray[4]
.sym 9269 rx_09_fifo.rd_addr[5]
.sym 9270 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9271 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9272 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9273 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 9278 rx_09_fifo.rd_addr[7]
.sym 9288 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 9290 w_rx_09_fifo_empty
.sym 9291 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9293 rx_09_fifo.rd_addr[0]
.sym 9295 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 9297 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9299 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9301 rx_09_fifo.rd_addr[6]
.sym 9308 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9310 rx_09_fifo.rd_addr[0]
.sym 9311 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9312 i_rst_b$SB_IO_IN
.sym 9313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9314 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9316 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9317 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9318 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9319 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9322 w_rx_09_fifo_pull
.sym 9325 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9327 w_debug_fifo_push
.sym 9329 w_rx_09_fifo_push
.sym 9331 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9333 w_rx_09_fifo_data[13]
.sym 9335 w_rx_09_fifo_empty
.sym 9337 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9340 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9342 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9343 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9346 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9347 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 9352 w_debug_fifo_push
.sym 9353 w_rx_09_fifo_data[13]
.sym 9354 w_rx_09_fifo_push
.sym 9360 i_rst_b$SB_IO_IN
.sym 9361 w_rx_09_fifo_pull
.sym 9364 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9365 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9366 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9367 w_rx_09_fifo_empty
.sym 9370 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9372 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9377 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9379 rx_09_fifo.rd_addr[0]
.sym 9382 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9384 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9387 r_counter_$glb_clk
.sym 9388 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9389 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 9390 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9391 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9392 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9393 rx_09_fifo.wr_addr[8]
.sym 9394 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 9395 rx_09_fifo.wr_addr_gray[4]
.sym 9396 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9397 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9404 rx_09_fifo.rd_addr[5]
.sym 9411 w_rx_09_fifo_empty
.sym 9413 rx_09_fifo.rd_addr_gray[4]
.sym 9414 rx_09_fifo.wr_addr[8]
.sym 9416 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 9417 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9418 rx_09_fifo.wr_addr_gray[4]
.sym 9420 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9421 i_smi_a3$SB_IO_IN
.sym 9422 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9423 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9424 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 9430 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 9431 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9432 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 9435 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9437 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9438 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9439 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9441 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9442 w_rx_09_fifo_pull
.sym 9443 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9444 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9448 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9450 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9453 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9456 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9458 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9469 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9470 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9471 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9475 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9476 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9477 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9478 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9484 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9487 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9493 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9500 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9505 w_rx_09_fifo_pull
.sym 9506 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 9507 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9508 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 9509 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9510 r_counter_$glb_clk
.sym 9511 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9512 w_load
.sym 9513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9514 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 9515 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9516 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 9517 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9518 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9519 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9524 rx_09_fifo.rd_addr[6]
.sym 9525 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9526 w_lvds_rx_09_d0
.sym 9529 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9536 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9537 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 9538 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9539 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9540 rx_09_fifo.wr_addr[8]
.sym 9542 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9544 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9545 rx_09_fifo.wr_addr_gray[1]
.sym 9546 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9553 rx_09_fifo.rd_addr_gray[7]
.sym 9557 rx_09_fifo.rd_addr_gray[1]
.sym 9564 rx_09_fifo.rd_addr_gray[3]
.sym 9566 rx_09_fifo.rd_addr_gray[5]
.sym 9573 rx_09_fifo.rd_addr_gray[4]
.sym 9580 rx_09_fifo.rd_addr_gray_wr[3]
.sym 9581 rx_09_fifo.rd_addr_gray_wr[7]
.sym 9583 rx_09_fifo.rd_addr_gray_wr[4]
.sym 9587 rx_09_fifo.rd_addr_gray_wr[4]
.sym 9595 rx_09_fifo.rd_addr_gray_wr[3]
.sym 9601 rx_09_fifo.rd_addr_gray_wr[7]
.sym 9605 rx_09_fifo.rd_addr_gray[3]
.sym 9610 rx_09_fifo.rd_addr_gray[7]
.sym 9619 rx_09_fifo.rd_addr_gray[1]
.sym 9622 rx_09_fifo.rd_addr_gray[4]
.sym 9629 rx_09_fifo.rd_addr_gray[5]
.sym 9633 lvds_clock_$glb_clk
.sym 9636 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 9637 rx_09_fifo.wr_addr_gray_rd[4]
.sym 9638 rx_09_fifo.wr_addr_gray_rd[8]
.sym 9639 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9640 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9641 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9642 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9644 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 9659 w_rx_data[1]
.sym 9660 w_rx_09_fifo_full
.sym 9661 rx_09_fifo.wr_addr_gray_rd[5]
.sym 9663 rx_09_fifo.rd_addr[8]
.sym 9664 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 9665 w_rx_09_fifo_push
.sym 9667 w_rx_data[0]
.sym 9670 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9676 w_rx_09_fifo_full
.sym 9677 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9678 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 9681 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 9685 rx_09_fifo.wr_addr_gray_rd[1]
.sym 9687 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9688 rx_09_fifo.wr_addr_gray_rd[0]
.sym 9689 rx_09_fifo.wr_addr_gray[0]
.sym 9690 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 9691 w_rx_09_fifo_push
.sym 9692 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9694 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 9697 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 9705 rx_09_fifo.wr_addr_gray[1]
.sym 9706 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9707 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9709 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 9710 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9711 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9712 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 9718 rx_09_fifo.wr_addr_gray[1]
.sym 9721 rx_09_fifo.wr_addr_gray_rd[1]
.sym 9727 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9728 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9729 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9730 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9733 rx_09_fifo.wr_addr_gray[0]
.sym 9741 rx_09_fifo.wr_addr_gray_rd[0]
.sym 9745 w_rx_09_fifo_full
.sym 9746 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 9747 w_rx_09_fifo_push
.sym 9748 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 9752 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9754 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 9756 r_counter_$glb_clk
.sym 9758 io_ctrl_ins.o_pmod[0]
.sym 9760 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 9764 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9776 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 9787 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9791 rx_09_fifo.wr_addr_gray_rd[3]
.sym 9799 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9801 rx_09_fifo.rd_addr[8]
.sym 9802 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9804 rx_09_fifo.wr_addr[0]
.sym 9806 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9807 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 9810 rx_09_fifo.rd_addr_gray_wr[0]
.sym 9813 rx_09_fifo.rd_addr_gray[0]
.sym 9814 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9816 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9817 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 9818 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9822 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9824 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9827 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9828 rx_09_fifo.rd_addr_gray_wr[8]
.sym 9834 rx_09_fifo.rd_addr_gray_wr[0]
.sym 9838 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9839 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9840 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9841 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 9844 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9845 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9846 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9847 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9852 rx_09_fifo.rd_addr_gray[0]
.sym 9857 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 9859 rx_09_fifo.wr_addr[0]
.sym 9863 rx_09_fifo.rd_addr[8]
.sym 9868 rx_09_fifo.rd_addr_gray_wr[8]
.sym 9874 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9876 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9879 lvds_clock_$glb_clk
.sym 9881 w_rx_09_fifo_full
.sym 9897 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 9901 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9905 i_smi_a3$SB_IO_IN
.sym 9910 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9912 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9915 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9926 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9940 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9947 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9949 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 9969 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9991 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9998 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10000 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 10001 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10002 r_counter_$glb_clk
.sym 10003 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10006 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10008 rx_09_fifo.wr_addr_gray_rd[3]
.sym 10047 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10063 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10070 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10072 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10085 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10087 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10114 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10124 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10125 lvds_clock_$glb_clk
.sym 10126 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10142 o_shdn_rx_lna$SB_IO_OUT
.sym 10163 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$SB_IO_IN
.sym 10212 i_smi_a2$SB_IO_IN
.sym 10220 i_smi_a2$SB_IO_IN
.sym 10222 w_smi_data_output[1]
.sym 10223 w_smi_data_output[2]
.sym 10242 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 10249 w_rx_09_fifo_pull
.sym 10261 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 10285 i_smi_a3_SB_LUT4_I2_O[3]
.sym 10286 smi_ctrl_ins.int_cnt_09[3]
.sym 10288 smi_ctrl_ins.int_cnt_09[4]
.sym 10295 i_rst_b$SB_IO_IN
.sym 10313 smi_ctrl_ins.int_cnt_09[3]
.sym 10314 i_smi_a3_SB_LUT4_I2_O[3]
.sym 10315 smi_ctrl_ins.int_cnt_09[4]
.sym 10347 i_rst_b$SB_IO_IN
.sym 10348 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10355 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10356 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10357 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10358 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10359 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10360 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10361 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10370 w_rx_24_fifo_data[27]
.sym 10371 w_rx_24_fifo_data[25]
.sym 10378 w_smi_data_output[0]
.sym 10396 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 10402 w_rx_24_fifo_data[26]
.sym 10406 w_rx_24_fifo_data[30]
.sym 10408 rx_24_fifo.rd_addr[7]
.sym 10409 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 10411 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 10415 rx_24_fifo.rd_addr[0]
.sym 10416 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10417 rx_24_fifo.rd_addr[8]
.sym 10418 w_rx_24_fifo_empty
.sym 10419 rx_24_fifo.rd_addr[5]
.sym 10424 w_smi_data_output[7]
.sym 10432 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10436 w_rx_24_fifo_data[11]
.sym 10437 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 10440 w_rx_24_fifo_data[26]
.sym 10443 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 10447 w_rx_24_fifo_data[28]
.sym 10449 w_rx_24_fifo_data[13]
.sym 10453 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10454 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10457 w_rx_24_fifo_data[24]
.sym 10459 w_rx_24_fifo_data[9]
.sym 10464 w_rx_24_fifo_data[26]
.sym 10465 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10470 w_rx_24_fifo_data[24]
.sym 10472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10477 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10479 w_rx_24_fifo_data[11]
.sym 10482 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10485 w_rx_24_fifo_data[28]
.sym 10494 w_rx_24_fifo_data[9]
.sym 10496 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10500 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10501 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10502 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 10503 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 10507 w_rx_24_fifo_data[13]
.sym 10508 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10510 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 10511 lvds_clock_$glb_clk
.sym 10512 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 10513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 10514 rx_24_fifo.rd_addr[0]
.sym 10515 rx_24_fifo.rd_addr[8]
.sym 10516 rx_24_fifo.rd_addr[5]
.sym 10517 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10519 rx_24_fifo.rd_addr[7]
.sym 10520 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10523 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10525 w_rx_24_fifo_data[28]
.sym 10538 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10539 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10540 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 10541 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10542 rx_24_fifo.wr_addr[4]
.sym 10544 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 10546 rx_24_fifo.wr_addr[6]
.sym 10547 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10555 w_debug_fifo_push
.sym 10556 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 10557 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 10559 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 10560 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 10561 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10563 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 10565 rx_24_fifo.mem_i.0.0_RDATA_6[1]
.sym 10567 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10568 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10569 w_rx_24_fifo_push
.sym 10571 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10572 w_rx_24_fifo_data[30]
.sym 10573 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 10574 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 10575 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 10577 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 10579 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10583 smi_ctrl_ins.int_cnt_24[3]
.sym 10584 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 10587 smi_ctrl_ins.int_cnt_24[3]
.sym 10588 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 10589 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 10590 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 10593 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10595 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10599 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 10600 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 10601 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 10602 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 10606 smi_ctrl_ins.int_cnt_24[3]
.sym 10608 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10611 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 10612 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10613 smi_ctrl_ins.int_cnt_24[3]
.sym 10614 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 10618 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10619 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10623 w_rx_24_fifo_push
.sym 10624 w_debug_fifo_push
.sym 10625 w_rx_24_fifo_data[30]
.sym 10629 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 10630 rx_24_fifo.mem_i.0.0_RDATA_6[1]
.sym 10631 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10632 smi_ctrl_ins.int_cnt_24[3]
.sym 10634 r_counter_$glb_clk
.sym 10635 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10636 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10637 rx_24_fifo.mem_q.0.0_RDATA_2_SB_LUT4_O_I2[0]
.sym 10638 rx_24_fifo.wr_addr_gray[0]
.sym 10639 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10640 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 10641 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10642 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 10643 rx_24_fifo.wr_addr[5]
.sym 10649 rx_24_fifo.rd_addr[7]
.sym 10650 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10651 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 10654 w_rx_24_fifo_empty
.sym 10655 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 10659 rx_24_fifo.rd_addr[8]
.sym 10663 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10664 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10667 rx_24_fifo.wr_addr[5]
.sym 10677 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 10678 w_rx_24_fifo_data[23]
.sym 10679 w_rx_24_fifo_data[22]
.sym 10680 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 10685 rx_24_fifo.mem_q.0.0_RDATA_2[2]
.sym 10686 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10688 smi_ctrl_ins.int_cnt_24[3]
.sym 10693 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 10694 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 10696 w_rx_24_fifo_data[20]
.sym 10697 rx_24_fifo.mem_q.0.0_RDATA_2[0]
.sym 10698 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10700 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 10701 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 10704 w_rx_24_fifo_data[21]
.sym 10706 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10710 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10711 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 10712 smi_ctrl_ins.int_cnt_24[3]
.sym 10718 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10719 w_rx_24_fifo_data[21]
.sym 10723 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10725 w_rx_24_fifo_data[20]
.sym 10728 rx_24_fifo.mem_q.0.0_RDATA_2[2]
.sym 10729 rx_24_fifo.mem_q.0.0_RDATA_2[0]
.sym 10730 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 10731 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 10734 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 10735 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 10736 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10737 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 10742 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10743 w_rx_24_fifo_data[22]
.sym 10752 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10754 w_rx_24_fifo_data[23]
.sym 10756 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10758 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 10759 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10760 rx_24_fifo.wr_addr[2]
.sym 10761 rx_24_fifo.wr_addr[4]
.sym 10762 rx_24_fifo.wr_addr_gray[3]
.sym 10763 rx_24_fifo.wr_addr[6]
.sym 10764 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 10765 rx_24_fifo.wr_addr[3]
.sym 10766 rx_24_fifo.wr_addr[7]
.sym 10773 w_rx_24_fifo_data[24]
.sym 10776 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10777 w_rx_24_fifo_data[22]
.sym 10780 w_smi_data_output[4]
.sym 10781 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 10782 smi_ctrl_ins.int_cnt_24[3]
.sym 10784 rx_24_fifo.wr_addr[6]
.sym 10786 w_rx_24_fifo_pull
.sym 10789 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10790 w_rx_24_fifo_empty
.sym 10792 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10793 rx_24_fifo.wr_addr[5]
.sym 10794 rx_24_fifo.wr_addr[2]
.sym 10800 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10801 rx_24_fifo.mem_q.0.0_RDATA_2_SB_LUT4_O_I2[0]
.sym 10803 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10804 i_rst_b$SB_IO_IN
.sym 10805 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10811 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10819 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10824 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10826 w_rx_24_fifo_push
.sym 10827 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10833 i_smi_a3_SB_LUT4_I3_O[2]
.sym 10834 rx_24_fifo.mem_q.0.0_RDATA_2_SB_LUT4_O_I2[0]
.sym 10841 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10852 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10858 i_smi_a3_SB_LUT4_I3_O[3]
.sym 10859 i_rst_b$SB_IO_IN
.sym 10863 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10870 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10876 i_rst_b$SB_IO_IN
.sym 10877 w_rx_24_fifo_push
.sym 10879 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10880 r_counter_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10883 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 10884 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10885 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10886 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 10887 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10888 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[6]
.sym 10889 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 10895 rx_24_fifo.wr_addr[3]
.sym 10896 $PACKER_VCC_NET
.sym 10898 rx_24_fifo.rd_addr_gray[4]
.sym 10899 rx_24_fifo.wr_addr[7]
.sym 10901 $PACKER_VCC_NET
.sym 10903 rx_24_fifo.wr_addr[2]
.sym 10908 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 10910 w_debug_fifo_push
.sym 10911 w_rx_24_fifo_empty
.sym 10912 w_rx_24_fifo_pull
.sym 10917 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10924 smi_ctrl_ins.r_fifo_24_pull_1
.sym 10929 rx_24_fifo.rd_addr_gray[6]
.sym 10930 smi_ctrl_ins.r_fifo_24_pull
.sym 10932 w_rx_24_fifo_empty
.sym 10936 rx_24_fifo.rd_addr_gray[7]
.sym 10940 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10953 rx_24_fifo.rd_addr_gray_wr[6]
.sym 10959 rx_24_fifo.rd_addr_gray_wr[6]
.sym 10963 rx_24_fifo.rd_addr_gray[7]
.sym 10986 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10992 rx_24_fifo.rd_addr_gray[6]
.sym 10998 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11000 smi_ctrl_ins.r_fifo_24_pull
.sym 11001 w_rx_24_fifo_empty
.sym 11003 lvds_clock_$glb_clk
.sym 11005 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11007 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11009 rx_24_fifo.wr_addr_gray_rd[8]
.sym 11010 rx_24_fifo.mem_i.0.0_WDATA_3
.sym 11011 w_debug_fifo_push
.sym 11012 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 11019 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 11022 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11027 w_rx_24_fifo_data[18]
.sym 11036 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 11046 i_glob_clock$SB_IO_IN
.sym 11050 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11053 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11060 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11061 smi_ctrl_ins.r_fifo_24_pull
.sym 11066 w_rx_09_fifo_empty
.sym 11067 w_rx_09_fifo_pull
.sym 11074 smi_ctrl_ins.r_fifo_09_pull
.sym 11088 smi_ctrl_ins.r_fifo_24_pull
.sym 11097 w_rx_09_fifo_pull
.sym 11105 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11109 smi_ctrl_ins.r_fifo_09_pull_1
.sym 11111 smi_ctrl_ins.r_fifo_09_pull
.sym 11112 w_rx_09_fifo_empty
.sym 11118 smi_ctrl_ins.r_fifo_09_pull
.sym 11121 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11126 i_glob_clock$SB_IO_IN
.sym 11127 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11128 w_tx_data_smi[0]
.sym 11133 w_tx_data_smi[2]
.sym 11135 w_tx_data_smi[1]
.sym 11142 w_rx_09_fifo_pull
.sym 11146 w_rx_24_fifo_data[17]
.sym 11152 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11158 r_tx_data_SB_DFFE_Q_E
.sym 11159 w_rx_09_fifo_pull
.sym 11161 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11171 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 11174 w_rx_09_fifo_data[0]
.sym 11175 w_rx_data[1]
.sym 11177 w_rx_data[0]
.sym 11182 w_rx_09_fifo_pull
.sym 11189 w_rx_09_fifo_push
.sym 11195 w_debug_fifo_push
.sym 11198 w_rx_09_fifo_data[3]
.sym 11211 w_rx_09_fifo_pull
.sym 11215 w_rx_data[0]
.sym 11226 w_rx_09_fifo_data[3]
.sym 11227 w_debug_fifo_push
.sym 11228 w_rx_09_fifo_push
.sym 11235 w_rx_data[1]
.sym 11238 w_rx_09_fifo_push
.sym 11239 w_rx_09_fifo_data[0]
.sym 11241 w_debug_fifo_push
.sym 11248 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 11249 r_counter_$glb_clk
.sym 11250 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11252 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 11254 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 11258 r_tx_data[0]
.sym 11264 w_rx_09_fifo_empty
.sym 11265 i_smi_a3_SB_LUT4_I2_O[3]
.sym 11267 w_rx_24_fifo_push
.sym 11269 w_debug_fifo_push
.sym 11270 i_glob_clock$SB_IO_IN
.sym 11280 $PACKER_VCC_NET
.sym 11283 w_rx_09_fifo_full
.sym 11284 rx_09_fifo.mem_q.0.0_WDATA_7
.sym 11285 w_tx_data_smi[1]
.sym 11292 rx_09_fifo.rd_addr[7]
.sym 11293 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11295 rx_09_fifo.rd_addr[5]
.sym 11297 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11302 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11303 rx_09_fifo.rd_addr[0]
.sym 11304 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11307 rx_09_fifo.rd_addr[6]
.sym 11324 $nextpnr_ICESTORM_LC_2$O
.sym 11327 rx_09_fifo.rd_addr[0]
.sym 11330 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11333 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11334 rx_09_fifo.rd_addr[0]
.sym 11336 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11338 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11340 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11342 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11345 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11346 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11348 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11350 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11352 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11354 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11357 rx_09_fifo.rd_addr[5]
.sym 11358 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11360 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11363 rx_09_fifo.rd_addr[6]
.sym 11364 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11366 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11368 rx_09_fifo.rd_addr[7]
.sym 11370 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11374 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11375 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11376 r_tx_data[1]
.sym 11377 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 11378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 11379 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11380 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11390 spi_if_ins.r_tx_byte[7]
.sym 11391 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11394 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 11395 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 11399 i_glob_clock$SB_IO_IN
.sym 11400 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11401 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 11403 i_glob_clock$SB_IO_IN
.sym 11410 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11415 rx_09_fifo.rd_addr[8]
.sym 11419 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11420 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11421 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11422 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11423 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 11424 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11426 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11428 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 11434 rx_09_fifo.rd_addr[0]
.sym 11435 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11437 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11438 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 11442 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 11445 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11450 rx_09_fifo.rd_addr[8]
.sym 11451 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11454 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11455 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11462 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11463 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11474 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11475 rx_09_fifo.rd_addr[0]
.sym 11478 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11481 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11484 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 11485 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 11486 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 11487 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 11490 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11491 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11492 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11493 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11494 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 w_fetch
.sym 11498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11499 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11500 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 11501 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11502 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11503 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11504 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11521 rx_09_fifo.rd_addr[7]
.sym 11524 rx_09_fifo.rd_addr[5]
.sym 11529 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11530 w_tx_data_io[1]
.sym 11531 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11539 rx_09_fifo.rd_addr[7]
.sym 11540 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11541 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11543 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11545 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11547 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11550 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11551 rx_09_fifo.rd_addr[6]
.sym 11552 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11553 rx_09_fifo.rd_addr[0]
.sym 11556 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11557 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11559 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 11561 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11563 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11565 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11567 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11568 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11569 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11571 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11572 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11573 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11574 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11577 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11578 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 11579 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11580 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11583 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11584 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11585 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11586 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11590 rx_09_fifo.rd_addr[0]
.sym 11592 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11596 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 11603 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11604 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11608 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11613 rx_09_fifo.rd_addr[7]
.sym 11615 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11616 rx_09_fifo.rd_addr[6]
.sym 11617 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11618 lvds_clock_$glb_clk
.sym 11619 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11620 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11621 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 11622 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 11623 spi_if_ins.state_if[0]
.sym 11624 spi_if_ins.state_if[1]
.sym 11625 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11626 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11627 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11633 w_rx_data[1]
.sym 11636 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 11637 w_rx_data[0]
.sym 11644 io_ctrl_ins.o_pmod[0]
.sym 11645 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11662 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 11663 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11665 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11666 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11667 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11668 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11669 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11671 rx_09_fifo.rd_addr[6]
.sym 11672 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11673 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11674 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11675 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11677 rx_09_fifo.rd_addr[8]
.sym 11678 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 11681 rx_09_fifo.rd_addr[7]
.sym 11682 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11684 rx_09_fifo.rd_addr[5]
.sym 11687 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 11688 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11689 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11690 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11692 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11694 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11700 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11702 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11707 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11709 rx_09_fifo.rd_addr[5]
.sym 11712 rx_09_fifo.rd_addr[6]
.sym 11713 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11714 rx_09_fifo.rd_addr[5]
.sym 11719 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11721 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 11724 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 11725 rx_09_fifo.rd_addr[8]
.sym 11726 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11727 rx_09_fifo.rd_addr[7]
.sym 11730 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11731 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 11732 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11733 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11736 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11737 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11738 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11739 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11740 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11741 r_counter_$glb_clk
.sym 11742 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11744 w_tx_data_io[0]
.sym 11745 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 11746 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11747 w_tx_data_io[1]
.sym 11748 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 11750 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11757 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11767 w_rx_09_fifo_full
.sym 11771 o_led1$SB_IO_OUT
.sym 11778 w_rx_data[2]
.sym 11784 rx_09_fifo.wr_addr[8]
.sym 11794 rx_09_fifo.wr_addr_gray_rd[4]
.sym 11796 rx_09_fifo.wr_addr_gray[4]
.sym 11803 rx_09_fifo.wr_addr_gray_rd[5]
.sym 11805 rx_09_fifo.wr_addr_gray_rd[3]
.sym 11808 rx_09_fifo.wr_addr_gray_rd[7]
.sym 11811 rx_09_fifo.wr_addr_gray_rd[8]
.sym 11824 rx_09_fifo.wr_addr_gray_rd[8]
.sym 11832 rx_09_fifo.wr_addr_gray[4]
.sym 11836 rx_09_fifo.wr_addr[8]
.sym 11842 rx_09_fifo.wr_addr_gray_rd[5]
.sym 11849 rx_09_fifo.wr_addr_gray_rd[4]
.sym 11856 rx_09_fifo.wr_addr_gray_rd[3]
.sym 11859 rx_09_fifo.wr_addr_gray_rd[7]
.sym 11864 r_counter_$glb_clk
.sym 11866 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 11867 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 11868 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11869 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 11870 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 11871 io_ctrl_ins.pmod_dir_state[0]
.sym 11872 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11873 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 11878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11879 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11880 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 11881 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11882 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11883 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 11884 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 11885 o_led0$SB_IO_OUT
.sym 11886 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 11889 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 11894 rx_09_fifo.wr_addr_gray_rd[7]
.sym 11900 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11911 w_rx_data[1]
.sym 11915 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 11918 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11919 w_rx_data[0]
.sym 11922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 11931 rx_09_fifo.wr_addr[0]
.sym 11943 w_rx_data[0]
.sym 11952 w_rx_data[1]
.sym 11977 rx_09_fifo.wr_addr[0]
.sym 11978 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 11979 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 11986 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11987 r_counter_$glb_clk
.sym 11989 io_ctrl_ins.rf_pin_state[2]
.sym 11992 io_ctrl_ins.rf_pin_state[1]
.sym 11994 io_ctrl_ins.rf_pin_state[0]
.sym 11996 io_ctrl_ins.rf_pin_state[6]
.sym 12001 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 12004 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12008 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12036 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 12037 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12056 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12057 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 12063 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 12064 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12065 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 12066 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12110 lvds_clock_$glb_clk
.sym 12111 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12112 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12117 w_tx_data_sys[0]
.sym 12118 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12129 io_ctrl_ins.rf_pin_state[6]
.sym 12147 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12162 rx_09_fifo.wr_addr_gray[3]
.sym 12167 rx_09_fifo.wr_addr_gray[7]
.sym 12199 rx_09_fifo.wr_addr_gray[7]
.sym 12210 rx_09_fifo.wr_addr_gray[3]
.sym 12233 r_counter_$glb_clk
.sym 12258 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$SB_IO_IN
.sym 12319 w_smi_data_output[0]
.sym 12325 i_smi_a2$SB_IO_IN
.sym 12327 w_smi_data_output[7]
.sym 12331 smi_ctrl_ins.soe_and_reset
.sym 12333 i_smi_a2$SB_IO_IN
.sym 12336 w_rx_24_fifo_data[29]
.sym 12337 i_rst_b_SB_LUT4_I3_O
.sym 12339 smi_ctrl_ins.soe_and_reset
.sym 12340 w_rx_24_fifo_data[27]
.sym 12342 w_rx_24_fifo_data[31]
.sym 12352 w_tx_data_sys[0]
.sym 12364 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12463 rx_24_fifo.wr_addr_gray_rd[0]
.sym 12464 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12465 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12466 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 12467 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12468 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12469 rx_24_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 12470 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12486 $PACKER_VCC_NET
.sym 12488 i_smi_soe_se$SB_IO_IN
.sym 12492 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12517 rx_24_fifo.rd_addr[2]
.sym 12518 rx_24_fifo.rd_addr[7]
.sym 12519 rx_24_fifo.rd_addr[3]
.sym 12521 i_rst_b_SB_LUT4_I3_O
.sym 12522 rx_24_fifo.wr_addr_gray[0]
.sym 12524 rx_24_fifo.rd_addr[4]
.sym 12527 rx_24_fifo.rd_addr[8]
.sym 12529 rx_24_fifo.rd_addr[5]
.sym 12543 rx_24_fifo.rd_addr[5]
.sym 12549 rx_24_fifo.rd_addr[0]
.sym 12554 rx_24_fifo.rd_addr[7]
.sym 12560 rx_24_fifo.rd_addr[6]
.sym 12562 rx_24_fifo.rd_addr[2]
.sym 12565 rx_24_fifo.rd_addr[4]
.sym 12569 rx_24_fifo.rd_addr[1]
.sym 12571 rx_24_fifo.rd_addr[3]
.sym 12572 $nextpnr_ICESTORM_LC_5$O
.sym 12575 rx_24_fifo.rd_addr[0]
.sym 12578 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12580 rx_24_fifo.rd_addr[1]
.sym 12582 rx_24_fifo.rd_addr[0]
.sym 12584 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12587 rx_24_fifo.rd_addr[2]
.sym 12588 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12590 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12592 rx_24_fifo.rd_addr[3]
.sym 12594 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12596 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12599 rx_24_fifo.rd_addr[4]
.sym 12600 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12602 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12605 rx_24_fifo.rd_addr[5]
.sym 12606 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12608 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12611 rx_24_fifo.rd_addr[6]
.sym 12612 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12614 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12617 rx_24_fifo.rd_addr[7]
.sym 12618 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12622 rx_24_fifo.rd_addr_gray[2]
.sym 12623 rx_24_fifo.rd_addr[4]
.sym 12624 rx_24_fifo.rd_addr_gray[3]
.sym 12625 rx_24_fifo.rd_addr_gray[1]
.sym 12626 rx_24_fifo.rd_addr[6]
.sym 12627 rx_24_fifo.rd_addr[1]
.sym 12628 rx_24_fifo.rd_addr[2]
.sym 12629 rx_24_fifo.rd_addr[3]
.sym 12639 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12642 $PACKER_VCC_NET
.sym 12647 rx_24_fifo.rd_addr[6]
.sym 12648 rx_24_fifo.wr_addr[2]
.sym 12649 rx_24_fifo.rd_addr[1]
.sym 12651 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12652 i_smi_a3_SB_LUT4_I2_O[3]
.sym 12656 i_rst_b$SB_IO_IN
.sym 12657 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12658 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12663 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 12664 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12665 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12667 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12668 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12670 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12672 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12676 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12678 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12681 rx_24_fifo.rd_addr[8]
.sym 12686 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12688 rx_24_fifo.rd_addr[0]
.sym 12690 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12698 rx_24_fifo.rd_addr[8]
.sym 12699 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12703 rx_24_fifo.rd_addr[0]
.sym 12710 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 12714 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12720 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12721 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12726 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12727 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12728 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12729 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12732 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12738 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12741 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12742 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12743 r_counter_$glb_clk
.sym 12744 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12746 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 12747 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 12748 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12749 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12750 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12751 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12752 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12757 w_rx_24_fifo_data[26]
.sym 12760 rx_24_fifo.wr_addr[5]
.sym 12761 rx_24_fifo.rd_addr[0]
.sym 12763 rx_24_fifo.rd_addr[8]
.sym 12764 $PACKER_VCC_NET
.sym 12765 rx_24_fifo.rd_addr[5]
.sym 12767 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 12768 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12769 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 12770 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12771 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 12772 rx_24_fifo.rd_addr[5]
.sym 12774 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12775 rx_24_fifo.wr_addr[5]
.sym 12778 rx_24_fifo.rd_addr[7]
.sym 12779 rx_24_fifo.rd_addr[3]
.sym 12786 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 12789 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12790 smi_ctrl_ins.int_cnt_24[3]
.sym 12791 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 12792 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12793 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 12794 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 12795 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 12798 rx_24_fifo.mem_i.0.0_RDATA_2[0]
.sym 12799 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12800 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12804 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12807 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 12809 w_rx_24_fifo_pull
.sym 12811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12813 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12815 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12816 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 12817 i_rst_b$SB_IO_IN
.sym 12819 i_rst_b$SB_IO_IN
.sym 12820 w_rx_24_fifo_pull
.sym 12825 rx_24_fifo.mem_i.0.0_RDATA_2[0]
.sym 12826 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 12827 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 12828 smi_ctrl_ins.int_cnt_24[3]
.sym 12832 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12838 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 12840 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12843 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12844 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 12845 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12846 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12851 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 12855 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12856 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 12857 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 12858 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 12862 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12865 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12866 lvds_clock_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 12869 rx_24_fifo.wr_addr_gray_rd[4]
.sym 12870 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12871 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 12872 rx_24_fifo.wr_addr_gray_rd[3]
.sym 12873 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 12874 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 12875 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12880 w_rx_24_fifo_pull
.sym 12882 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 12885 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12887 w_debug_fifo_push
.sym 12888 w_smi_data_output[5]
.sym 12889 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 12890 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 12891 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 12892 rx_24_fifo.wr_addr[6]
.sym 12894 rx_24_fifo.wr_addr[8]
.sym 12896 rx_24_fifo.wr_addr[3]
.sym 12898 rx_24_fifo.wr_addr[7]
.sym 12900 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12902 rx_24_fifo.wr_addr[2]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12912 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12915 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12916 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12918 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 12919 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 12920 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12921 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12922 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12928 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 12936 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12940 w_rx_24_fifo_pull
.sym 12944 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 12948 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 12957 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12960 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12963 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12968 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12972 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 12973 w_rx_24_fifo_pull
.sym 12974 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12975 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12978 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12986 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12988 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12989 lvds_clock_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12991 rx_24_fifo.wr_addr_gray[4]
.sym 12992 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12993 rx_24_fifo.mem_i.0.0_WDATA_7
.sym 12994 rx_24_fifo.wr_addr_gray[7]
.sym 12995 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12996 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12997 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12998 rx_24_fifo.wr_addr[8]
.sym 13003 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13004 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 13007 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 13009 rx_24_fifo.wr_addr[4]
.sym 13011 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 13013 rx_24_fifo.wr_addr[6]
.sym 13018 i_smi_a3_SB_LUT4_I2_O[3]
.sym 13022 w_rx_24_fifo_push
.sym 13032 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13038 rx_24_fifo.wr_addr[5]
.sym 13041 rx_24_fifo.wr_addr[2]
.sym 13042 rx_24_fifo.wr_addr[4]
.sym 13044 rx_24_fifo.wr_addr[6]
.sym 13045 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13046 rx_24_fifo.wr_addr[3]
.sym 13047 rx_24_fifo.wr_addr[7]
.sym 13051 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13055 rx_24_fifo.wr_addr[8]
.sym 13064 $nextpnr_ICESTORM_LC_4$O
.sym 13067 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13070 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13072 rx_24_fifo.wr_addr[2]
.sym 13074 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13076 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13078 rx_24_fifo.wr_addr[3]
.sym 13080 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13082 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13085 rx_24_fifo.wr_addr[4]
.sym 13086 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13088 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13091 rx_24_fifo.wr_addr[5]
.sym 13092 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13094 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 13095 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13097 rx_24_fifo.wr_addr[6]
.sym 13098 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13100 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 13103 rx_24_fifo.wr_addr[7]
.sym 13104 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 13107 rx_24_fifo.wr_addr[8]
.sym 13110 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 13114 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13115 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 13116 w_smi_read_req
.sym 13117 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13119 rx_24_fifo.wr_addr_gray_rd[7]
.sym 13128 w_rx_24_fifo_data[21]
.sym 13130 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 13131 rx_24_fifo.wr_addr[8]
.sym 13134 $PACKER_VCC_NET
.sym 13137 rx_24_fifo.mem_i.0.0_WDATA_7
.sym 13143 $PACKER_VCC_NET
.sym 13144 i_smi_a3_SB_LUT4_I2_O[3]
.sym 13145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13147 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13148 i_rst_b$SB_IO_IN
.sym 13155 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13156 w_rx_24_fifo_data[17]
.sym 13159 rx_24_fifo.wr_addr_gray_rd[8]
.sym 13162 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 13169 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[6]
.sym 13170 rx_24_fifo.wr_addr[8]
.sym 13171 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13173 w_debug_fifo_push
.sym 13174 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13182 w_rx_24_fifo_push
.sym 13184 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 13188 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 13191 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 13200 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13201 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13202 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13203 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[6]
.sym 13214 rx_24_fifo.wr_addr[8]
.sym 13219 w_debug_fifo_push
.sym 13220 w_rx_24_fifo_data[17]
.sym 13221 w_rx_24_fifo_push
.sym 13224 w_debug_fifo_push
.sym 13231 rx_24_fifo.wr_addr_gray_rd[8]
.sym 13235 r_counter_$glb_clk
.sym 13238 i_smi_a3_SB_LUT4_I2_O[3]
.sym 13249 w_rx_24_fifo_empty
.sym 13251 rx_24_fifo.mem_i.0.0_WDATA_3
.sym 13255 $PACKER_VCC_NET
.sym 13260 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13263 w_tx_data_smi[2]
.sym 13266 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13267 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13269 w_tx_data_smi[0]
.sym 13271 i_rst_b$SB_IO_IN
.sym 13272 i_smi_a3_SB_LUT4_I2_O[3]
.sym 13282 w_rx_09_fifo_empty
.sym 13290 w_rx_24_fifo_empty
.sym 13305 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13306 w_rx_09_fifo_full
.sym 13307 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13311 w_rx_09_fifo_empty
.sym 13341 w_rx_24_fifo_empty
.sym 13355 w_rx_09_fifo_full
.sym 13357 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13358 r_counter_$glb_clk
.sym 13359 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13360 spi_if_ins.r_tx_byte[2]
.sym 13361 spi_if_ins.r_tx_byte[3]
.sym 13362 spi_if_ins.r_tx_byte[5]
.sym 13363 spi_if_ins.r_tx_byte[6]
.sym 13364 spi_if_ins.r_tx_byte[1]
.sym 13365 spi_if_ins.r_tx_byte[7]
.sym 13366 spi_if_ins.r_tx_byte[0]
.sym 13367 spi_if_ins.r_tx_byte[4]
.sym 13372 i_glob_clock$SB_IO_IN
.sym 13378 i_glob_clock$SB_IO_IN
.sym 13381 i_smi_a3_SB_LUT4_I2_O[3]
.sym 13384 w_tx_data_io[6]
.sym 13385 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13391 i_rst_b$SB_IO_IN
.sym 13402 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13403 r_tx_data_SB_DFFE_Q_E
.sym 13405 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13407 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13410 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 13418 w_tx_data_sys[0]
.sym 13424 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 13426 i_glob_clock$SB_IO_IN
.sym 13431 i_rst_b$SB_IO_IN
.sym 13440 i_rst_b$SB_IO_IN
.sym 13442 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 13453 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 13476 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13477 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13478 w_tx_data_sys[0]
.sym 13479 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13480 r_tx_data_SB_DFFE_Q_E
.sym 13481 i_glob_clock$SB_IO_IN
.sym 13483 r_tx_data[2]
.sym 13484 r_tx_data_SB_DFFE_Q_E
.sym 13485 r_tx_data[4]
.sym 13486 r_tx_data[5]
.sym 13487 r_tx_data[6]
.sym 13488 r_tx_data[3]
.sym 13489 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13490 r_tx_data[7]
.sym 13493 w_tx_data_sys[0]
.sym 13498 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13504 spi_if_ins.r_tx_byte[3]
.sym 13511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13518 r_tx_data_SB_DFFE_Q_E
.sym 13524 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 13525 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13526 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13528 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13529 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13530 w_tx_data_smi[1]
.sym 13532 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13533 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13536 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 13540 i_glob_clock$SB_IO_IN
.sym 13541 w_tx_data_smi[0]
.sym 13542 r_tx_data_SB_DFFE_Q_E
.sym 13544 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 13545 w_tx_data_io[1]
.sym 13546 w_tx_data_io[0]
.sym 13548 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13549 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13550 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13551 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 13553 i_rst_b$SB_IO_IN
.sym 13558 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13559 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13563 w_tx_data_smi[0]
.sym 13564 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13565 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13566 w_tx_data_io[0]
.sym 13569 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13570 w_tx_data_io[1]
.sym 13571 w_tx_data_smi[1]
.sym 13572 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13575 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 13576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 13577 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13578 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 13581 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 13582 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13587 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13588 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13590 i_rst_b$SB_IO_IN
.sym 13594 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13603 r_tx_data_SB_DFFE_Q_E
.sym 13604 i_glob_clock$SB_IO_IN
.sym 13605 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13606 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13607 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13608 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13609 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13610 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13611 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13612 w_cs[0]
.sym 13613 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13615 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 13618 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 13619 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13625 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13627 r_tx_data_SB_DFFE_Q_E
.sym 13628 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13629 $PACKER_VCC_NET
.sym 13631 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13632 w_tx_data_io[0]
.sym 13635 w_tx_data_io[4]
.sym 13636 $PACKER_VCC_NET
.sym 13637 w_tx_data_io[3]
.sym 13638 w_fetch
.sym 13639 i_rst_b$SB_IO_IN
.sym 13640 w_cs[1]
.sym 13647 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13650 spi_if_ins.state_if[0]
.sym 13651 spi_if_ins.state_if[1]
.sym 13653 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13654 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13655 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13658 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13662 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13667 i_rst_b$SB_IO_IN
.sym 13668 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13676 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13678 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13680 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13687 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13688 spi_if_ins.state_if[0]
.sym 13689 spi_if_ins.state_if[1]
.sym 13692 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13693 spi_if_ins.state_if[0]
.sym 13694 spi_if_ins.state_if[1]
.sym 13698 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13699 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13700 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13704 spi_if_ins.state_if[1]
.sym 13705 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13706 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13707 spi_if_ins.state_if[0]
.sym 13710 spi_if_ins.state_if[0]
.sym 13711 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13713 spi_if_ins.state_if[1]
.sym 13716 i_rst_b$SB_IO_IN
.sym 13717 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13718 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13719 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13723 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13725 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13726 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13729 w_ioc[0]
.sym 13730 w_ioc[2]
.sym 13731 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13732 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13733 w_ioc[3]
.sym 13734 w_ioc[1]
.sym 13735 w_ioc[4]
.sym 13736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 13738 w_cs[2]
.sym 13744 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13746 w_cs[1]
.sym 13747 w_rx_data[2]
.sym 13749 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13751 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13753 i_rst_b$SB_IO_IN
.sym 13757 spi_if_ins.w_rx_data[4]
.sym 13760 w_tx_data_io[5]
.sym 13761 w_cs[0]
.sym 13762 i_rst_b$SB_IO_IN
.sym 13764 w_tx_data_io[7]
.sym 13770 w_load
.sym 13771 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13772 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13774 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13775 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 13777 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13778 w_fetch
.sym 13779 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13780 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13781 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 13782 spi_if_ins.state_if[1]
.sym 13784 w_cs[0]
.sym 13786 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13787 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13789 spi_if_ins.state_if[0]
.sym 13791 i_rst_b$SB_IO_IN
.sym 13792 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13799 i_rst_b$SB_IO_IN
.sym 13804 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13809 w_cs[0]
.sym 13810 w_load
.sym 13811 w_fetch
.sym 13812 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13815 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13816 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13817 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13818 i_rst_b$SB_IO_IN
.sym 13822 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 13827 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 13828 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 13830 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13833 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13836 i_rst_b$SB_IO_IN
.sym 13840 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13841 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13842 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 13845 spi_if_ins.state_if[0]
.sym 13847 spi_if_ins.state_if[1]
.sym 13849 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13851 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13852 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13853 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13854 w_tx_data_io[4]
.sym 13855 w_tx_data_io[3]
.sym 13856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13857 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 13858 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13876 w_tx_data_io[6]
.sym 13877 i_rst_b$SB_IO_IN
.sym 13878 w_rx_data[1]
.sym 13880 w_rx_data[0]
.sym 13882 w_rx_data[3]
.sym 13884 w_rx_data[6]
.sym 13887 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13893 o_led0$SB_IO_OUT
.sym 13895 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13896 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13897 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13899 w_ioc[4]
.sym 13900 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 13903 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 13904 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13905 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 13906 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13907 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 13909 w_load
.sym 13910 w_fetch
.sym 13911 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13912 w_cs[1]
.sym 13913 i_rst_b$SB_IO_IN
.sym 13917 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13921 w_cs[0]
.sym 13922 o_led1$SB_IO_OUT
.sym 13932 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 13933 o_led0$SB_IO_OUT
.sym 13934 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 13935 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13939 w_fetch
.sym 13940 w_load
.sym 13941 w_cs[1]
.sym 13944 w_cs[0]
.sym 13945 w_ioc[4]
.sym 13946 w_fetch
.sym 13950 o_led1$SB_IO_OUT
.sym 13951 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 13952 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13953 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 13957 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13958 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13963 w_fetch
.sym 13964 i_rst_b$SB_IO_IN
.sym 13965 w_cs[1]
.sym 13969 i_rst_b$SB_IO_IN
.sym 13970 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13971 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13973 r_counter_$glb_clk
.sym 13974 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13975 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13976 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13977 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13978 w_tx_data_io[5]
.sym 13979 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13980 w_tx_data_io[7]
.sym 13981 w_tx_data_io[6]
.sym 13982 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13984 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 13996 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14005 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14006 io_ctrl_ins.mixer_en_state
.sym 14008 o_shdn_rx_lna$SB_IO_OUT
.sym 14016 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14018 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 14019 o_shdn_rx_lna$SB_IO_OUT
.sym 14021 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14022 io_ctrl_ins.mixer_en_state
.sym 14024 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14025 io_ctrl_ins.o_pmod[0]
.sym 14026 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 14029 io_ctrl_ins.pmod_dir_state[0]
.sym 14030 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14032 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 14034 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14037 i_rst_b$SB_IO_IN
.sym 14038 w_rx_data[1]
.sym 14040 w_rx_data[0]
.sym 14041 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 14043 io_ctrl_ins.debug_mode[1]
.sym 14044 io_ctrl_ins.debug_mode[0]
.sym 14049 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14050 i_rst_b$SB_IO_IN
.sym 14052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 14056 w_rx_data[1]
.sym 14061 io_ctrl_ins.debug_mode[1]
.sym 14062 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14063 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14064 o_shdn_rx_lna$SB_IO_OUT
.sym 14068 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 14073 io_ctrl_ins.o_pmod[0]
.sym 14074 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14075 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14076 io_ctrl_ins.debug_mode[0]
.sym 14081 w_rx_data[0]
.sym 14085 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 14086 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14087 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 14088 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14091 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14092 io_ctrl_ins.mixer_en_state
.sym 14093 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14094 io_ctrl_ins.pmod_dir_state[0]
.sym 14095 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14098 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14099 io_ctrl_ins.rf_mode[2]
.sym 14100 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 14101 io_ctrl_ins.debug_mode[1]
.sym 14102 io_ctrl_ins.debug_mode[0]
.sym 14103 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14104 io_ctrl_ins.rf_mode[0]
.sym 14105 io_ctrl_ins.rf_mode[1]
.sym 14111 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 14117 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14123 i_rst_b$SB_IO_IN
.sym 14149 w_rx_data[2]
.sym 14150 w_rx_data[1]
.sym 14152 w_rx_data[0]
.sym 14156 w_rx_data[6]
.sym 14166 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14175 w_rx_data[2]
.sym 14193 w_rx_data[1]
.sym 14205 w_rx_data[0]
.sym 14214 w_rx_data[6]
.sym 14218 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14219 r_counter_$glb_clk
.sym 14221 o_shdn_tx_lna$SB_IO_OUT
.sym 14224 io_ctrl_ins.mixer_en_state
.sym 14225 o_shdn_rx_lna$SB_IO_OUT
.sym 14230 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14233 o_led1$SB_IO_OUT
.sym 14234 io_ctrl_ins.rf_mode[0]
.sym 14238 io_ctrl_ins.rf_mode[1]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14252 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14273 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14277 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14280 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14282 i_rst_b$SB_IO_IN
.sym 14285 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 14295 i_rst_b$SB_IO_IN
.sym 14296 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 14326 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14333 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14341 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14342 r_counter_$glb_clk
.sym 14343 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14344 i_rst_b$SB_IO_IN
.sym 14359 o_shdn_tx_lna$SB_IO_OUT
.sym 14365 i_rst_b$SB_IO_IN
.sym 14371 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14388 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14412 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14418 i_rst_b_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$SB_IO_IN
.sym 14438 i_smi_a2$SB_IO_IN
.sym 14440 i_rst_b_SB_LUT4_I3_O
.sym 14443 w_smi_data_output[3]
.sym 14447 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14450 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14474 i_rst_b$SB_IO_IN
.sym 14476 i_smi_soe_se$SB_IO_IN
.sym 14478 i_smi_a2$SB_IO_IN
.sym 14487 i_smi_soe_se$SB_IO_IN
.sym 14491 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14495 w_rx_24_fifo_data[29]
.sym 14510 i_rst_b$SB_IO_IN
.sym 14513 w_rx_24_fifo_data[25]
.sym 14515 w_rx_24_fifo_data[27]
.sym 14525 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14528 w_rx_24_fifo_data[27]
.sym 14534 i_rst_b$SB_IO_IN
.sym 14544 i_smi_soe_se$SB_IO_IN
.sym 14546 i_rst_b$SB_IO_IN
.sym 14550 w_rx_24_fifo_data[25]
.sym 14551 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14561 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14562 w_rx_24_fifo_data[29]
.sym 14565 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 14566 lvds_clock_$glb_clk
.sym 14567 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 14572 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 14573 rx_24_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 14574 rx_24_fifo.rd_addr_gray[5]
.sym 14575 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14576 rx_24_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 14577 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14578 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 14579 rx_24_fifo.rd_addr_gray[0]
.sym 14590 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14603 w_rx_24_fifo_data[31]
.sym 14611 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14624 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 14625 w_rx_24_fifo_data[29]
.sym 14627 w_rx_24_fifo_push
.sym 14629 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14632 rx_24_fifo.rd_addr_gray[2]
.sym 14634 rx_24_fifo.rd_addr[4]
.sym 14650 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14651 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14652 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14654 rx_24_fifo.rd_addr[1]
.sym 14655 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 14656 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14657 rx_24_fifo.wr_addr_gray_rd[0]
.sym 14658 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14662 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14666 rx_24_fifo.rd_addr[0]
.sym 14667 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14669 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14671 rx_24_fifo.wr_addr_gray_rd[4]
.sym 14677 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 14678 rx_24_fifo.wr_addr_gray[0]
.sym 14682 rx_24_fifo.wr_addr_gray[0]
.sym 14691 rx_24_fifo.wr_addr_gray_rd[4]
.sym 14696 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14697 rx_24_fifo.rd_addr[0]
.sym 14700 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14701 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14703 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14709 rx_24_fifo.wr_addr_gray_rd[0]
.sym 14714 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14715 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14719 rx_24_fifo.rd_addr[0]
.sym 14720 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14721 rx_24_fifo.rd_addr[1]
.sym 14724 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14725 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 14726 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 14727 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14729 r_counter_$glb_clk
.sym 14731 rx_24_fifo.rd_addr_gray_wr[2]
.sym 14732 rx_24_fifo.rd_addr_gray_wr[1]
.sym 14733 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 14734 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 14735 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 14736 rx_24_fifo.rd_addr_gray_wr[3]
.sym 14737 rx_24_fifo.rd_addr_gray_wr[5]
.sym 14738 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 14752 rx_24_fifo.rd_addr[5]
.sym 14756 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14757 rx_24_fifo.wr_addr_gray_rd[4]
.sym 14761 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 14777 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14787 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14790 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14792 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14797 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14798 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14799 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14802 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14806 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14812 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14817 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14819 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14826 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14832 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14838 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14842 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14848 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14851 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14852 r_counter_$glb_clk
.sym 14853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14854 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 14855 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14856 rx_24_fifo.wr_addr_gray[5]
.sym 14857 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14858 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14859 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 14860 rx_24_fifo.wr_addr_gray[6]
.sym 14861 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 14866 rx_24_fifo.wr_addr[7]
.sym 14868 rx_24_fifo.rd_addr[1]
.sym 14869 rx_24_fifo.wr_addr[2]
.sym 14870 rx_24_fifo.rd_addr[4]
.sym 14873 rx_24_fifo.wr_addr[3]
.sym 14874 rx_24_fifo.wr_addr[6]
.sym 14876 rx_24_fifo.wr_addr[8]
.sym 14877 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 14880 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 14882 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14883 rx_24_fifo.rd_addr[6]
.sym 14887 rx_24_fifo.rd_addr[2]
.sym 14888 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14889 rx_24_fifo.rd_addr[3]
.sym 14900 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 14902 rx_24_fifo.wr_addr[5]
.sym 14908 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 14911 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 14912 rx_24_fifo.wr_addr[2]
.sym 14921 rx_24_fifo.wr_addr[4]
.sym 14923 rx_24_fifo.wr_addr[6]
.sym 14925 rx_24_fifo.wr_addr[3]
.sym 14926 rx_24_fifo.wr_addr[7]
.sym 14927 $nextpnr_ICESTORM_LC_1$O
.sym 14929 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 14933 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 14935 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 14937 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 14939 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 14941 rx_24_fifo.wr_addr[2]
.sym 14943 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 14945 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 14948 rx_24_fifo.wr_addr[3]
.sym 14949 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 14951 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 14953 rx_24_fifo.wr_addr[4]
.sym 14955 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 14957 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 14960 rx_24_fifo.wr_addr[5]
.sym 14961 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 14963 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 14965 rx_24_fifo.wr_addr[6]
.sym 14967 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 14969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 14971 rx_24_fifo.wr_addr[7]
.sym 14973 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 14977 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14978 w_rx_24_fifo_full
.sym 14979 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14980 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 14981 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14982 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 14983 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 14984 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14989 rx_24_fifo.rd_addr[7]
.sym 14991 w_rx_24_fifo_push
.sym 14993 i_smi_a3_SB_LUT4_I2_O[3]
.sym 14995 rx_24_fifo.rd_addr[5]
.sym 14998 rx_24_fifo.rd_addr[2]
.sym 14999 rx_24_fifo.rd_addr[8]
.sym 15000 rx_24_fifo.rd_addr[3]
.sym 15002 rx_24_fifo.rd_addr_gray_wr[2]
.sym 15004 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15005 w_smi_read_req
.sym 15006 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15010 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 15011 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 15018 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 15020 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 15021 rx_24_fifo.wr_addr_gray[3]
.sym 15024 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 15025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15026 rx_24_fifo.wr_addr_gray[4]
.sym 15029 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 15030 rx_24_fifo.wr_addr_gray_rd[3]
.sym 15033 rx_24_fifo.wr_addr[8]
.sym 15037 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15041 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15042 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15053 rx_24_fifo.wr_addr[8]
.sym 15054 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 15057 rx_24_fifo.wr_addr_gray[4]
.sym 15063 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 15066 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15071 rx_24_fifo.wr_addr_gray_rd[3]
.sym 15078 rx_24_fifo.wr_addr_gray[3]
.sym 15081 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15082 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 15083 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15084 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 15090 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15094 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 15095 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15098 r_counter_$glb_clk
.sym 15100 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15101 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15102 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 15103 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15104 rx_24_fifo.rd_addr_gray_wr[8]
.sym 15105 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15106 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15107 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 15111 i_rst_b$SB_IO_IN
.sym 15114 $PACKER_VCC_NET
.sym 15120 rx_24_fifo.rd_addr[6]
.sym 15121 w_rx_24_fifo_full
.sym 15125 w_rx_24_fifo_push
.sym 15126 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 15130 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15132 w_rx_data[2]
.sym 15141 w_rx_24_fifo_push
.sym 15142 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 15143 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15144 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15147 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15148 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15149 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 15150 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 15152 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15153 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15154 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15155 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 15157 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15158 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15160 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 15162 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15163 w_debug_fifo_push
.sym 15164 w_rx_24_fifo_data[16]
.sym 15165 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15167 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15168 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 15177 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 15180 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15181 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 15182 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 15183 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15186 w_rx_24_fifo_push
.sym 15188 w_debug_fifo_push
.sym 15189 w_rx_24_fifo_data[16]
.sym 15194 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15198 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15199 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 15201 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15204 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15205 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15206 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15207 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15210 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15211 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15212 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15213 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15216 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 15220 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 15221 lvds_clock_$glb_clk
.sym 15222 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15229 w_tx_data_smi[3]
.sym 15230 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 15236 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 15237 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15239 rx_24_fifo.rd_addr[7]
.sym 15244 rx_24_fifo.wr_addr[5]
.sym 15245 w_rx_24_fifo_push
.sym 15246 w_rx_24_fifo_data[19]
.sym 15252 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15253 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15269 w_rx_24_fifo_empty
.sym 15273 i_smi_a3_SB_LUT4_I2_O[3]
.sym 15275 rx_24_fifo.wr_addr_gray[7]
.sym 15279 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 15280 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 15283 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15284 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 15285 w_rx_24_fifo_push
.sym 15287 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 15293 w_rx_09_fifo_empty
.sym 15297 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 15298 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15303 w_rx_24_fifo_push
.sym 15304 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 15305 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 15309 w_rx_09_fifo_empty
.sym 15311 i_smi_a3_SB_LUT4_I2_O[3]
.sym 15312 w_rx_24_fifo_empty
.sym 15316 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 15318 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 15330 rx_24_fifo.wr_addr_gray[7]
.sym 15344 r_counter_$glb_clk
.sym 15347 spi_if_ins.r_tx_byte[7]
.sym 15348 spi_if_ins.r_tx_data_valid
.sym 15350 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15353 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15358 int_miso
.sym 15369 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15378 w_tx_data_smi[3]
.sym 15379 w_rx_09_fifo_empty
.sym 15404 w_rx_data[2]
.sym 15414 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 15426 w_rx_data[2]
.sym 15466 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15469 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15470 spi_if_ins.spi.r_tx_byte[2]
.sym 15472 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15473 spi_if_ins.spi.r_tx_byte[1]
.sym 15475 spi_if_ins.spi.r_tx_byte[5]
.sym 15476 spi_if_ins.spi.r_tx_byte[6]
.sym 15482 w_rx_24_fifo_push
.sym 15484 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15494 w_cs[3]
.sym 15498 w_cs[1]
.sym 15500 r_tx_data_SB_DFFE_Q_E
.sym 15501 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 15504 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15512 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15517 r_tx_data[0]
.sym 15518 r_tx_data[2]
.sym 15520 r_tx_data[4]
.sym 15521 r_tx_data[5]
.sym 15522 r_tx_data[6]
.sym 15523 r_tx_data[3]
.sym 15525 r_tx_data[7]
.sym 15528 r_tx_data[1]
.sym 15544 r_tx_data[2]
.sym 15552 r_tx_data[3]
.sym 15555 r_tx_data[5]
.sym 15563 r_tx_data[6]
.sym 15567 r_tx_data[1]
.sym 15576 r_tx_data[7]
.sym 15582 r_tx_data[0]
.sym 15585 r_tx_data[4]
.sym 15589 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15592 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15593 spi_if_ins.w_rx_data[6]
.sym 15594 spi_if_ins.w_rx_data[5]
.sym 15595 spi_if_ins.w_rx_data[4]
.sym 15596 spi_if_ins.w_rx_data[0]
.sym 15597 spi_if_ins.w_rx_data[3]
.sym 15598 spi_if_ins.w_rx_data[2]
.sym 15616 w_rx_data[2]
.sym 15617 spi_if_ins.w_rx_data[0]
.sym 15619 spi_if_ins.w_rx_data[1]
.sym 15620 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15621 spi_if_ins.w_rx_data[2]
.sym 15624 w_rx_data[1]
.sym 15626 w_rx_data[0]
.sym 15633 i_glob_clock$SB_IO_IN
.sym 15634 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15635 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15636 w_tx_data_smi[2]
.sym 15637 w_tx_data_io[6]
.sym 15639 w_tx_data_io[5]
.sym 15641 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15642 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15643 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 15644 w_tx_data_io[7]
.sym 15645 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15646 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15648 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15650 w_tx_data_smi[3]
.sym 15652 w_tx_data_io[3]
.sym 15656 i_rst_b$SB_IO_IN
.sym 15658 w_tx_data_io[4]
.sym 15659 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15660 r_tx_data_SB_DFFE_Q_E
.sym 15662 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15664 i_rst_b$SB_IO_IN
.sym 15667 w_tx_data_smi[2]
.sym 15668 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15669 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15672 i_rst_b$SB_IO_IN
.sym 15674 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 15678 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15680 w_tx_data_io[4]
.sym 15685 w_tx_data_io[5]
.sym 15686 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15687 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15690 w_tx_data_io[6]
.sym 15691 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15696 w_tx_data_io[3]
.sym 15697 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15698 w_tx_data_smi[3]
.sym 15699 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15702 i_rst_b$SB_IO_IN
.sym 15703 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15704 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15705 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15709 w_tx_data_io[7]
.sym 15710 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15711 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15712 r_tx_data_SB_DFFE_Q_E
.sym 15713 i_glob_clock$SB_IO_IN
.sym 15714 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15715 w_rx_data[5]
.sym 15716 w_rx_data[3]
.sym 15717 w_rx_data[1]
.sym 15718 w_rx_data[0]
.sym 15719 w_rx_data[4]
.sym 15720 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15721 w_rx_data[2]
.sym 15722 w_rx_data[6]
.sym 15730 spi_if_ins.w_rx_data[4]
.sym 15731 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15732 w_tx_data_io[7]
.sym 15733 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15734 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15735 w_tx_data_io[5]
.sym 15737 i_glob_clock$SB_IO_IN
.sym 15739 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15741 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 15745 spi_if_ins.w_rx_data[3]
.sym 15747 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15748 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 15756 w_fetch
.sym 15758 w_cs[2]
.sym 15761 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15762 w_cs[1]
.sym 15764 w_cs[3]
.sym 15766 w_cs[2]
.sym 15768 w_cs[1]
.sym 15769 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15772 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15773 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 15774 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15776 i_rst_b$SB_IO_IN
.sym 15778 w_cs[0]
.sym 15779 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15781 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15783 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15784 w_tx_data_io[2]
.sym 15785 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15787 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15789 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15790 w_tx_data_io[2]
.sym 15791 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15795 w_cs[2]
.sym 15796 w_cs[0]
.sym 15797 w_cs[3]
.sym 15798 w_cs[1]
.sym 15801 w_cs[0]
.sym 15802 w_cs[3]
.sym 15803 w_cs[2]
.sym 15804 w_cs[1]
.sym 15807 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15809 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15810 i_rst_b$SB_IO_IN
.sym 15813 w_fetch
.sym 15814 w_cs[2]
.sym 15815 i_rst_b$SB_IO_IN
.sym 15816 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 15819 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15820 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15822 i_rst_b$SB_IO_IN
.sym 15825 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15832 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15834 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15836 r_counter_$glb_clk
.sym 15838 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15839 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 15840 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15841 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15842 w_tx_data_io[2]
.sym 15844 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 15853 w_rx_data[0]
.sym 15855 w_rx_data[6]
.sym 15857 w_cs[2]
.sym 15859 w_rx_data[3]
.sym 15861 w_rx_data[1]
.sym 15863 i_button$SB_IO_IN
.sym 15869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15870 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15871 w_cs[0]
.sym 15884 w_ioc[1]
.sym 15887 spi_if_ins.w_rx_data[0]
.sym 15888 w_ioc[2]
.sym 15889 spi_if_ins.w_rx_data[1]
.sym 15890 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15891 spi_if_ins.w_rx_data[2]
.sym 15899 w_ioc[3]
.sym 15900 spi_if_ins.w_rx_data[4]
.sym 15905 spi_if_ins.w_rx_data[3]
.sym 15909 w_ioc[4]
.sym 15913 spi_if_ins.w_rx_data[0]
.sym 15918 spi_if_ins.w_rx_data[2]
.sym 15924 w_ioc[3]
.sym 15926 w_ioc[2]
.sym 15930 w_ioc[1]
.sym 15931 w_ioc[2]
.sym 15932 w_ioc[4]
.sym 15933 w_ioc[3]
.sym 15939 spi_if_ins.w_rx_data[3]
.sym 15942 spi_if_ins.w_rx_data[1]
.sym 15949 spi_if_ins.w_rx_data[4]
.sym 15954 w_ioc[1]
.sym 15955 w_ioc[2]
.sym 15957 w_ioc[3]
.sym 15958 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.pmod_dir_state[3]
.sym 15962 io_ctrl_ins.pmod_dir_state[4]
.sym 15963 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15965 io_ctrl_ins.pmod_dir_state[7]
.sym 15966 io_ctrl_ins.pmod_dir_state[2]
.sym 15967 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 15968 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 15974 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 15985 o_tr_vc1_b$SB_IO_OUT
.sym 15988 w_rx_data[4]
.sym 15989 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15990 o_tr_vc1$SB_IO_OUT
.sym 15992 w_rx_data[5]
.sym 15996 o_tr_vc2$SB_IO_OUT
.sym 16003 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 16004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16007 w_ioc[1]
.sym 16008 w_ioc[4]
.sym 16009 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 16010 w_ioc[0]
.sym 16012 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16013 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 16015 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 16017 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16018 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16019 io_ctrl_ins.pmod_dir_state[4]
.sym 16021 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16026 io_ctrl_ins.pmod_dir_state[3]
.sym 16027 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16028 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16031 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16035 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16036 w_ioc[1]
.sym 16037 w_ioc[4]
.sym 16038 w_ioc[0]
.sym 16041 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 16042 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16043 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16044 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16047 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16048 io_ctrl_ins.pmod_dir_state[4]
.sym 16049 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16050 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16053 io_ctrl_ins.pmod_dir_state[3]
.sym 16054 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16055 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16056 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16060 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 16061 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 16062 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 16065 w_ioc[0]
.sym 16066 w_ioc[4]
.sym 16067 w_ioc[1]
.sym 16068 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16071 w_ioc[4]
.sym 16072 w_ioc[0]
.sym 16074 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 16081 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16082 r_counter_$glb_clk
.sym 16083 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16084 i_button_SB_LUT4_I1_O[1]
.sym 16085 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16086 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16087 i_button_SB_LUT4_I1_O[0]
.sym 16088 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 16089 io_ctrl_ins.pmod_dir_state[5]
.sym 16090 io_ctrl_ins.pmod_dir_state[6]
.sym 16091 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16096 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16100 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16104 w_cs[1]
.sym 16108 o_shdn_tx_lna$SB_IO_OUT
.sym 16112 w_rx_data[1]
.sym 16114 w_rx_data[0]
.sym 16116 w_rx_data[2]
.sym 16126 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16127 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16131 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16132 io_ctrl_ins.rf_mode[1]
.sym 16133 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16134 i_rst_b$SB_IO_IN
.sym 16137 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 16138 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16141 i_button_SB_LUT4_I1_O[1]
.sym 16142 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16143 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16144 i_button_SB_LUT4_I1_O[0]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 16151 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16152 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16153 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 16156 o_tr_vc2$SB_IO_OUT
.sym 16158 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16161 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16164 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16167 i_rst_b$SB_IO_IN
.sym 16170 i_rst_b$SB_IO_IN
.sym 16171 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16172 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16176 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 16178 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16182 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16183 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16189 i_button_SB_LUT4_I1_O[1]
.sym 16190 i_button_SB_LUT4_I1_O[0]
.sym 16196 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16197 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 16200 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16201 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16202 io_ctrl_ins.rf_mode[1]
.sym 16203 o_tr_vc2$SB_IO_OUT
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 16208 o_led0$SB_IO_OUT
.sym 16209 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16211 o_led1$SB_IO_OUT
.sym 16215 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16219 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16224 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16230 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16231 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 16235 io_ctrl_ins.rf_mode[0]
.sym 16240 i_config[3]$SB_IO_IN
.sym 16251 w_rx_data[1]
.sym 16253 w_rx_data[0]
.sym 16255 w_rx_data[3]
.sym 16258 w_rx_data[4]
.sym 16264 i_rst_b$SB_IO_IN
.sym 16265 io_ctrl_ins.rf_mode[2]
.sym 16266 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 16267 io_ctrl_ins.debug_mode[1]
.sym 16268 io_ctrl_ins.debug_mode[0]
.sym 16271 io_ctrl_ins.rf_mode[1]
.sym 16275 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16276 w_rx_data[2]
.sym 16281 io_ctrl_ins.debug_mode[0]
.sym 16282 io_ctrl_ins.debug_mode[1]
.sym 16289 w_rx_data[4]
.sym 16293 i_rst_b$SB_IO_IN
.sym 16294 io_ctrl_ins.rf_mode[1]
.sym 16295 io_ctrl_ins.debug_mode[0]
.sym 16296 io_ctrl_ins.rf_mode[2]
.sym 16301 w_rx_data[1]
.sym 16308 w_rx_data[0]
.sym 16313 io_ctrl_ins.debug_mode[1]
.sym 16314 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 16320 w_rx_data[2]
.sym 16323 w_rx_data[3]
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16328 r_counter_$glb_clk
.sym 16329 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16342 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16344 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16346 io_ctrl_ins.rf_mode[2]
.sym 16350 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 16351 o_led0$SB_IO_OUT
.sym 16362 i_button$SB_IO_IN
.sym 16372 io_ctrl_ins.rf_mode[2]
.sym 16379 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16386 io_ctrl_ins.rf_mode[1]
.sym 16387 io_ctrl_ins.rf_pin_state[2]
.sym 16390 io_ctrl_ins.rf_pin_state[1]
.sym 16398 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16400 io_ctrl_ins.rf_pin_state[0]
.sym 16404 io_ctrl_ins.rf_pin_state[2]
.sym 16405 io_ctrl_ins.rf_mode[2]
.sym 16406 io_ctrl_ins.rf_mode[1]
.sym 16407 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16422 io_ctrl_ins.rf_mode[2]
.sym 16423 io_ctrl_ins.rf_mode[1]
.sym 16424 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16425 io_ctrl_ins.rf_pin_state[0]
.sym 16428 io_ctrl_ins.rf_mode[1]
.sym 16429 io_ctrl_ins.rf_pin_state[1]
.sym 16431 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16450 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16451 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16515 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16602 rx_24_fifo.rd_addr_gray[0]
.sym 16625 rx_24_fifo.rd_addr_gray_wr[0]
.sym 16648 rx_24_fifo.rd_addr_gray_wr[0]
.sym 16667 rx_24_fifo.rd_addr_gray[0]
.sym 16675 lvds_clock_$glb_clk
.sym 16681 rx_24_fifo.wr_addr_gray_rd[2]
.sym 16683 rx_24_fifo.mem_i.0.1_WDATA_6
.sym 16684 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 16686 rx_24_fifo.mem_i.0.1_WDATA
.sym 16688 rx_24_fifo.mem_i.0.1_WDATA_1
.sym 16701 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16723 i_sck$SB_IO_IN
.sym 16726 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16733 w_rx_24_fifo_empty
.sym 16735 w_smi_data_output[4]
.sym 16738 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16740 w_rx_24_fifo_push
.sym 16741 w_rx_24_fifo_data[24]
.sym 16742 w_debug_fifo_push
.sym 16743 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 16747 rx_24_fifo.wr_addr_gray[2]
.sym 16759 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16760 rx_24_fifo.rd_addr[5]
.sym 16761 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16767 rx_24_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 16768 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16772 rx_24_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 16775 rx_24_fifo.rd_addr[4]
.sym 16776 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16778 rx_24_fifo.rd_addr[6]
.sym 16779 rx_24_fifo.rd_addr[1]
.sym 16780 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16781 rx_24_fifo.rd_addr[3]
.sym 16783 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16784 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 16785 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 16786 rx_24_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 16788 rx_24_fifo.rd_addr[2]
.sym 16789 w_rx_24_fifo_empty
.sym 16792 rx_24_fifo.rd_addr[3]
.sym 16794 rx_24_fifo.rd_addr[4]
.sym 16797 rx_24_fifo.rd_addr[1]
.sym 16799 rx_24_fifo.rd_addr[2]
.sym 16800 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16805 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16809 rx_24_fifo.rd_addr[4]
.sym 16811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16816 rx_24_fifo.rd_addr[3]
.sym 16817 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 16818 rx_24_fifo.rd_addr[2]
.sym 16821 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16822 rx_24_fifo.rd_addr[6]
.sym 16823 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 16824 rx_24_fifo.rd_addr[5]
.sym 16827 rx_24_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 16828 rx_24_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 16829 w_rx_24_fifo_empty
.sym 16830 rx_24_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 16833 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16837 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16838 r_counter_$glb_clk
.sym 16839 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16840 rx_24_fifo.mem_i.0.1_WDATA_2
.sym 16841 rx_24_fifo.wr_addr_gray_rd[6]
.sym 16842 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 16843 rx_24_fifo.wr_addr_gray_rd[5]
.sym 16844 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 16845 rx_24_fifo.mem_i.0.1_WDATA_5
.sym 16846 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16847 rx_24_fifo.mem_i.0.1_WDATA_7
.sym 16856 w_rx_24_fifo_data[31]
.sym 16867 o_miso_$_TBUF__Y_E
.sym 16870 w_rx_24_fifo_data[27]
.sym 16881 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 16883 rx_24_fifo.rd_addr_gray[3]
.sym 16884 rx_24_fifo.rd_addr_gray[1]
.sym 16885 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16886 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16887 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 16889 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 16890 rx_24_fifo.rd_addr_gray[2]
.sym 16891 rx_24_fifo.rd_addr_gray[5]
.sym 16901 rx_24_fifo.rd_addr[7]
.sym 16904 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 16906 rx_24_fifo.rd_addr_gray_wr[1]
.sym 16907 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16911 rx_24_fifo.rd_addr_gray_wr[5]
.sym 16914 rx_24_fifo.rd_addr_gray[2]
.sym 16920 rx_24_fifo.rd_addr_gray[1]
.sym 16926 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 16927 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 16928 rx_24_fifo.rd_addr[7]
.sym 16929 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 16935 rx_24_fifo.rd_addr_gray_wr[1]
.sym 16939 rx_24_fifo.rd_addr_gray_wr[5]
.sym 16945 rx_24_fifo.rd_addr_gray[3]
.sym 16951 rx_24_fifo.rd_addr_gray[5]
.sym 16956 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16957 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 16958 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16959 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16961 lvds_clock_$glb_clk
.sym 16963 rx_24_fifo.mem_i.0.0_WDATA_4
.sym 16964 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 16965 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 16966 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 16967 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 16968 rx_24_fifo.wr_addr_gray[2]
.sym 16969 rx_24_fifo.mem_i.0.0_WDATA
.sym 16970 rx_24_fifo.mem_i.0.1_WDATA_3
.sym 16975 rx_24_fifo.rd_addr_gray_wr[2]
.sym 16976 rx_24_fifo.mem_i.0.1_WDATA_4
.sym 16978 w_rx_24_fifo_data[29]
.sym 16981 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 16982 w_smi_read_req
.sym 16983 w_rx_24_fifo_push
.sym 16985 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 16992 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 16993 $PACKER_VCC_NET
.sym 16994 rx_24_fifo.rd_addr_gray_wr[3]
.sym 16996 w_rx_24_fifo_data[18]
.sym 16998 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 17004 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 17006 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 17007 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17008 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 17009 rx_24_fifo.rd_addr[8]
.sym 17010 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17014 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17015 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17017 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 17022 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 17023 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 17026 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 17028 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 17029 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 17030 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17031 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17032 rx_24_fifo.rd_addr[6]
.sym 17037 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 17038 rx_24_fifo.rd_addr[6]
.sym 17044 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 17046 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17049 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 17051 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17055 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17056 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17061 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 17062 rx_24_fifo.rd_addr[8]
.sym 17063 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 17064 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 17067 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 17068 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 17069 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17070 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17075 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 17079 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17080 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 17083 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17084 lvds_clock_$glb_clk
.sym 17085 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17087 $PACKER_VCC_NET
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 rx_24_fifo.mem_i.0.0_WDATA_6
.sym 17090 rx_24_fifo.mem_i.0.0_WDATA_2
.sym 17091 rx_24_fifo.mem_i.0.0_WDATA_5
.sym 17092 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17098 rx_24_fifo.mem_i.0.0_RDATA_1[1]
.sym 17100 w_rx_24_fifo_data[23]
.sym 17102 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 17106 rx_24_fifo.rd_addr[4]
.sym 17113 spi_if_ins.spi.SCKr[1]
.sym 17115 i_sck$SB_IO_IN
.sym 17118 rx_24_fifo.rd_addr[8]
.sym 17120 w_rx_24_fifo_full
.sym 17127 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17128 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17129 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17131 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17132 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 17133 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17134 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 17135 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 17136 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17137 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 17138 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 17140 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 17141 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17142 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17144 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17145 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17148 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 17149 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17150 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17151 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17152 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 17153 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 17155 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17156 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17157 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17158 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 17160 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17161 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17162 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17163 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 17166 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17167 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17168 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17169 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17172 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 17173 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 17174 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 17175 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 17178 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17179 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17180 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 17181 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 17184 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17186 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17187 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17190 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 17191 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17192 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17193 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 17197 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17199 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 17202 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 17204 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 17205 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17207 lvds_clock_$glb_clk
.sym 17208 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17213 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17214 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17215 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17216 rx_24_fifo.mem_i.0.0_WDATA_1
.sym 17221 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 17223 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 17225 w_rx_24_fifo_data[20]
.sym 17230 $PACKER_VCC_NET
.sym 17232 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17233 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17236 w_rx_24_fifo_push
.sym 17238 w_debug_fifo_push
.sym 17242 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17243 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17250 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17251 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17252 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 17253 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17255 w_rx_24_fifo_push
.sym 17257 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17259 w_rx_24_fifo_full
.sym 17261 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17262 rx_24_fifo.rd_addr_gray_wr[8]
.sym 17263 rx_24_fifo.rd_addr_gray_wr[2]
.sym 17264 rx_24_fifo.rd_addr_gray_wr[3]
.sym 17265 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17268 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 17273 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17274 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 17278 rx_24_fifo.rd_addr[8]
.sym 17280 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 17281 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 17284 rx_24_fifo.rd_addr_gray_wr[3]
.sym 17289 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 17290 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17291 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17292 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17295 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 17298 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 17301 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17302 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17303 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17304 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 17310 rx_24_fifo.rd_addr[8]
.sym 17314 rx_24_fifo.rd_addr_gray_wr[2]
.sym 17319 w_rx_24_fifo_full
.sym 17320 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 17321 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 17322 w_rx_24_fifo_push
.sym 17325 rx_24_fifo.rd_addr_gray_wr[8]
.sym 17330 lvds_clock_$glb_clk
.sym 17334 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17335 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17336 int_miso
.sym 17337 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17338 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17344 i_ss$SB_IO_IN
.sym 17346 rx_24_fifo.rd_addr[6]
.sym 17347 w_rx_24_fifo_pull
.sym 17350 rx_24_fifo.rd_addr[3]
.sym 17354 rx_24_fifo.rd_addr[2]
.sym 17365 spi_if_ins.r_tx_byte[7]
.sym 17367 o_miso_$_TBUF__Y_E
.sym 17375 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 17381 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 17384 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 17385 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17392 w_rx_24_fifo_full
.sym 17393 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17445 w_rx_24_fifo_full
.sym 17448 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 17449 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 17450 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17452 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 17453 r_counter_$glb_clk
.sym 17454 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17456 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17457 spi_if_ins.spi.r_tx_byte[7]
.sym 17458 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17459 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17460 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17461 spi_if_ins.spi.r_tx_byte[3]
.sym 17470 spi_if_ins.spi.SCKr[2]
.sym 17471 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 17473 i_ss$SB_IO_IN
.sym 17478 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17480 i_mosi$SB_IO_IN
.sym 17484 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17490 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17496 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17497 spi_if_ins.spi.r_tx_byte[2]
.sym 17498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17500 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17502 spi_if_ins.spi.r_tx_byte[5]
.sym 17505 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17507 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17508 spi_if_ins.spi.r_tx_byte[1]
.sym 17510 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17511 spi_if_ins.spi.r_tx_byte[6]
.sym 17515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17517 spi_if_ins.r_tx_byte[7]
.sym 17524 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17535 spi_if_ins.r_tx_byte[7]
.sym 17544 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17553 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17554 spi_if_ins.spi.r_tx_byte[1]
.sym 17555 spi_if_ins.spi.r_tx_byte[5]
.sym 17556 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17565 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17566 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17567 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17568 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17571 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17572 spi_if_ins.spi.r_tx_byte[6]
.sym 17573 spi_if_ins.spi.r_tx_byte[2]
.sym 17574 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17578 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17579 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17580 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17581 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17582 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17583 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17585 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17590 w_rx_09_fifo_data[0]
.sym 17592 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17596 i_ss$SB_IO_IN
.sym 17599 w_rx_24_fifo_push
.sym 17602 w_rx_data[5]
.sym 17603 i_sck$SB_IO_IN
.sym 17609 spi_if_ins.w_rx_data[6]
.sym 17610 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17611 spi_if_ins.w_rx_data[5]
.sym 17613 w_cs[2]
.sym 17623 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17625 spi_if_ins.r_tx_byte[0]
.sym 17627 spi_if_ins.r_tx_byte[2]
.sym 17629 spi_if_ins.r_tx_byte[5]
.sym 17630 spi_if_ins.r_tx_byte[6]
.sym 17631 spi_if_ins.r_tx_byte[1]
.sym 17634 spi_if_ins.r_tx_byte[4]
.sym 17646 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17652 spi_if_ins.r_tx_byte[0]
.sym 17660 spi_if_ins.r_tx_byte[2]
.sym 17671 spi_if_ins.r_tx_byte[4]
.sym 17677 spi_if_ins.r_tx_byte[1]
.sym 17689 spi_if_ins.r_tx_byte[5]
.sym 17697 spi_if_ins.r_tx_byte[6]
.sym 17698 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17702 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17703 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17706 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17707 spi_if_ins.spi.r3_rx_done
.sym 17720 i_sck$SB_IO_IN
.sym 17727 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17731 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17732 i_mosi$SB_IO_IN
.sym 17747 w_cs[3]
.sym 17751 w_cs[1]
.sym 17758 spi_if_ins.spi.r_rx_byte[4]
.sym 17759 spi_if_ins.spi.r_rx_byte[5]
.sym 17760 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17761 spi_if_ins.spi.r_rx_byte[0]
.sym 17763 spi_if_ins.spi.r_rx_byte[6]
.sym 17764 spi_if_ins.spi.r_rx_byte[3]
.sym 17770 spi_if_ins.spi.r_rx_byte[2]
.sym 17772 w_cs[0]
.sym 17773 w_cs[2]
.sym 17775 w_cs[1]
.sym 17776 w_cs[0]
.sym 17777 w_cs[2]
.sym 17778 w_cs[3]
.sym 17783 spi_if_ins.spi.r_rx_byte[6]
.sym 17790 spi_if_ins.spi.r_rx_byte[5]
.sym 17794 spi_if_ins.spi.r_rx_byte[4]
.sym 17802 spi_if_ins.spi.r_rx_byte[0]
.sym 17806 spi_if_ins.spi.r_rx_byte[3]
.sym 17812 spi_if_ins.spi.r_rx_byte[2]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 r_counter_$glb_clk
.sym 17824 spi_if_ins.spi.r_rx_byte[4]
.sym 17825 spi_if_ins.spi.r_rx_byte[5]
.sym 17826 spi_if_ins.spi.r_rx_byte[7]
.sym 17827 spi_if_ins.spi.r_rx_byte[0]
.sym 17828 spi_if_ins.spi.r_rx_byte[2]
.sym 17829 spi_if_ins.spi.r_rx_byte[6]
.sym 17830 spi_if_ins.spi.r_rx_byte[3]
.sym 17831 spi_if_ins.spi.r_rx_byte[1]
.sym 17837 w_cs[0]
.sym 17846 i_ss$SB_IO_IN
.sym 17847 spi_if_ins.spi.r2_rx_done
.sym 17850 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17852 w_rx_data[2]
.sym 17858 w_rx_data[3]
.sym 17865 w_cs[2]
.sym 17867 spi_if_ins.w_rx_data[5]
.sym 17868 w_cs[1]
.sym 17869 spi_if_ins.w_rx_data[0]
.sym 17870 spi_if_ins.w_rx_data[3]
.sym 17871 w_cs[0]
.sym 17872 w_cs[3]
.sym 17874 spi_if_ins.w_rx_data[6]
.sym 17876 spi_if_ins.w_rx_data[4]
.sym 17879 spi_if_ins.w_rx_data[2]
.sym 17880 spi_if_ins.w_rx_data[1]
.sym 17892 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17898 spi_if_ins.w_rx_data[5]
.sym 17906 spi_if_ins.w_rx_data[3]
.sym 17912 spi_if_ins.w_rx_data[1]
.sym 17917 spi_if_ins.w_rx_data[0]
.sym 17924 spi_if_ins.w_rx_data[4]
.sym 17928 w_cs[1]
.sym 17929 w_cs[2]
.sym 17930 w_cs[3]
.sym 17931 w_cs[0]
.sym 17935 spi_if_ins.w_rx_data[2]
.sym 17943 spi_if_ins.w_rx_data[6]
.sym 17944 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17945 r_counter_$glb_clk
.sym 17949 w_rx_data[7]
.sym 17959 w_rx_data[5]
.sym 17962 w_cs[1]
.sym 17963 w_rx_data[3]
.sym 17966 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17967 w_lvds_rx_09_d0
.sym 17968 w_cs[3]
.sym 17969 w_rx_data[4]
.sym 17972 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17975 i_config[2]$SB_IO_IN
.sym 17976 w_rx_data[4]
.sym 17978 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 17980 w_rx_data[2]
.sym 17982 w_rx_data[6]
.sym 17988 w_ioc[0]
.sym 17989 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 17990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 17992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 17993 w_ioc[1]
.sym 17994 w_ioc[4]
.sym 17995 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 17997 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 17998 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18002 w_ioc[4]
.sym 18003 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 18006 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18009 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18017 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18021 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 18022 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 18023 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18024 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18027 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18028 w_ioc[4]
.sym 18029 w_ioc[1]
.sym 18033 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 18035 w_ioc[4]
.sym 18040 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18057 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 18058 w_ioc[4]
.sym 18059 w_ioc[0]
.sym 18060 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18068 r_counter_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 18070 io_ctrl_ins.o_pmod[3]
.sym 18071 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18072 io_ctrl_ins.o_pmod[4]
.sym 18075 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18076 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 18077 io_ctrl_ins.o_pmod[2]
.sym 18087 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 18093 spi_if_ins.w_rx_data[1]
.sym 18094 w_rx_data[5]
.sym 18097 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18116 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18121 w_rx_data[7]
.sym 18124 w_rx_data[2]
.sym 18125 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18127 w_ioc[0]
.sym 18129 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18130 w_rx_data[3]
.sym 18131 o_shdn_tx_lna$SB_IO_OUT
.sym 18132 w_ioc[1]
.sym 18136 w_rx_data[4]
.sym 18138 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18140 io_ctrl_ins.pmod_dir_state[2]
.sym 18141 w_ioc[4]
.sym 18142 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 18147 w_rx_data[3]
.sym 18153 w_rx_data[4]
.sym 18156 w_ioc[0]
.sym 18157 w_ioc[4]
.sym 18158 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18159 w_ioc[1]
.sym 18163 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18164 w_ioc[4]
.sym 18165 w_ioc[0]
.sym 18169 w_rx_data[7]
.sym 18177 w_rx_data[2]
.sym 18180 w_ioc[0]
.sym 18181 w_ioc[4]
.sym 18182 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 18186 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18187 io_ctrl_ins.pmod_dir_state[2]
.sym 18188 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18189 o_shdn_tx_lna$SB_IO_OUT
.sym 18190 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18195 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 18196 io_ctrl_ins.o_pmod[7]
.sym 18199 io_ctrl_ins.o_pmod[6]
.sym 18200 io_ctrl_ins.o_pmod[5]
.sym 18212 io_ctrl_ins.rf_mode[0]
.sym 18218 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18235 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18237 w_rx_data[5]
.sym 18238 o_tr_vc1_b$SB_IO_OUT
.sym 18239 io_ctrl_ins.pmod_dir_state[5]
.sym 18240 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 18242 i_button$SB_IO_IN
.sym 18243 o_tr_vc1$SB_IO_OUT
.sym 18244 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18245 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18246 io_ctrl_ins.pmod_dir_state[7]
.sym 18248 io_ctrl_ins.pmod_dir_state[6]
.sym 18251 io_ctrl_ins.rf_mode[2]
.sym 18252 w_rx_data[6]
.sym 18253 io_ctrl_ins.o_pmod[7]
.sym 18255 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18256 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18258 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18261 o_rx_h_tx_l$SB_IO_OUT
.sym 18263 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18264 io_ctrl_ins.o_pmod[6]
.sym 18267 o_rx_h_tx_l$SB_IO_OUT
.sym 18268 i_button$SB_IO_IN
.sym 18269 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18270 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18273 io_ctrl_ins.rf_mode[2]
.sym 18274 o_tr_vc1_b$SB_IO_OUT
.sym 18275 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18276 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18279 o_tr_vc1$SB_IO_OUT
.sym 18280 io_ctrl_ins.pmod_dir_state[5]
.sym 18281 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18282 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18285 io_ctrl_ins.o_pmod[7]
.sym 18286 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18287 io_ctrl_ins.pmod_dir_state[7]
.sym 18288 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 18291 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18292 io_ctrl_ins.pmod_dir_state[6]
.sym 18293 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 18294 io_ctrl_ins.o_pmod[6]
.sym 18299 w_rx_data[5]
.sym 18305 w_rx_data[6]
.sym 18311 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18312 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 18313 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18316 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18319 o_rx_h_tx_l$SB_IO_OUT
.sym 18322 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18340 o_led1$SB_IO_OUT
.sym 18349 i_config[1]$SB_IO_IN
.sym 18350 o_led0$SB_IO_OUT
.sym 18359 w_rx_data[0]
.sym 18365 w_rx_data[1]
.sym 18370 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18373 i_config[3]$SB_IO_IN
.sym 18375 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18378 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18381 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18397 w_rx_data[0]
.sym 18402 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18403 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18404 i_config[3]$SB_IO_IN
.sym 18405 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18417 w_rx_data[1]
.sym 18436 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18438 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18444 io_ctrl_ins.rf_pin_state[7]
.sym 18452 o_tr_vc1_b$SB_IO_OUT
.sym 18454 o_tr_vc1$SB_IO_OUT
.sym 18458 o_tr_vc2$SB_IO_OUT
.sym 18471 i_config[2]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$SB_IO_IN
.sym 18641 i_smi_a2$SB_IO_IN
.sym 18647 i_smi_a2$SB_IO_IN
.sym 18649 w_smi_data_output[4]
.sym 18655 i_smi_a2$SB_IO_IN
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_mosi$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18811 o_miso_$_TBUF__Y_E
.sym 18845 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 18848 w_debug_fifo_push
.sym 18850 rx_24_fifo.mem_i.0.1_WDATA_1
.sym 18851 w_smi_data_output[5]
.sym 18855 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 18866 w_rx_24_fifo_data[28]
.sym 18881 w_rx_24_fifo_data[31]
.sym 18884 rx_24_fifo.wr_addr_gray[2]
.sym 18889 w_debug_fifo_push
.sym 18890 rx_24_fifo.wr_addr_gray_rd[2]
.sym 18892 w_rx_24_fifo_data[27]
.sym 18895 w_rx_24_fifo_push
.sym 18901 rx_24_fifo.wr_addr_gray[2]
.sym 18911 w_rx_24_fifo_data[28]
.sym 18913 w_rx_24_fifo_push
.sym 18914 w_debug_fifo_push
.sym 18917 rx_24_fifo.wr_addr_gray_rd[2]
.sym 18929 w_debug_fifo_push
.sym 18930 w_rx_24_fifo_data[31]
.sym 18932 w_rx_24_fifo_push
.sym 18941 w_rx_24_fifo_data[27]
.sym 18943 w_debug_fifo_push
.sym 18944 w_rx_24_fifo_push
.sym 18946 r_counter_$glb_clk
.sym 18948 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 18950 rx_24_fifo.mem_i.0.0_RDATA_6[1]
.sym 18952 rx_24_fifo.mem_i.0.0_RDATA_5[1]
.sym 18954 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 18960 w_rx_24_fifo_data[28]
.sym 18972 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 18974 $PACKER_VCC_NET
.sym 18975 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 18977 rx_24_fifo.wr_addr[4]
.sym 18979 rx_24_fifo.mem_i.0.1_WDATA
.sym 18980 $PACKER_VCC_NET
.sym 18981 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 18983 rx_24_fifo.wr_addr[4]
.sym 18989 w_rx_24_fifo_push
.sym 18990 w_rx_24_fifo_data[24]
.sym 18992 rx_24_fifo.wr_addr_gray_rd[5]
.sym 18995 w_rx_24_fifo_data[29]
.sym 18997 rx_24_fifo.wr_addr_gray_rd[1]
.sym 18998 rx_24_fifo.wr_addr_gray_rd[6]
.sym 19007 rx_24_fifo.wr_addr_gray[5]
.sym 19010 w_rx_24_fifo_data[26]
.sym 19013 w_debug_fifo_push
.sym 19019 rx_24_fifo.wr_addr_gray[6]
.sym 19022 w_rx_24_fifo_push
.sym 19024 w_rx_24_fifo_data[29]
.sym 19025 w_debug_fifo_push
.sym 19030 rx_24_fifo.wr_addr_gray[6]
.sym 19037 rx_24_fifo.wr_addr_gray_rd[5]
.sym 19041 rx_24_fifo.wr_addr_gray[5]
.sym 19046 rx_24_fifo.wr_addr_gray_rd[6]
.sym 19052 w_debug_fifo_push
.sym 19053 w_rx_24_fifo_push
.sym 19054 w_rx_24_fifo_data[26]
.sym 19061 rx_24_fifo.wr_addr_gray_rd[1]
.sym 19064 w_debug_fifo_push
.sym 19065 w_rx_24_fifo_push
.sym 19066 w_rx_24_fifo_data[24]
.sym 19069 r_counter_$glb_clk
.sym 19071 rx_24_fifo.mem_i.0.0_RDATA_3[0]
.sym 19073 rx_24_fifo.mem_i.0.0_RDATA_2[0]
.sym 19075 rx_24_fifo.mem_i.0.0_RDATA_1[1]
.sym 19077 rx_24_fifo.mem_i.0.0_RDATA[1]
.sym 19083 rx_24_fifo.wr_addr_gray_rd[1]
.sym 19087 spi_if_ins.spi.SCKr[1]
.sym 19090 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 19096 rx_24_fifo.mem_i.0.0_RDATA_3[2]
.sym 19097 rx_24_fifo.mem_i.0.0_WDATA_7
.sym 19099 rx_24_fifo.mem_i.0.0_WDATA
.sym 19102 $PACKER_VCC_NET
.sym 19103 rx_24_fifo.wr_addr[8]
.sym 19104 rx_24_fifo.mem_i.0.0_RDATA_1[0]
.sym 19106 w_rx_24_fifo_data[21]
.sym 19112 rx_24_fifo.mem_i.0.0_RDATA_3[2]
.sym 19115 rx_24_fifo.mem_i.0.0_RDATA_1[0]
.sym 19116 w_rx_24_fifo_data[22]
.sym 19117 rx_24_fifo.mem_i.0.0_RDATA_1[1]
.sym 19119 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 19123 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 19124 rx_24_fifo.mem_i.0.0_RDATA_5[1]
.sym 19125 smi_ctrl_ins.int_cnt_24[3]
.sym 19126 w_rx_24_fifo_data[25]
.sym 19127 w_rx_24_fifo_data[23]
.sym 19128 w_debug_fifo_push
.sym 19132 rx_24_fifo.mem_i.0.0_RDATA[0]
.sym 19135 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19136 rx_24_fifo.mem_i.0.0_RDATA_3[0]
.sym 19138 w_rx_24_fifo_push
.sym 19140 rx_24_fifo.mem_i.0.0_RDATA_5[0]
.sym 19141 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19142 rx_24_fifo.mem_i.0.0_RDATA[1]
.sym 19145 w_debug_fifo_push
.sym 19146 w_rx_24_fifo_push
.sym 19147 w_rx_24_fifo_data[22]
.sym 19151 rx_24_fifo.mem_i.0.0_RDATA_1[1]
.sym 19152 smi_ctrl_ins.int_cnt_24[3]
.sym 19153 rx_24_fifo.mem_i.0.0_RDATA_1[0]
.sym 19154 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19157 smi_ctrl_ins.int_cnt_24[3]
.sym 19158 rx_24_fifo.mem_i.0.0_RDATA_5[0]
.sym 19159 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19160 rx_24_fifo.mem_i.0.0_RDATA_5[1]
.sym 19163 rx_24_fifo.mem_i.0.0_RDATA[1]
.sym 19164 rx_24_fifo.mem_i.0.0_RDATA[0]
.sym 19165 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19166 smi_ctrl_ins.int_cnt_24[3]
.sym 19169 smi_ctrl_ins.int_cnt_24[3]
.sym 19170 rx_24_fifo.mem_i.0.0_RDATA_3[0]
.sym 19171 rx_24_fifo.mem_i.0.0_RDATA_3[2]
.sym 19172 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 19175 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 19181 w_debug_fifo_push
.sym 19182 w_rx_24_fifo_push
.sym 19183 w_rx_24_fifo_data[23]
.sym 19187 w_rx_24_fifo_push
.sym 19188 w_debug_fifo_push
.sym 19189 w_rx_24_fifo_data[25]
.sym 19191 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 19192 lvds_clock_$glb_clk
.sym 19193 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19194 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 19196 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 19198 rx_24_fifo.mem_i.0.0_RDATA_5[0]
.sym 19200 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 19212 w_rx_24_fifo_data[22]
.sym 19213 smi_ctrl_ins.int_cnt_24[3]
.sym 19216 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 19218 rx_24_fifo.mem_i.0.0_RDATA[0]
.sym 19220 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19221 rx_24_fifo.rd_addr[0]
.sym 19223 rx_24_fifo.mem_i.0.0_WDATA_3
.sym 19225 rx_24_fifo.rd_addr[5]
.sym 19226 rx_24_fifo.rd_addr[8]
.sym 19227 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 19228 $PACKER_VCC_NET
.sym 19237 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19239 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19240 w_rx_24_fifo_data[18]
.sym 19242 w_rx_24_fifo_data[20]
.sym 19244 $PACKER_VCC_NET
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19249 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19250 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19252 $PACKER_VCC_NET
.sym 19258 w_rx_24_fifo_push
.sym 19260 w_debug_fifo_push
.sym 19266 w_rx_24_fifo_data[21]
.sym 19267 $nextpnr_ICESTORM_LC_8$O
.sym 19270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 $PACKER_VCC_NET
.sym 19276 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19281 $PACKER_VCC_NET
.sym 19282 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 w_rx_24_fifo_push
.sym 19288 w_rx_24_fifo_data[20]
.sym 19289 w_debug_fifo_push
.sym 19292 w_rx_24_fifo_data[21]
.sym 19294 w_debug_fifo_push
.sym 19295 w_rx_24_fifo_push
.sym 19298 w_rx_24_fifo_push
.sym 19299 w_debug_fifo_push
.sym 19300 w_rx_24_fifo_data[18]
.sym 19304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19305 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19307 $PACKER_VCC_NET
.sym 19313 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19317 rx_24_fifo.mem_i.0.0_RDATA_3[2]
.sym 19319 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 19321 rx_24_fifo.mem_i.0.0_RDATA_1[0]
.sym 19323 rx_24_fifo.mem_i.0.0_RDATA[0]
.sym 19331 rx_24_fifo.wr_addr[2]
.sym 19333 $PACKER_VCC_NET
.sym 19335 rx_24_fifo.wr_addr[3]
.sym 19336 rx_24_fifo.rd_addr_gray[4]
.sym 19337 rx_24_fifo.wr_addr[7]
.sym 19341 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 19343 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 19349 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 19350 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19364 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19367 i_sck$SB_IO_IN
.sym 19368 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19371 i_ss$SB_IO_IN
.sym 19374 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19375 w_rx_24_fifo_data[19]
.sym 19378 w_debug_fifo_push
.sym 19379 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19382 w_rx_24_fifo_push
.sym 19390 $nextpnr_ICESTORM_LC_9$O
.sym 19393 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19399 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19415 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19421 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19422 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19429 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19433 w_rx_24_fifo_data[19]
.sym 19435 w_rx_24_fifo_push
.sym 19436 w_debug_fifo_push
.sym 19438 i_sck$SB_IO_IN
.sym 19439 i_ss$SB_IO_IN
.sym 19452 i_mosi$SB_IO_IN
.sym 19453 $PACKER_VCC_NET
.sym 19466 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19470 spi_if_ins.r_tx_byte[3]
.sym 19471 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19482 i_ss$SB_IO_IN
.sym 19483 spi_if_ins.spi.SCKr[1]
.sym 19485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19487 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19491 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19492 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19493 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19494 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19495 spi_if_ins.spi.SCKr[2]
.sym 19506 spi_if_ins.r_tx_byte[7]
.sym 19512 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19526 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19527 i_ss$SB_IO_IN
.sym 19528 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19529 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19532 spi_if_ins.spi.SCKr[2]
.sym 19533 spi_if_ins.spi.SCKr[1]
.sym 19534 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19535 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19538 spi_if_ins.r_tx_byte[7]
.sym 19539 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19540 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19544 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19545 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19547 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19550 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19551 spi_if_ins.spi.SCKr[2]
.sym 19552 spi_if_ins.spi.SCKr[1]
.sym 19560 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19594 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19595 $PACKER_VCC_NET
.sym 19605 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19606 spi_if_ins.r_tx_data_valid
.sym 19607 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19608 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19610 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19611 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19613 i_ss$SB_IO_IN
.sym 19615 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19616 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19617 spi_if_ins.r_tx_byte[7]
.sym 19620 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19622 spi_if_ins.spi.r_tx_byte[7]
.sym 19623 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19626 spi_if_ins.spi.r_tx_byte[3]
.sym 19630 spi_if_ins.r_tx_byte[3]
.sym 19631 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19643 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19644 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19646 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19649 spi_if_ins.r_tx_byte[7]
.sym 19655 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19656 spi_if_ins.spi.r_tx_byte[7]
.sym 19657 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19658 spi_if_ins.spi.r_tx_byte[3]
.sym 19661 i_ss$SB_IO_IN
.sym 19663 spi_if_ins.r_tx_data_valid
.sym 19667 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19668 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19669 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19670 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19674 spi_if_ins.r_tx_byte[3]
.sym 19683 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19698 i_mosi$SB_IO_IN
.sym 19702 w_rx_24_fifo_push
.sym 19709 i_glob_clock$SB_IO_IN
.sym 19710 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19716 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19717 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19718 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19719 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19720 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19727 i_sck$SB_IO_IN
.sym 19729 o_miso_$_TBUF__Y_E
.sym 19730 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19732 i_mosi$SB_IO_IN
.sym 19734 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19740 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19747 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19753 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19763 i_mosi$SB_IO_IN
.sym 19768 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19772 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19779 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19785 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19790 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19804 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19806 o_miso_$_TBUF__Y_E
.sym 19807 i_sck$SB_IO_IN
.sym 19829 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 19834 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19836 spi_if_ins.spi.r_rx_byte[1]
.sym 19842 spi_if_ins.spi.r_rx_byte[7]
.sym 19855 i_ss$SB_IO_IN
.sym 19862 spi_if_ins.spi.r2_rx_done
.sym 19864 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19879 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19880 spi_if_ins.spi.r3_rx_done
.sym 19889 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19891 i_ss$SB_IO_IN
.sym 19897 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19913 spi_if_ins.spi.r3_rx_done
.sym 19915 spi_if_ins.spi.r2_rx_done
.sym 19920 spi_if_ins.spi.r2_rx_done
.sym 19930 r_counter_$glb_clk
.sym 19943 w_rx_data[7]
.sym 19962 i_config[0]$SB_IO_IN
.sym 19973 i_sck$SB_IO_IN
.sym 19979 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19982 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19983 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19984 i_mosi$SB_IO_IN
.sym 19988 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19990 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19992 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19994 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20000 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20006 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20013 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20021 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 20027 i_mosi$SB_IO_IN
.sym 20033 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20037 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20045 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20050 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20053 i_sck$SB_IO_IN
.sym 20067 spi_if_ins.w_rx_data[6]
.sym 20069 w_cs[2]
.sym 20077 spi_if_ins.w_rx_data[5]
.sym 20107 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20110 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 20142 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 20175 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20176 r_counter_$glb_clk
.sym 20203 w_rx_data[7]
.sym 20219 io_ctrl_ins.rf_mode[0]
.sym 20220 w_rx_data[4]
.sym 20221 io_ctrl_ins.o_pmod[4]
.sym 20222 w_rx_data[3]
.sym 20224 w_rx_data[2]
.sym 20228 i_config[1]$SB_IO_IN
.sym 20229 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20233 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20234 i_config[0]$SB_IO_IN
.sym 20235 io_ctrl_ins.o_pmod[3]
.sym 20237 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20243 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20250 io_ctrl_ins.o_pmod[2]
.sym 20255 w_rx_data[3]
.sym 20258 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20259 i_config[1]$SB_IO_IN
.sym 20260 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20261 io_ctrl_ins.o_pmod[4]
.sym 20265 w_rx_data[4]
.sym 20282 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20283 i_config[0]$SB_IO_IN
.sym 20284 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20285 io_ctrl_ins.o_pmod[3]
.sym 20288 io_ctrl_ins.rf_mode[0]
.sym 20289 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20290 io_ctrl_ins.o_pmod[2]
.sym 20291 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20296 w_rx_data[2]
.sym 20298 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20313 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20314 i_config[1]$SB_IO_IN
.sym 20315 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20317 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20319 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 20321 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 20323 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20324 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 20344 w_rx_data[6]
.sym 20346 w_rx_data[5]
.sym 20347 i_config[2]$SB_IO_IN
.sym 20357 io_ctrl_ins.o_pmod[5]
.sym 20360 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20363 w_rx_data[7]
.sym 20369 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20372 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20387 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20388 i_config[2]$SB_IO_IN
.sym 20389 io_ctrl_ins.o_pmod[5]
.sym 20390 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20393 w_rx_data[7]
.sym 20413 w_rx_data[6]
.sym 20420 w_rx_data[5]
.sym 20421 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20453 i_config[0]$SB_IO_IN
.sym 20470 io_ctrl_ins.rf_pin_state[7]
.sym 20471 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20476 io_ctrl_ins.rf_pin_state[6]
.sym 20481 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20483 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20487 io_ctrl_ins.rf_mode[1]
.sym 20489 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20491 io_ctrl_ins.rf_mode[2]
.sym 20493 io_ctrl_ins.rf_mode[0]
.sym 20498 io_ctrl_ins.rf_pin_state[6]
.sym 20499 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20500 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20516 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20518 io_ctrl_ins.rf_pin_state[7]
.sym 20519 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20534 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20535 io_ctrl_ins.rf_mode[0]
.sym 20536 io_ctrl_ins.rf_mode[1]
.sym 20537 io_ctrl_ins.rf_mode[2]
.sym 20544 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20545 r_counter_$glb_clk
.sym 20559 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20564 io_ctrl_ins.rf_pin_state[6]
.sym 20567 o_rx_h_tx_l$SB_IO_OUT
.sym 20582 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20606 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20616 w_rx_data[7]
.sym 20653 w_rx_data[7]
.sym 20667 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20668 r_counter_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20740 o_led1$SB_IO_OUT
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$SB_IO_IN
.sym 20757 w_smi_data_output[5]
.sym 20760 i_smi_a2$SB_IO_IN
.sym 20770 o_miso_$_TBUF__Y_E
.sym 20844 i_mosi$SB_IO_IN
.sym 20917 int_miso
.sym 20938 w_rx_24_fifo_push
.sym 20985 spi_if_ins.spi.SCKr[0]
.sym 20988 rx_24_fifo.wr_addr_gray_rd[1]
.sym 20989 spi_if_ins.spi.SCKr[1]
.sym 21039 rx_24_fifo.rd_addr[6]
.sym 21043 $PACKER_VCC_NET
.sym 21056 rx_24_fifo.wr_addr[5]
.sym 21058 $PACKER_VCC_NET
.sym 21059 rx_24_fifo.mem_i.0.1_WDATA_5
.sym 21061 rx_24_fifo.mem_i.0.1_WDATA_7
.sym 21069 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21070 rx_24_fifo.wr_addr[3]
.sym 21071 rx_24_fifo.mem_i.0.1_WDATA_4
.sym 21073 rx_24_fifo.wr_addr[6]
.sym 21074 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21075 rx_24_fifo.wr_addr[8]
.sym 21080 rx_24_fifo.mem_i.0.1_WDATA_6
.sym 21081 w_rx_24_fifo_push
.sym 21082 rx_24_fifo.wr_addr[4]
.sym 21083 rx_24_fifo.wr_addr[7]
.sym 21084 rx_24_fifo.wr_addr[2]
.sym 21090 rx_24_fifo.wr_addr_gray[1]
.sym 21102 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21103 rx_24_fifo.wr_addr[2]
.sym 21105 rx_24_fifo.wr_addr[3]
.sym 21106 rx_24_fifo.wr_addr[4]
.sym 21107 rx_24_fifo.wr_addr[5]
.sym 21108 rx_24_fifo.wr_addr[6]
.sym 21109 rx_24_fifo.wr_addr[7]
.sym 21110 rx_24_fifo.wr_addr[8]
.sym 21111 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 w_rx_24_fifo_push
.sym 21115 rx_24_fifo.mem_i.0.1_WDATA_7
.sym 21117 rx_24_fifo.mem_i.0.1_WDATA_6
.sym 21119 rx_24_fifo.mem_i.0.1_WDATA_5
.sym 21121 rx_24_fifo.mem_i.0.1_WDATA_4
.sym 21123 $PACKER_VCC_NET
.sym 21132 rx_24_fifo.wr_addr[5]
.sym 21140 rx_24_fifo.wr_addr[5]
.sym 21157 rx_24_fifo.mem_i.0.1_WDATA_1
.sym 21159 rx_24_fifo.mem_i.0.1_WDATA
.sym 21160 $PACKER_VCC_NET
.sym 21163 rx_24_fifo.mem_i.0.1_WDATA_3
.sym 21167 w_rx_24_fifo_pull
.sym 21176 rx_24_fifo.rd_addr[3]
.sym 21177 rx_24_fifo.rd_addr[6]
.sym 21178 rx_24_fifo.rd_addr[1]
.sym 21180 rx_24_fifo.mem_i.0.1_WDATA_2
.sym 21181 rx_24_fifo.rd_addr[5]
.sym 21182 rx_24_fifo.rd_addr[2]
.sym 21184 rx_24_fifo.rd_addr[8]
.sym 21185 rx_24_fifo.rd_addr[7]
.sym 21186 rx_24_fifo.rd_addr[4]
.sym 21187 rx_24_fifo.rd_addr[0]
.sym 21190 rx_24_fifo.rd_addr_gray_wr[4]
.sym 21194 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21204 rx_24_fifo.rd_addr[1]
.sym 21205 rx_24_fifo.rd_addr[2]
.sym 21207 rx_24_fifo.rd_addr[3]
.sym 21208 rx_24_fifo.rd_addr[4]
.sym 21209 rx_24_fifo.rd_addr[5]
.sym 21210 rx_24_fifo.rd_addr[6]
.sym 21211 rx_24_fifo.rd_addr[7]
.sym 21212 rx_24_fifo.rd_addr[8]
.sym 21213 rx_24_fifo.rd_addr[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 w_rx_24_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21218 rx_24_fifo.mem_i.0.1_WDATA_2
.sym 21220 rx_24_fifo.mem_i.0.1_WDATA_1
.sym 21222 rx_24_fifo.mem_i.0.1_WDATA
.sym 21224 rx_24_fifo.mem_i.0.1_WDATA_3
.sym 21231 rx_24_fifo.mem_i.0.1_WDATA_1
.sym 21235 w_rx_24_fifo_pull
.sym 21238 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 21243 int_miso
.sym 21244 rx_24_fifo.rd_addr[1]
.sym 21245 rx_24_fifo.rd_addr[4]
.sym 21247 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21253 w_rx_24_fifo_push
.sym 21258 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21261 rx_24_fifo.mem_i.0.0_WDATA_6
.sym 21263 rx_24_fifo.mem_i.0.0_WDATA_5
.sym 21265 rx_24_fifo.wr_addr[2]
.sym 21266 rx_24_fifo.wr_addr[6]
.sym 21267 rx_24_fifo.wr_addr[3]
.sym 21268 rx_24_fifo.wr_addr[4]
.sym 21269 rx_24_fifo.wr_addr[7]
.sym 21270 rx_24_fifo.wr_addr[8]
.sym 21271 $PACKER_VCC_NET
.sym 21272 rx_24_fifo.mem_i.0.0_WDATA_7
.sym 21276 w_rx_24_fifo_push
.sym 21278 rx_24_fifo.wr_addr[5]
.sym 21280 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21282 rx_24_fifo.mem_i.0.0_WDATA_4
.sym 21306 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21307 rx_24_fifo.wr_addr[2]
.sym 21309 rx_24_fifo.wr_addr[3]
.sym 21310 rx_24_fifo.wr_addr[4]
.sym 21311 rx_24_fifo.wr_addr[5]
.sym 21312 rx_24_fifo.wr_addr[6]
.sym 21313 rx_24_fifo.wr_addr[7]
.sym 21314 rx_24_fifo.wr_addr[8]
.sym 21315 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 w_rx_24_fifo_push
.sym 21319 rx_24_fifo.mem_i.0.0_WDATA_7
.sym 21321 rx_24_fifo.mem_i.0.0_WDATA_6
.sym 21323 rx_24_fifo.mem_i.0.0_WDATA_5
.sym 21325 rx_24_fifo.mem_i.0.0_WDATA_4
.sym 21327 $PACKER_VCC_NET
.sym 21332 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21342 rx_24_fifo.wr_addr[6]
.sym 21343 $PACKER_VCC_NET
.sym 21355 w_rx_24_fifo_push
.sym 21361 rx_24_fifo.mem_i.0.0_WDATA_3
.sym 21364 $PACKER_VCC_NET
.sym 21365 rx_24_fifo.mem_i.0.0_WDATA
.sym 21367 rx_24_fifo.mem_i.0.0_WDATA_1
.sym 21371 rx_24_fifo.rd_addr[5]
.sym 21372 rx_24_fifo.rd_addr[8]
.sym 21375 rx_24_fifo.rd_addr[0]
.sym 21380 rx_24_fifo.rd_addr[3]
.sym 21382 rx_24_fifo.rd_addr[1]
.sym 21383 rx_24_fifo.rd_addr[4]
.sym 21384 rx_24_fifo.rd_addr[2]
.sym 21386 rx_24_fifo.rd_addr[6]
.sym 21387 w_rx_24_fifo_pull
.sym 21388 rx_24_fifo.mem_i.0.0_WDATA_2
.sym 21391 rx_24_fifo.rd_addr[7]
.sym 21399 spi_if_ins.spi.SCKr[2]
.sym 21408 rx_24_fifo.rd_addr[1]
.sym 21409 rx_24_fifo.rd_addr[2]
.sym 21411 rx_24_fifo.rd_addr[3]
.sym 21412 rx_24_fifo.rd_addr[4]
.sym 21413 rx_24_fifo.rd_addr[5]
.sym 21414 rx_24_fifo.rd_addr[6]
.sym 21415 rx_24_fifo.rd_addr[7]
.sym 21416 rx_24_fifo.rd_addr[8]
.sym 21417 rx_24_fifo.rd_addr[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 w_rx_24_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21422 rx_24_fifo.mem_i.0.0_WDATA_2
.sym 21424 rx_24_fifo.mem_i.0.0_WDATA_1
.sym 21426 rx_24_fifo.mem_i.0.0_WDATA
.sym 21428 rx_24_fifo.mem_i.0.0_WDATA_3
.sym 21447 w_rx_24_fifo_full
.sym 21497 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 21499 w_rx_24_fifo_push
.sym 21551 w_rx_24_fifo_push
.sym 21553 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 21599 spi_if_ins.spi.r_rx_done
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21656 w_rx_24_fifo_push
.sym 21699 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 21704 spi_if_ins.spi.r2_rx_done
.sym 21751 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21801 w_cs[2]
.sym 21804 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21805 w_cs[3]
.sym 21807 w_cs[1]
.sym 21858 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 21861 w_cs[1]
.sym 21902 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 21903 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 21905 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 21908 spi_if_ins.w_rx_data[1]
.sym 21949 w_cs[1]
.sym 21953 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21959 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 22005 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22007 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 22008 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 22011 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 22043 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 22050 spi_if_ins.spi.r_rx_byte[1]
.sym 22056 spi_if_ins.spi.r_rx_byte[7]
.sym 22065 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 22106 io_ctrl_ins.rf_pin_state[4]
.sym 22109 io_ctrl_ins.rf_pin_state[5]
.sym 22110 io_ctrl_ins.rf_pin_state[3]
.sym 22151 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 22209 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22210 o_tr_vc1_b$SB_IO_OUT
.sym 22212 o_tr_vc2$SB_IO_OUT
.sym 22215 o_tr_vc1$SB_IO_OUT
.sym 22357 io_ctrl_ins.rf_mode[1]
.sym 22358 io_ctrl_ins.rf_mode[0]
.sym 22463 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22526 int_miso
.sym 22534 o_miso_$_TBUF__Y_E
.sym 22556 spi_if_ins.spi.SCKr[1]
.sym 22566 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 22576 i_mosi$SB_IO_IN
.sym 22594 i_ss$SB_IO_IN
.sym 22620 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22702 i_sck$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22882 rx_24_fifo.wr_addr_gray[1]
.sym 22894 i_sck$SB_IO_IN
.sym 22895 spi_if_ins.spi.SCKr[0]
.sym 22909 i_sck$SB_IO_IN
.sym 22928 rx_24_fifo.wr_addr_gray[1]
.sym 22936 spi_if_ins.spi.SCKr[0]
.sym 22950 r_counter_$glb_clk
.sym 22977 i_ss$SB_IO_IN
.sym 22985 i_sck$SB_IO_IN
.sym 23004 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23016 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 23051 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 23072 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23073 lvds_clock_$glb_clk
.sym 23074 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23104 i_ss$SB_IO_IN
.sym 23106 w_rx_24_fifo_push
.sym 23142 rx_24_fifo.rd_addr_gray_wr[4]
.sym 23145 rx_24_fifo.rd_addr_gray[4]
.sym 23161 rx_24_fifo.rd_addr_gray[4]
.sym 23186 rx_24_fifo.rd_addr_gray_wr[4]
.sym 23196 lvds_clock_$glb_clk
.sym 23227 i_ss$SB_IO_IN
.sym 23228 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23229 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23230 i_glob_clock$SB_IO_IN
.sym 23346 i_sck$SB_IO_IN
.sym 23351 $PACKER_VCC_NET
.sym 23380 spi_if_ins.spi.SCKr[1]
.sym 23440 spi_if_ins.spi.SCKr[1]
.sym 23442 r_counter_$glb_clk
.sym 23449 r_counter
.sym 23473 i_sck$SB_IO_IN
.sym 23477 i_ss$SB_IO_IN
.sym 23490 w_rx_24_fifo_full
.sym 23496 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 23499 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23500 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23505 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23536 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23537 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23548 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23549 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23550 w_rx_24_fifo_full
.sym 23551 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23564 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 23565 lvds_clock_$glb_clk
.sym 23566 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23569 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23581 w_rx_24_fifo_push
.sym 23598 w_rx_24_fifo_push
.sym 23599 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23610 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23620 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23633 i_sck$SB_IO_IN
.sym 23637 i_ss$SB_IO_IN
.sym 23661 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23687 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23688 i_sck$SB_IO_IN
.sym 23689 i_ss$SB_IO_IN
.sym 23715 w_rx_09_fifo_data[0]
.sym 23732 w_cs[2]
.sym 23734 spi_if_ins.spi.r_rx_done
.sym 23738 w_cs[1]
.sym 23744 w_cs[3]
.sym 23751 w_cs[0]
.sym 23770 w_cs[2]
.sym 23771 w_cs[3]
.sym 23772 w_cs[1]
.sym 23773 w_cs[0]
.sym 23801 spi_if_ins.spi.r_rx_done
.sym 23811 r_counter_$glb_clk
.sym 23825 i_glob_clock$SB_IO_IN
.sym 23856 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23870 spi_if_ins.w_rx_data[6]
.sym 23874 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23878 spi_if_ins.w_rx_data[5]
.sym 23895 spi_if_ins.w_rx_data[5]
.sym 23896 spi_if_ins.w_rx_data[6]
.sym 23912 spi_if_ins.w_rx_data[5]
.sym 23913 spi_if_ins.w_rx_data[6]
.sym 23918 spi_if_ins.w_rx_data[6]
.sym 23919 spi_if_ins.w_rx_data[5]
.sym 23929 spi_if_ins.w_rx_data[5]
.sym 23930 spi_if_ins.w_rx_data[6]
.sym 23933 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23934 r_counter_$glb_clk
.sym 23935 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23936 w_rx_09_fifo_data[0]
.sym 23939 $PACKER_GND_NET
.sym 23952 w_cs[2]
.sym 23979 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 23981 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 23982 spi_if_ins.spi.r_rx_byte[7]
.sym 23984 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 23992 spi_if_ins.spi.r_rx_byte[1]
.sym 23995 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24001 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 24010 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 24011 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24012 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24013 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 24017 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24030 spi_if_ins.spi.r_rx_byte[7]
.sym 24048 spi_if_ins.spi.r_rx_byte[1]
.sym 24056 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24057 r_counter_$glb_clk
.sym 24084 w_rx_data[5]
.sym 24086 w_rx_data[3]
.sym 24092 w_rx_data[4]
.sym 24093 w_lvds_rx_09_d0
.sym 24101 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24107 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24109 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 24111 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 24115 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24118 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24119 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 24120 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 24125 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 24128 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24139 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24140 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 24141 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24142 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 24151 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 24152 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24153 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24154 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 24157 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 24158 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 24159 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24160 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24175 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24177 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 24178 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 24179 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 24180 lvds_clock_$glb_clk
.sym 24181 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 24197 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 24234 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24244 w_rx_data[5]
.sym 24246 w_rx_data[3]
.sym 24252 w_rx_data[4]
.sym 24258 w_rx_data[4]
.sym 24276 w_rx_data[5]
.sym 24281 w_rx_data[3]
.sym 24302 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24303 r_counter_$glb_clk
.sym 24322 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24346 io_ctrl_ins.rf_pin_state[4]
.sym 24347 io_ctrl_ins.rf_mode[0]
.sym 24348 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24349 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24350 io_ctrl_ins.rf_pin_state[3]
.sym 24352 io_ctrl_ins.rf_mode[1]
.sym 24356 io_ctrl_ins.rf_mode[2]
.sym 24357 io_ctrl_ins.rf_pin_state[5]
.sym 24363 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24385 io_ctrl_ins.rf_mode[0]
.sym 24387 io_ctrl_ins.rf_mode[2]
.sym 24391 io_ctrl_ins.rf_mode[1]
.sym 24392 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24393 io_ctrl_ins.rf_pin_state[4]
.sym 24394 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24403 io_ctrl_ins.rf_pin_state[3]
.sym 24404 io_ctrl_ins.rf_mode[2]
.sym 24405 io_ctrl_ins.rf_mode[1]
.sym 24406 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24422 io_ctrl_ins.rf_mode[1]
.sym 24423 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24424 io_ctrl_ins.rf_pin_state[5]
.sym 24425 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24426 r_counter_$glb_clk
.sym 24444 io_ctrl_ins.rf_mode[2]
.sym 24445 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24446 o_tr_vc1_b$SB_IO_OUT
.sym 24457 o_tr_vc2$SB_IO_OUT
.sym 24463 o_tr_vc1$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24605 o_led0$SB_IO_OUT
.sym 24659 i_sck$SB_IO_IN
.sym 24785 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 24941 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25107 w_smi_read_req
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25791 i_glob_clock$SB_IO_IN
.sym 25795 r_counter
.sym 25846 r_counter
.sym 25862 i_glob_clock$SB_IO_IN
.sym 25863 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25956 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 25985 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 26028 $PACKER_VCC_NET
.sym 26407 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 26417 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 26424 w_lvds_rx_09_d0
.sym 26425 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 26435 w_lvds_rx_09_d0
.sym 26436 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 26437 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 26438 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 26481 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 26482 lvds_clock_$glb_clk
.sym 26804 o_tr_vc1$SB_IO_OUT
.sym 26808 o_tr_vc2$SB_IO_OUT
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a2$SB_IO_IN
.sym 27297 w_smi_read_req
.sym 27304 i_smi_a2$SB_IO_IN
.sym 27337 i_mosi$SB_IO_IN
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27429 r_counter
.sym 27444 r_counter
.sym 27459 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27460 $PACKER_VCC_NET
.sym 27478 $PACKER_VCC_NET
.sym 27479 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27547 o_rx_h_tx_l$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27561 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27616 o_tr_vc1$SB_IO_OUT
.sym 27626 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27641 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27756 smi_ctrl_ins.int_cnt_09[4]
.sym 27757 smi_ctrl_ins.int_cnt_09[3]
.sym 27780 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27781 w_rx_09_fifo_data[23]
.sym 27784 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27785 w_rx_09_fifo_data[19]
.sym 27792 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27793 w_rx_09_fifo_data[21]
.sym 27812 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 27813 i_rst_b$SB_IO_IN
.sym 27815 w_rx_09_fifo_data[19]
.sym 27816 w_debug_fifo_push
.sym 27817 w_rx_09_fifo_push
.sym 27820 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27821 w_rx_09_fifo_data[17]
.sym 27824 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27825 w_rx_09_fifo_data[22]
.sym 27828 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27829 w_rx_09_fifo_data[18]
.sym 27832 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27833 w_rx_09_fifo_data[16]
.sym 27835 w_rx_09_fifo_data[22]
.sym 27836 w_debug_fifo_push
.sym 27837 w_rx_09_fifo_push
.sym 27840 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27841 w_rx_09_fifo_data[20]
.sym 27844 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27845 w_rx_09_fifo_data[28]
.sym 27848 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27849 w_rx_09_fifo_data[14]
.sym 27851 w_rx_09_fifo_data[24]
.sym 27852 w_debug_fifo_push
.sym 27853 w_rx_09_fifo_push
.sym 27856 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27857 w_rx_09_fifo_data[26]
.sym 27858 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 27859 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 27860 rx_09_fifo.mem_q.0.0_RDATA_7_SB_LUT4_I0_O[2]
.sym 27861 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 27864 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27865 w_rx_09_fifo_data[24]
.sym 27867 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 27868 smi_ctrl_ins.int_cnt_09[3]
.sym 27869 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 27872 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27873 w_rx_09_fifo_data[15]
.sym 27876 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27877 w_rx_09_fifo_data[13]
.sym 27880 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27881 w_rx_09_fifo_data[11]
.sym 27884 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27885 w_rx_09_fifo_data[29]
.sym 27888 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27889 w_rx_09_fifo_data[27]
.sym 27891 lvds_rx_09_inst.o_fifo_data[31]
.sym 27892 w_debug_fifo_push
.sym 27893 w_rx_09_fifo_push
.sym 27896 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27897 w_rx_09_fifo_data[25]
.sym 27900 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27901 w_rx_09_fifo_data[12]
.sym 27907 w_debug_fifo_push
.sym 27908 w_rx_09_fifo_data[4]
.sym 27909 w_rx_09_fifo_push
.sym 27912 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27913 w_rx_09_fifo_data[8]
.sym 27916 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27917 w_rx_09_fifo_data[9]
.sym 27920 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27921 w_rx_09_fifo_data[6]
.sym 27924 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27925 w_rx_09_fifo_data[2]
.sym 27927 w_debug_fifo_push
.sym 27928 w_rx_09_fifo_data[6]
.sym 27929 w_rx_09_fifo_push
.sym 27932 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27933 w_rx_09_fifo_data[10]
.sym 27936 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27937 w_rx_09_fifo_data[4]
.sym 27939 rx_09_fifo.wr_addr[0]
.sym 27944 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 27945 rx_09_fifo.wr_addr[0]
.sym 27948 rx_09_fifo.wr_addr[2]
.sym 27949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27952 rx_09_fifo.wr_addr[3]
.sym 27953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27956 rx_09_fifo.wr_addr[4]
.sym 27957 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27960 rx_09_fifo.wr_addr[5]
.sym 27961 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27964 rx_09_fifo.wr_addr[6]
.sym 27965 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27968 rx_09_fifo.wr_addr[7]
.sym 27969 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27972 rx_09_fifo.wr_addr[8]
.sym 27973 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27974 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27978 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 27982 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27986 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27990 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27994 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27998 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28006 rx_09_fifo.wr_addr_gray[6]
.sym 28010 rx_09_fifo.wr_addr_gray_rd[2]
.sym 28020 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 28021 i_rst_b$SB_IO_IN
.sym 28022 rx_09_fifo.wr_addr_gray[5]
.sym 28026 rx_09_fifo.wr_addr_gray_rd[6]
.sym 28030 rx_09_fifo.wr_addr_gray[2]
.sym 28035 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28039 lvds_rx_24_inst.r_phase_count[1]
.sym 28040 $PACKER_VCC_NET
.sym 28041 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28042 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 28044 $PACKER_VCC_NET
.sym 28045 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28047 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28048 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28049 w_lvds_rx_09_d0_SB_LUT4_I1_O[2]
.sym 28051 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 28052 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28053 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 28054 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 28055 w_lvds_rx_09_d0
.sym 28056 w_lvds_rx_09_d1
.sym 28057 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28060 w_lvds_rx_09_d1
.sym 28061 w_lvds_rx_09_d0
.sym 28063 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 28064 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 28065 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28067 lvds_rx_09_inst.r_phase_count[0]
.sym 28071 lvds_rx_09_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_09_inst.r_phase_count[0]
.sym 28074 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28078 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28079 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28080 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28081 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28082 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28083 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28084 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28085 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28087 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28088 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28089 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 28093 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28094 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28095 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28096 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28097 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28101 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28102 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28103 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28104 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28105 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28106 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28107 w_lvds_rx_24_d1
.sym 28108 w_lvds_rx_24_d0
.sym 28109 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28112 w_lvds_rx_24_d0
.sym 28113 w_lvds_rx_24_d1
.sym 28116 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28117 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28130 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28131 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28132 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28133 w_lvds_rx_24_d0
.sym 28153 w_lvds_rx_24_d1
.sym 28203 w_debug_fifo_push
.sym 28204 w_rx_24_fifo_data[15]
.sym 28205 w_rx_24_fifo_push
.sym 28223 w_debug_fifo_push
.sym 28224 w_rx_24_fifo_data[9]
.sym 28225 w_rx_24_fifo_push
.sym 28226 smi_ctrl_ins.r_smi_test_count[1]
.sym 28230 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 28235 w_debug_fifo_push
.sym 28236 w_rx_24_fifo_data[14]
.sym 28237 w_rx_24_fifo_push
.sym 28238 i_smi_a3_SB_LUT4_I2_O[1]
.sym 28239 smi_ctrl_ins.r_smi_test_count[5]
.sym 28240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 28241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 28244 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 28245 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 28248 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 28249 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 28250 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 28251 smi_ctrl_ins.r_smi_test_count[1]
.sym 28252 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 28253 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 28256 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28257 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 28260 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 28261 smi_ctrl_ins.r_smi_test_count[5]
.sym 28264 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 28265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 28267 w_debug_fifo_push
.sym 28268 w_rx_24_fifo_push
.sym 28269 w_rx_24_fifo_data[4]
.sym 28272 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28273 i_rst_b$SB_IO_IN
.sym 28275 w_debug_fifo_push
.sym 28276 w_rx_24_fifo_push
.sym 28277 w_rx_24_fifo_data[6]
.sym 28280 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 28281 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 28282 i_smi_a3_SB_LUT4_I2_O[1]
.sym 28287 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28288 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 28289 i_rst_b$SB_IO_IN
.sym 28291 w_debug_fifo_push
.sym 28292 w_rx_24_fifo_data[0]
.sym 28293 w_rx_24_fifo_push
.sym 28294 i_smi_a3_SB_LUT4_I2_O[0]
.sym 28295 i_smi_a3_SB_LUT4_I2_O[1]
.sym 28296 i_smi_a3_SB_LUT4_I2_O[2]
.sym 28297 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28299 w_debug_fifo_push
.sym 28300 w_rx_24_fifo_push
.sym 28301 w_rx_24_fifo_data[3]
.sym 28303 w_debug_fifo_push
.sym 28304 w_rx_24_fifo_push
.sym 28305 w_rx_24_fifo_data[1]
.sym 28307 w_rx_09_fifo_data[23]
.sym 28308 w_debug_fifo_push
.sym 28309 w_rx_09_fifo_push
.sym 28311 w_debug_fifo_push
.sym 28312 w_rx_09_fifo_data[21]
.sym 28313 w_rx_09_fifo_push
.sym 28315 w_debug_fifo_push
.sym 28316 w_rx_24_fifo_push
.sym 28317 w_rx_24_fifo_data[7]
.sym 28318 smi_ctrl_ins.r_smi_test_count[1]
.sym 28319 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28320 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 28321 rx_09_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 28323 w_rx_09_fifo_data[18]
.sym 28324 w_debug_fifo_push
.sym 28325 w_rx_09_fifo_push
.sym 28326 $PACKER_VCC_NET
.sym 28330 rx_09_fifo.mem_q.0.0_RDATA_3[0]
.sym 28331 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 28332 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 28333 rx_09_fifo.mem_q.0.0_RDATA_3[3]
.sym 28334 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 28335 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 28336 rx_09_fifo.mem_i.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 28337 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28340 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28341 i_smi_a3$SB_IO_IN
.sym 28342 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28343 rx_09_fifo.mem_i.0.0_RDATA_3[1]
.sym 28344 rx_09_fifo.mem_i.0.0_RDATA_3[2]
.sym 28345 smi_ctrl_ins.int_cnt_09[3]
.sym 28346 rx_09_fifo.mem_i.0.0_RDATA_6[0]
.sym 28347 rx_09_fifo.mem_i.0.0_RDATA_6[1]
.sym 28348 smi_ctrl_ins.int_cnt_09[3]
.sym 28349 smi_ctrl_ins.int_cnt_09[4]
.sym 28351 w_rx_09_fifo_data[16]
.sym 28352 w_debug_fifo_push
.sym 28353 w_rx_09_fifo_push
.sym 28354 rx_09_fifo.mem_i.0.0_RDATA_4[0]
.sym 28355 rx_09_fifo.mem_i.0.0_RDATA_4[1]
.sym 28356 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28357 smi_ctrl_ins.int_cnt_09[3]
.sym 28358 rx_09_fifo.mem_i.0.1_RDATA_1[0]
.sym 28359 rx_09_fifo.mem_i.0.1_RDATA_1[1]
.sym 28360 smi_ctrl_ins.int_cnt_09[4]
.sym 28361 smi_ctrl_ins.int_cnt_09[3]
.sym 28362 rx_09_fifo.mem_i.0.1_RDATA[0]
.sym 28363 rx_09_fifo.mem_i.0.1_RDATA[1]
.sym 28364 smi_ctrl_ins.int_cnt_09[3]
.sym 28365 smi_ctrl_ins.int_cnt_09[4]
.sym 28367 w_debug_fifo_push
.sym 28368 w_rx_09_fifo_data[17]
.sym 28369 w_rx_09_fifo_push
.sym 28370 rx_09_fifo.mem_i.0.0_RDATA_7[0]
.sym 28371 rx_09_fifo.mem_i.0.0_RDATA_8[1]
.sym 28372 smi_ctrl_ins.int_cnt_09[3]
.sym 28373 smi_ctrl_ins.int_cnt_09[4]
.sym 28375 w_debug_fifo_push
.sym 28376 w_rx_09_fifo_data[30]
.sym 28377 w_rx_09_fifo_push
.sym 28378 rx_09_fifo.mem_i.0.0_RDATA_2[0]
.sym 28379 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28380 rx_09_fifo.mem_i.0.0_RDATA_2[2]
.sym 28381 smi_ctrl_ins.int_cnt_09[3]
.sym 28382 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 28383 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 28384 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28385 smi_ctrl_ins.r_smi_test_count[5]
.sym 28389 smi_ctrl_ins.int_cnt_09[3]
.sym 28390 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 28391 rx_09_fifo.mem_q.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 28392 smi_ctrl_ins.int_cnt_09[4]
.sym 28393 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 28395 w_debug_fifo_push
.sym 28396 w_rx_09_fifo_data[28]
.sym 28397 w_rx_09_fifo_push
.sym 28399 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 28400 rx_09_fifo.mem_i.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 28401 smi_ctrl_ins.int_cnt_09[4]
.sym 28402 rx_09_fifo.mem_q.0.0_RDATA_6[0]
.sym 28403 rx_09_fifo.mem_q.0.0_RDATA_7[1]
.sym 28404 smi_ctrl_ins.int_cnt_09[4]
.sym 28405 smi_ctrl_ins.int_cnt_09[3]
.sym 28407 w_rx_09_fifo_data[27]
.sym 28408 w_debug_fifo_push
.sym 28409 w_rx_09_fifo_push
.sym 28411 w_rx_09_fifo_data[29]
.sym 28412 w_debug_fifo_push
.sym 28413 w_rx_09_fifo_push
.sym 28415 w_debug_fifo_push
.sym 28416 w_rx_09_fifo_data[26]
.sym 28417 w_rx_09_fifo_push
.sym 28420 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28421 w_rx_09_fifo_data[1]
.sym 28424 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28425 w_rx_09_fifo_data[0]
.sym 28426 rx_09_fifo.mem_q.0.0_RDATA_2[0]
.sym 28427 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28428 rx_09_fifo.mem_q.0.0_RDATA_2[2]
.sym 28429 smi_ctrl_ins.int_cnt_09[3]
.sym 28432 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28433 w_rx_09_fifo_data[3]
.sym 28436 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28437 w_rx_09_fifo_data[5]
.sym 28439 w_debug_fifo_push
.sym 28440 w_rx_09_fifo_data[12]
.sym 28441 w_rx_09_fifo_push
.sym 28444 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28445 w_rx_09_fifo_data[7]
.sym 28446 rx_09_fifo.mem_q.0.0_RDATA_4[0]
.sym 28447 rx_09_fifo.mem_q.0.0_RDATA_4[1]
.sym 28448 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28449 smi_ctrl_ins.int_cnt_09[3]
.sym 28451 w_rx_09_fifo_data[15]
.sym 28452 w_debug_fifo_push
.sym 28453 w_rx_09_fifo_push
.sym 28454 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28461 rx_09_fifo.wr_addr[0]
.sym 28463 w_rx_09_fifo_data[8]
.sym 28464 w_debug_fifo_push
.sym 28465 w_rx_09_fifo_push
.sym 28468 rx_09_fifo.wr_addr[0]
.sym 28469 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28471 w_rx_09_fifo_data[10]
.sym 28472 w_debug_fifo_push
.sym 28473 w_rx_09_fifo_push
.sym 28474 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28480 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28481 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28483 w_debug_fifo_push
.sym 28484 w_rx_09_fifo_data[1]
.sym 28485 w_rx_09_fifo_push
.sym 28490 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 28491 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28492 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28493 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28496 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28497 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28499 w_debug_fifo_push
.sym 28500 w_rx_09_fifo_data[5]
.sym 28501 w_rx_09_fifo_push
.sym 28504 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 28505 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28506 rx_09_fifo.rd_addr_gray[2]
.sym 28512 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28513 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28515 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28520 rx_09_fifo.wr_addr[2]
.sym 28521 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28524 rx_09_fifo.wr_addr[3]
.sym 28525 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 28528 rx_09_fifo.wr_addr[4]
.sym 28529 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 28532 rx_09_fifo.wr_addr[5]
.sym 28533 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 28536 rx_09_fifo.wr_addr[6]
.sym 28537 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 28540 rx_09_fifo.wr_addr[7]
.sym 28541 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 28544 rx_09_fifo.wr_addr[8]
.sym 28545 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 28546 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28547 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28548 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28549 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 28550 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28551 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 28552 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 28553 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 28556 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28557 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28558 rx_09_fifo.rd_addr_gray_wr[5]
.sym 28564 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 28565 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 28568 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 28569 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 28571 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28572 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 28573 w_rx_09_fifo_push
.sym 28575 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28577 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28578 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28582 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 28583 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28584 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28585 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28586 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28591 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28592 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28597 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28598 rx_09_fifo.rd_addr_gray[6]
.sym 28605 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28606 rx_09_fifo.rd_addr_gray_wr[1]
.sym 28616 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28617 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28623 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28624 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28625 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 28631 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28632 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28633 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28635 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28636 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28637 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28640 w_rx_09_fifo_push
.sym 28641 i_rst_b$SB_IO_IN
.sym 28653 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 28660 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28661 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 28666 w_rx_09_fifo_full
.sym 28667 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28668 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 28669 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28698 w_lvds_rx_09_d1
.sym 28706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 28707 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28708 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
.sym 28709 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[3]
.sym 28710 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 28711 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28712 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
.sym 28713 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[3]
.sym 28715 w_debug_fifo_push
.sym 28716 w_rx_24_fifo_data[11]
.sym 28717 w_rx_24_fifo_push
.sym 28719 w_debug_fifo_push
.sym 28720 w_rx_24_fifo_data[13]
.sym 28721 w_rx_24_fifo_push
.sym 28723 w_debug_fifo_push
.sym 28724 w_rx_24_fifo_data[10]
.sym 28725 w_rx_24_fifo_push
.sym 28727 w_debug_fifo_push
.sym 28728 w_rx_24_fifo_push
.sym 28729 w_rx_24_fifo_data[12]
.sym 28731 w_debug_fifo_push
.sym 28732 w_rx_24_fifo_data[8]
.sym 28733 w_rx_24_fifo_push
.sym 28734 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 28735 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28736 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[2]
.sym 28737 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[3]
.sym 28738 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 28739 rx_24_fifo.mem_q.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 28740 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28741 i_smi_a3_SB_LUT4_I3_O[3]
.sym 28744 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28745 smi_ctrl_ins.int_cnt_24[3]
.sym 28746 i_smi_a3_SB_LUT4_I3_O[0]
.sym 28747 i_smi_a3_SB_LUT4_I3_O[1]
.sym 28748 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28749 i_smi_a3_SB_LUT4_I3_O[3]
.sym 28750 rx_24_fifo.mem_q.0.0_RDATA_4[0]
.sym 28751 rx_24_fifo.mem_q.0.0_RDATA_4[1]
.sym 28752 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28753 smi_ctrl_ins.int_cnt_24[3]
.sym 28754 rx_24_fifo.mem_q.0.0_RDATA[0]
.sym 28755 rx_24_fifo.mem_q.0.0_RDATA[1]
.sym 28756 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28757 smi_ctrl_ins.int_cnt_24[3]
.sym 28761 smi_ctrl_ins.int_cnt_24[3]
.sym 28762 rx_24_fifo.mem_q.0.0_RDATA_7[0]
.sym 28763 rx_24_fifo.mem_q.0.0_RDATA_8[1]
.sym 28764 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28765 smi_ctrl_ins.int_cnt_24[3]
.sym 28766 rx_24_fifo.mem_q.0.0_RDATA_5[0]
.sym 28767 rx_24_fifo.mem_q.0.0_RDATA_5[1]
.sym 28768 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28769 smi_ctrl_ins.int_cnt_24[3]
.sym 28771 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28772 smi_ctrl_ins.int_cnt_24[3]
.sym 28773 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28774 rx_24_fifo.mem_q.0.0_RDATA_3[0]
.sym 28775 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 28776 rx_24_fifo.mem_q.0.0_RDATA_3[2]
.sym 28777 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 28778 rx_24_fifo.mem_q.0.0_RDATA_6[0]
.sym 28779 rx_24_fifo.mem_q.0.0_RDATA_6[1]
.sym 28780 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28781 smi_ctrl_ins.int_cnt_24[3]
.sym 28784 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28785 w_rx_24_fifo_data[8]
.sym 28788 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28789 w_rx_24_fifo_data[12]
.sym 28792 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28793 w_rx_24_fifo_data[10]
.sym 28796 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28797 w_rx_24_fifo_data[6]
.sym 28798 rx_24_fifo.mem_q.0.0_RDATA_1[0]
.sym 28799 rx_24_fifo.mem_q.0.0_RDATA_1[1]
.sym 28800 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28801 smi_ctrl_ins.int_cnt_24[3]
.sym 28803 w_debug_fifo_push
.sym 28804 w_rx_24_fifo_push
.sym 28805 w_rx_24_fifo_data[5]
.sym 28806 rx_24_fifo.mem_q.0.1_RDATA[0]
.sym 28807 rx_24_fifo.mem_q.0.0_RDATA_3[1]
.sym 28808 rx_24_fifo.mem_q.0.1_RDATA[2]
.sym 28809 rx_24_fifo.mem_q.0.1_RDATA[3]
.sym 28810 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 28811 rx_24_fifo.mem_i.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28812 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28813 i_smi_a3_SB_LUT4_I3_O[3]
.sym 28814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 28815 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[3]
.sym 28818 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 28819 rx_24_fifo.mem_q.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 28820 i_smi_a3$SB_IO_IN
.sym 28821 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 28823 w_debug_fifo_push
.sym 28824 w_rx_24_fifo_push
.sym 28825 w_rx_24_fifo_data[2]
.sym 28826 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 28827 rx_24_fifo.mem_i.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 28828 i_smi_a3_SB_LUT4_I3_O[2]
.sym 28829 i_smi_a3_SB_LUT4_I3_O[3]
.sym 28830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 28831 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28832 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[3]
.sym 28836 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28837 w_rx_24_fifo_data[7]
.sym 28840 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28841 w_rx_24_fifo_data[0]
.sym 28844 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28845 w_rx_24_fifo_data[4]
.sym 28848 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28849 w_rx_24_fifo_data[18]
.sym 28852 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28853 w_rx_24_fifo_data[5]
.sym 28856 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28857 i_smi_a3$SB_IO_IN
.sym 28859 w_debug_fifo_push
.sym 28860 w_rx_09_fifo_data[20]
.sym 28861 w_rx_09_fifo_push
.sym 28864 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28865 w_rx_24_fifo_data[2]
.sym 28868 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28869 w_rx_24_fifo_data[15]
.sym 28872 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28873 w_rx_24_fifo_data[19]
.sym 28874 rx_09_fifo.mem_i.0.0_RDATA[0]
.sym 28875 rx_09_fifo.mem_i.0.0_RDATA[1]
.sym 28876 smi_ctrl_ins.int_cnt_09[3]
.sym 28877 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28880 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28881 w_rx_24_fifo_data[1]
.sym 28884 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28885 w_rx_24_fifo_data[16]
.sym 28888 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28889 w_rx_24_fifo_data[14]
.sym 28892 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28893 w_rx_24_fifo_data[17]
.sym 28896 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28897 w_rx_24_fifo_data[3]
.sym 28899 w_rx_09_fifo_data[14]
.sym 28900 w_debug_fifo_push
.sym 28901 w_rx_09_fifo_push
.sym 28902 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 28903 rx_09_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 28904 smi_ctrl_ins.int_cnt_09[4]
.sym 28905 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 28906 rx_09_fifo.mem_i.0.0_RDATA_1[0]
.sym 28907 rx_09_fifo.mem_i.0.0_RDATA_1[1]
.sym 28908 smi_ctrl_ins.int_cnt_09[3]
.sym 28909 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28911 w_rx_09_fifo_data[25]
.sym 28912 w_debug_fifo_push
.sym 28913 w_rx_09_fifo_push
.sym 28914 rx_09_fifo.mem_i.0.0_RDATA_5[0]
.sym 28915 rx_09_fifo.mem_i.0.0_RDATA_5[1]
.sym 28916 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28917 smi_ctrl_ins.int_cnt_09[3]
.sym 28918 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 28919 rx_09_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28920 smi_ctrl_ins.int_cnt_09[4]
.sym 28921 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 28922 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 28923 rx_09_fifo.mem_q.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 28924 smi_ctrl_ins.int_cnt_09[4]
.sym 28925 i_smi_a3_SB_LUT4_I3_1_O[0]
.sym 28928 i_smi_a3_SB_LUT4_I2_O[3]
.sym 28929 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 28930 $PACKER_VCC_NET
.sym 28934 rx_09_fifo.mem_q.0.0_RDATA_1[0]
.sym 28935 rx_09_fifo.mem_q.0.0_RDATA_1[1]
.sym 28936 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28937 smi_ctrl_ins.int_cnt_09[3]
.sym 28938 rx_09_fifo.mem_q.0.0_RDATA_5[0]
.sym 28939 rx_09_fifo.mem_q.0.0_RDATA_5[1]
.sym 28940 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28941 smi_ctrl_ins.int_cnt_09[3]
.sym 28942 rx_09_fifo.mem_q.0.0_RDATA[0]
.sym 28943 rx_09_fifo.mem_q.0.0_RDATA[1]
.sym 28944 rx_09_fifo.mem_i.0.0_RDATA[3]
.sym 28945 smi_ctrl_ins.int_cnt_09[3]
.sym 28947 w_rx_09_fifo_data[11]
.sym 28948 w_debug_fifo_push
.sym 28949 w_rx_09_fifo_push
.sym 28951 w_debug_fifo_push
.sym 28952 w_rx_09_fifo_data[7]
.sym 28953 w_rx_09_fifo_push
.sym 28955 w_rx_09_fifo_data[9]
.sym 28956 w_debug_fifo_push
.sym 28957 w_rx_09_fifo_push
.sym 28959 w_debug_fifo_push
.sym 28960 w_rx_09_fifo_data[2]
.sym 28961 w_rx_09_fifo_push
.sym 28962 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28966 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28970 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 28977 rx_09_fifo.rd_addr[0]
.sym 28978 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28982 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28988 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28989 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 28990 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28995 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28996 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28997 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29000 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29001 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29003 w_rx_09_fifo_data[13]
.sym 29004 w_debug_fifo_push
.sym 29005 w_rx_09_fifo_push
.sym 29008 w_rx_09_fifo_pull
.sym 29009 i_rst_b$SB_IO_IN
.sym 29010 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29011 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29012 w_rx_09_fifo_empty
.sym 29013 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29016 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29017 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29020 rx_09_fifo.rd_addr[0]
.sym 29021 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29024 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29025 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29026 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29030 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29031 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29032 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29033 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29034 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29035 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29036 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29037 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29038 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29042 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29046 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29050 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29054 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 29055 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 29056 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29057 w_rx_09_fifo_pull
.sym 29058 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29062 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29066 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29070 rx_09_fifo.rd_addr_gray[3]
.sym 29074 rx_09_fifo.rd_addr_gray[7]
.sym 29078 rx_09_fifo.rd_addr_gray[1]
.sym 29082 rx_09_fifo.rd_addr_gray[4]
.sym 29086 rx_09_fifo.rd_addr_gray[5]
.sym 29090 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 29091 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29092 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29093 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29094 rx_09_fifo.wr_addr_gray[1]
.sym 29098 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29102 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29103 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29104 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29105 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29106 rx_09_fifo.wr_addr_gray[0]
.sym 29110 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29114 w_rx_09_fifo_push
.sym 29115 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 29116 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 29117 w_rx_09_fifo_full
.sym 29120 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29121 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 29122 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29126 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29127 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29128 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29129 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29130 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29131 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29132 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29133 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29134 rx_09_fifo.rd_addr_gray[0]
.sym 29140 rx_09_fifo.wr_addr[0]
.sym 29141 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29142 rx_09_fifo.rd_addr[8]
.sym 29146 rx_09_fifo.rd_addr_gray_wr[8]
.sym 29152 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29153 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29162 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29178 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29184 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29185 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29192 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29193 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29210 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29227 i_smi_a3_SB_LUT4_I2_O[3]
.sym 29228 smi_ctrl_ins.int_cnt_09[4]
.sym 29229 smi_ctrl_ins.int_cnt_09[3]
.sym 29252 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29253 w_rx_24_fifo_data[26]
.sym 29256 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29257 w_rx_24_fifo_data[24]
.sym 29260 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29261 w_rx_24_fifo_data[11]
.sym 29264 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29265 w_rx_24_fifo_data[28]
.sym 29272 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29273 w_rx_24_fifo_data[9]
.sym 29274 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 29275 rx_24_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 29276 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29277 i_smi_a3_SB_LUT4_I3_O[3]
.sym 29280 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29281 w_rx_24_fifo_data[13]
.sym 29282 rx_24_fifo.mem_i.0.0_RDATA_4[0]
.sym 29283 rx_24_fifo.mem_i.0.0_RDATA_4[1]
.sym 29284 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 29285 smi_ctrl_ins.int_cnt_24[3]
.sym 29288 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29289 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29290 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 29291 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 29292 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 29293 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 29296 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29297 smi_ctrl_ins.int_cnt_24[3]
.sym 29298 rx_24_fifo.mem_i.0.0_RDATA_7[0]
.sym 29299 rx_24_fifo.mem_i.0.0_RDATA_8[1]
.sym 29300 smi_ctrl_ins.int_cnt_24[3]
.sym 29301 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29304 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29305 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29307 w_debug_fifo_push
.sym 29308 w_rx_24_fifo_data[30]
.sym 29309 w_rx_24_fifo_push
.sym 29310 rx_24_fifo.mem_i.0.0_RDATA_6[0]
.sym 29311 rx_24_fifo.mem_i.0.0_RDATA_6[1]
.sym 29312 smi_ctrl_ins.int_cnt_24[3]
.sym 29313 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29315 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 29316 smi_ctrl_ins.int_cnt_24[3]
.sym 29317 i_smi_a3_SB_LUT4_I3_O[3]
.sym 29320 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29321 w_rx_24_fifo_data[21]
.sym 29324 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29325 w_rx_24_fifo_data[20]
.sym 29326 rx_24_fifo.mem_q.0.0_RDATA_2[0]
.sym 29327 rx_24_fifo.mem_q.0.0_RDATA_2[1]
.sym 29328 rx_24_fifo.mem_q.0.0_RDATA_2[2]
.sym 29329 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 29330 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29331 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 29332 rx_24_fifo.mem_q.0.0_RDATA_2[3]
.sym 29333 rx_24_fifo.mem_q.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 29336 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29337 w_rx_24_fifo_data[22]
.sym 29344 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29345 w_rx_24_fifo_data[23]
.sym 29348 rx_24_fifo.mem_q.0.0_RDATA_2_SB_LUT4_O_I2[0]
.sym 29349 i_smi_a3_SB_LUT4_I3_O[2]
.sym 29350 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29361 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 29364 i_smi_a3_SB_LUT4_I3_O[3]
.sym 29365 i_rst_b$SB_IO_IN
.sym 29366 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29370 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29376 w_rx_24_fifo_push
.sym 29377 i_rst_b$SB_IO_IN
.sym 29378 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29382 rx_24_fifo.rd_addr_gray[7]
.sym 29398 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29402 rx_24_fifo.rd_addr_gray[6]
.sym 29407 w_rx_24_fifo_empty
.sym 29408 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29409 smi_ctrl_ins.r_fifo_24_pull
.sym 29414 smi_ctrl_ins.r_fifo_24_pull
.sym 29425 w_rx_09_fifo_pull
.sym 29426 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29431 w_rx_09_fifo_empty
.sym 29432 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29433 smi_ctrl_ins.r_fifo_09_pull
.sym 29434 smi_ctrl_ins.r_fifo_09_pull
.sym 29438 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29449 w_rx_09_fifo_pull
.sym 29450 w_rx_data[0]
.sym 29459 w_debug_fifo_push
.sym 29460 w_rx_09_fifo_data[3]
.sym 29461 w_rx_09_fifo_push
.sym 29462 w_rx_data[1]
.sym 29467 w_rx_09_fifo_data[0]
.sym 29468 w_debug_fifo_push
.sym 29469 w_rx_09_fifo_push
.sym 29475 rx_09_fifo.rd_addr[0]
.sym 29480 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29481 rx_09_fifo.rd_addr[0]
.sym 29484 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29485 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29488 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29489 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29492 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29493 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29496 rx_09_fifo.rd_addr[5]
.sym 29497 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29500 rx_09_fifo.rd_addr[6]
.sym 29501 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29504 rx_09_fifo.rd_addr[7]
.sym 29505 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29508 rx_09_fifo.rd_addr[8]
.sym 29509 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29512 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29513 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29516 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29517 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29518 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29523 rx_09_fifo.rd_addr[0]
.sym 29524 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29525 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29528 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29529 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29530 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 29531 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 29532 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 29533 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 29534 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29535 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29536 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29537 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29538 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29539 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29540 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29541 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29542 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29543 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29545 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29546 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29547 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29548 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29552 rx_09_fifo.rd_addr[0]
.sym 29553 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29554 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 29560 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29561 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29562 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29567 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29568 rx_09_fifo.rd_addr[6]
.sym 29569 rx_09_fifo.rd_addr[7]
.sym 29570 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29576 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29577 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 29580 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29581 rx_09_fifo.rd_addr[5]
.sym 29583 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29584 rx_09_fifo.rd_addr[5]
.sym 29585 rx_09_fifo.rd_addr[6]
.sym 29588 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 29589 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29590 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29591 rx_09_fifo.rd_addr[8]
.sym 29592 rx_09_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 29593 rx_09_fifo.rd_addr[7]
.sym 29594 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29595 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29596 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 29597 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29598 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29599 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29600 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29601 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29606 rx_09_fifo.wr_addr_gray_rd[8]
.sym 29610 rx_09_fifo.wr_addr_gray[4]
.sym 29614 rx_09_fifo.wr_addr[8]
.sym 29618 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29622 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29626 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29630 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29634 w_rx_data[0]
.sym 29642 w_rx_data[1]
.sym 29659 rx_09_fifo.wr_addr[0]
.sym 29660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 29661 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29666 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29669 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29706 rx_09_fifo.wr_addr_gray[7]
.sym 29714 rx_09_fifo.wr_addr_gray[3]
.sym 29763 rx_24_fifo.rd_addr[0]
.sym 29768 rx_24_fifo.rd_addr[1]
.sym 29769 rx_24_fifo.rd_addr[0]
.sym 29772 rx_24_fifo.rd_addr[2]
.sym 29773 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29776 rx_24_fifo.rd_addr[3]
.sym 29777 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29780 rx_24_fifo.rd_addr[4]
.sym 29781 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29784 rx_24_fifo.rd_addr[5]
.sym 29785 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29788 rx_24_fifo.rd_addr[6]
.sym 29789 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29792 rx_24_fifo.rd_addr[7]
.sym 29793 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29796 rx_24_fifo.rd_addr[8]
.sym 29797 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29801 rx_24_fifo.rd_addr[0]
.sym 29802 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29806 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29812 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29813 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29814 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29815 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29816 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29817 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 29818 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29824 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29825 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29828 w_rx_24_fifo_pull
.sym 29829 i_rst_b$SB_IO_IN
.sym 29830 rx_24_fifo.mem_i.0.0_RDATA_2[0]
.sym 29831 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 29832 rx_24_fifo.mem_i.0.0_RDATA_2[2]
.sym 29833 smi_ctrl_ins.int_cnt_24[3]
.sym 29834 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29840 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29841 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29842 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29843 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29844 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29845 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29849 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29850 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 29851 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29852 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29853 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 29854 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29858 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29862 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 29866 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29872 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29873 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29874 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29878 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 29879 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29880 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29881 w_rx_24_fifo_pull
.sym 29882 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29886 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 29891 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 29896 rx_24_fifo.wr_addr[2]
.sym 29897 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 29900 rx_24_fifo.wr_addr[3]
.sym 29901 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29904 rx_24_fifo.wr_addr[4]
.sym 29905 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29908 rx_24_fifo.wr_addr[5]
.sym 29909 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 29910 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29912 rx_24_fifo.wr_addr[6]
.sym 29913 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 29916 rx_24_fifo.wr_addr[7]
.sym 29917 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 29920 rx_24_fifo.wr_addr[8]
.sym 29921 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 29924 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 29925 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 29930 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29931 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29932 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29933 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[6]
.sym 29938 rx_24_fifo.wr_addr[8]
.sym 29943 w_debug_fifo_push
.sym 29944 w_rx_24_fifo_data[17]
.sym 29945 w_rx_24_fifo_push
.sym 29949 w_debug_fifo_push
.sym 29950 rx_24_fifo.wr_addr_gray_rd[8]
.sym 29954 w_rx_09_fifo_empty
.sym 29974 w_rx_24_fifo_empty
.sym 29982 w_rx_09_fifo_full
.sym 29992 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 29993 i_rst_b$SB_IO_IN
.sym 30001 sys_ctrl_ins.debug_smi_test_SB_DFFESR_Q_E
.sym 30014 w_tx_data_sys[0]
.sym 30015 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30016 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30017 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30020 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30021 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30022 w_tx_data_smi[0]
.sym 30023 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30024 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30025 w_tx_data_io[0]
.sym 30026 w_tx_data_smi[1]
.sym 30027 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30028 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30029 w_tx_data_io[1]
.sym 30030 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30031 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 30032 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 30033 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 30036 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 30037 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30039 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30040 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30041 i_rst_b$SB_IO_IN
.sym 30045 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30050 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30055 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30056 spi_if_ins.state_if[0]
.sym 30057 spi_if_ins.state_if[1]
.sym 30059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30060 spi_if_ins.state_if[1]
.sym 30061 spi_if_ins.state_if[0]
.sym 30063 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30064 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30065 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30066 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30067 spi_if_ins.state_if[0]
.sym 30068 spi_if_ins.state_if[1]
.sym 30069 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30071 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30072 spi_if_ins.state_if[0]
.sym 30073 spi_if_ins.state_if[1]
.sym 30074 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30075 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30076 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30077 i_rst_b$SB_IO_IN
.sym 30080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30081 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30082 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30086 w_fetch
.sym 30087 w_cs[0]
.sym 30088 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30089 w_load
.sym 30090 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30091 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30092 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30093 i_rst_b$SB_IO_IN
.sym 30094 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 30099 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30100 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 30101 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 30103 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30104 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30105 i_rst_b$SB_IO_IN
.sym 30107 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 30108 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30109 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30112 spi_if_ins.state_if[0]
.sym 30113 spi_if_ins.state_if[1]
.sym 30118 o_led0$SB_IO_OUT
.sym 30119 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30120 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 30121 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 30123 w_fetch
.sym 30124 w_cs[1]
.sym 30125 w_load
.sym 30127 w_ioc[4]
.sym 30128 w_fetch
.sym 30129 w_cs[0]
.sym 30130 o_led1$SB_IO_OUT
.sym 30131 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30132 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30133 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 30136 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 30139 i_rst_b$SB_IO_IN
.sym 30140 w_cs[1]
.sym 30141 w_fetch
.sym 30143 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30144 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30145 i_rst_b$SB_IO_IN
.sym 30147 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30148 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30149 i_rst_b$SB_IO_IN
.sym 30150 w_rx_data[1]
.sym 30154 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30155 o_shdn_rx_lna$SB_IO_OUT
.sym 30156 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30157 io_ctrl_ins.debug_mode[1]
.sym 30161 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 30162 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30163 io_ctrl_ins.o_pmod[0]
.sym 30164 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30165 io_ctrl_ins.debug_mode[0]
.sym 30166 w_rx_data[0]
.sym 30170 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30171 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 30172 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30173 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30174 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30175 io_ctrl_ins.pmod_dir_state[0]
.sym 30176 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30177 io_ctrl_ins.mixer_en_state
.sym 30178 w_rx_data[2]
.sym 30190 w_rx_data[1]
.sym 30198 w_rx_data[0]
.sym 30206 w_rx_data[6]
.sym 30212 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 30213 i_rst_b$SB_IO_IN
.sym 30230 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30237 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30248 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30249 w_rx_24_fifo_data[27]
.sym 30253 i_rst_b$SB_IO_IN
.sym 30260 i_rst_b$SB_IO_IN
.sym 30261 i_smi_soe_se$SB_IO_IN
.sym 30264 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30265 w_rx_24_fifo_data[25]
.sym 30272 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30273 w_rx_24_fifo_data[29]
.sym 30274 rx_24_fifo.wr_addr_gray[0]
.sym 30278 rx_24_fifo.wr_addr_gray_rd[4]
.sym 30284 rx_24_fifo.rd_addr[0]
.sym 30285 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30287 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30288 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30289 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30290 rx_24_fifo.wr_addr_gray_rd[0]
.sym 30296 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30297 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30299 rx_24_fifo.rd_addr[0]
.sym 30300 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30301 rx_24_fifo.rd_addr[1]
.sym 30302 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30303 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30304 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30305 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30306 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30310 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30316 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30317 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30318 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30322 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30326 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30330 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30334 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30339 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30344 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30345 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30348 rx_24_fifo.wr_addr[2]
.sym 30349 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 30352 rx_24_fifo.wr_addr[3]
.sym 30353 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 30356 rx_24_fifo.wr_addr[4]
.sym 30357 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 30360 rx_24_fifo.wr_addr[5]
.sym 30361 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 30364 rx_24_fifo.wr_addr[6]
.sym 30365 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 30368 rx_24_fifo.wr_addr[7]
.sym 30369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 30372 rx_24_fifo.wr_addr[8]
.sym 30373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 30374 rx_24_fifo.wr_addr_gray[4]
.sym 30380 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30381 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30382 rx_24_fifo.wr_addr_gray_rd[3]
.sym 30386 rx_24_fifo.wr_addr_gray[3]
.sym 30390 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30391 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 30392 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30393 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30394 rx_24_fifo.wr_addr_gray_rd[7]
.sym 30400 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 30401 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30402 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30406 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 30407 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 30408 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30409 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 30411 w_rx_24_fifo_data[16]
.sym 30412 w_debug_fifo_push
.sym 30413 w_rx_24_fifo_push
.sym 30414 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30419 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30420 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30421 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30422 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30423 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30424 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30425 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30426 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30427 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30428 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30429 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30430 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 30436 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30437 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 30439 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 30440 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 30441 w_rx_24_fifo_push
.sym 30443 i_smi_a3_SB_LUT4_I2_O[3]
.sym 30444 w_rx_24_fifo_empty
.sym 30445 w_rx_09_fifo_empty
.sym 30448 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 30449 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 30454 rx_24_fifo.wr_addr_gray[7]
.sym 30470 w_rx_data[2]
.sym 30498 r_tx_data[2]
.sym 30502 r_tx_data[3]
.sym 30506 r_tx_data[5]
.sym 30510 r_tx_data[6]
.sym 30514 r_tx_data[1]
.sym 30518 r_tx_data[7]
.sym 30522 r_tx_data[0]
.sym 30526 r_tx_data[4]
.sym 30531 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30532 w_tx_data_smi[2]
.sym 30533 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 30536 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 30537 i_rst_b$SB_IO_IN
.sym 30540 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30541 w_tx_data_io[4]
.sym 30543 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30544 w_tx_data_io[5]
.sym 30545 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30548 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30549 w_tx_data_io[6]
.sym 30550 w_tx_data_smi[3]
.sym 30551 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30552 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30553 w_tx_data_io[3]
.sym 30554 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30555 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30556 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30557 i_rst_b$SB_IO_IN
.sym 30559 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30560 w_tx_data_io[7]
.sym 30561 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30563 w_tx_data_io[2]
.sym 30564 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30565 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30566 w_cs[0]
.sym 30567 w_cs[2]
.sym 30568 w_cs[3]
.sym 30569 w_cs[1]
.sym 30570 w_cs[0]
.sym 30571 w_cs[1]
.sym 30572 w_cs[3]
.sym 30573 w_cs[2]
.sym 30575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30576 i_rst_b$SB_IO_IN
.sym 30577 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30578 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 30579 i_rst_b$SB_IO_IN
.sym 30580 w_cs[2]
.sym 30581 w_fetch
.sym 30583 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30584 i_rst_b$SB_IO_IN
.sym 30585 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30586 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30592 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30593 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30594 spi_if_ins.w_rx_data[0]
.sym 30598 spi_if_ins.w_rx_data[2]
.sym 30604 w_ioc[2]
.sym 30605 w_ioc[3]
.sym 30606 w_ioc[4]
.sym 30607 w_ioc[3]
.sym 30608 w_ioc[2]
.sym 30609 w_ioc[1]
.sym 30610 spi_if_ins.w_rx_data[3]
.sym 30614 spi_if_ins.w_rx_data[1]
.sym 30618 spi_if_ins.w_rx_data[4]
.sym 30623 w_ioc[1]
.sym 30624 w_ioc[3]
.sym 30625 w_ioc[2]
.sym 30626 w_ioc[1]
.sym 30627 w_ioc[4]
.sym 30628 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30629 w_ioc[0]
.sym 30630 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30631 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30632 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30633 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 30634 io_ctrl_ins.pmod_dir_state[4]
.sym 30635 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30636 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30637 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30638 io_ctrl_ins.pmod_dir_state[3]
.sym 30639 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30640 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30641 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30643 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 30644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 30645 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 30646 w_ioc[4]
.sym 30647 w_ioc[0]
.sym 30648 w_ioc[1]
.sym 30649 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30651 w_ioc[4]
.sym 30652 w_ioc[0]
.sym 30653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 30660 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30661 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30664 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30665 i_rst_b$SB_IO_IN
.sym 30667 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30668 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30669 i_rst_b$SB_IO_IN
.sym 30672 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 30673 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30676 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 30677 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30680 i_button_SB_LUT4_I1_O[0]
.sym 30681 i_button_SB_LUT4_I1_O[1]
.sym 30684 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 30685 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 30686 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30687 o_tr_vc2$SB_IO_OUT
.sym 30688 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30689 io_ctrl_ins.rf_mode[1]
.sym 30692 io_ctrl_ins.debug_mode[0]
.sym 30693 io_ctrl_ins.debug_mode[1]
.sym 30694 w_rx_data[4]
.sym 30698 io_ctrl_ins.debug_mode[0]
.sym 30699 io_ctrl_ins.rf_mode[2]
.sym 30700 io_ctrl_ins.rf_mode[1]
.sym 30701 i_rst_b$SB_IO_IN
.sym 30702 w_rx_data[1]
.sym 30706 w_rx_data[0]
.sym 30712 io_ctrl_ins.debug_mode[1]
.sym 30713 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 30714 w_rx_data[2]
.sym 30718 w_rx_data[3]
.sym 30722 io_ctrl_ins.rf_mode[1]
.sym 30723 io_ctrl_ins.rf_mode[2]
.sym 30724 io_ctrl_ins.rf_pin_state[2]
.sym 30725 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30734 io_ctrl_ins.rf_pin_state[0]
.sym 30735 io_ctrl_ins.rf_mode[2]
.sym 30736 io_ctrl_ins.rf_mode[1]
.sym 30737 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30739 io_ctrl_ins.rf_pin_state[1]
.sym 30740 io_ctrl_ins.rf_mode[1]
.sym 30741 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30766 rx_24_fifo.rd_addr_gray_wr[0]
.sym 30778 rx_24_fifo.rd_addr_gray[0]
.sym 30788 rx_24_fifo.rd_addr[3]
.sym 30789 rx_24_fifo.rd_addr[4]
.sym 30791 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30792 rx_24_fifo.rd_addr[1]
.sym 30793 rx_24_fifo.rd_addr[2]
.sym 30794 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30800 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30801 rx_24_fifo.rd_addr[4]
.sym 30803 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30804 rx_24_fifo.rd_addr[2]
.sym 30805 rx_24_fifo.rd_addr[3]
.sym 30806 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 30807 rx_24_fifo.rd_addr[5]
.sym 30808 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 30809 rx_24_fifo.rd_addr[6]
.sym 30810 rx_24_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 30811 rx_24_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 30812 w_rx_24_fifo_empty
.sym 30813 rx_24_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 30814 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30818 rx_24_fifo.rd_addr_gray[2]
.sym 30822 rx_24_fifo.rd_addr_gray[1]
.sym 30826 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 30827 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 30828 rx_24_fifo.rd_addr[7]
.sym 30829 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 30830 rx_24_fifo.rd_addr_gray_wr[1]
.sym 30834 rx_24_fifo.rd_addr_gray_wr[5]
.sym 30838 rx_24_fifo.rd_addr_gray[3]
.sym 30842 rx_24_fifo.rd_addr_gray[5]
.sym 30846 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30847 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30848 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30849 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30852 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30853 rx_24_fifo.rd_addr[6]
.sym 30856 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30857 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30860 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30861 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30864 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30865 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30866 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 30867 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 30868 rx_24_fifo.rd_addr[8]
.sym 30869 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 30870 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 30871 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30872 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30873 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30874 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30880 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30881 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30882 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30883 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30884 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 30885 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30886 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30887 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30888 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30889 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30890 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 30891 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 30892 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 30893 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 30894 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 30895 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30896 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30897 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30899 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30900 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30901 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30902 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30903 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 30904 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30905 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30908 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30909 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30911 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30912 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30913 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 30914 rx_24_fifo.rd_addr_gray_wr[3]
.sym 30918 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30919 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30920 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30921 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30924 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 30925 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 30926 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30927 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30928 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30929 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 30930 rx_24_fifo.rd_addr[8]
.sym 30934 rx_24_fifo.rd_addr_gray_wr[2]
.sym 30938 w_rx_24_fifo_push
.sym 30939 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 30940 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 30941 w_rx_24_fifo_full
.sym 30942 rx_24_fifo.rd_addr_gray_wr[8]
.sym 30970 w_rx_24_fifo_full
.sym 30975 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30976 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30977 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30985 spi_if_ins.r_tx_byte[7]
.sym 30986 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30994 spi_if_ins.spi.r_tx_byte[1]
.sym 30995 spi_if_ins.spi.r_tx_byte[5]
.sym 30996 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30997 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31002 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31003 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31004 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31005 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31006 spi_if_ins.spi.r_tx_byte[2]
.sym 31007 spi_if_ins.spi.r_tx_byte[6]
.sym 31008 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31009 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31010 spi_if_ins.r_tx_byte[0]
.sym 31014 spi_if_ins.r_tx_byte[2]
.sym 31022 spi_if_ins.r_tx_byte[4]
.sym 31026 spi_if_ins.r_tx_byte[1]
.sym 31034 spi_if_ins.r_tx_byte[5]
.sym 31038 spi_if_ins.r_tx_byte[6]
.sym 31042 w_cs[1]
.sym 31043 w_cs[2]
.sym 31044 w_cs[3]
.sym 31045 w_cs[0]
.sym 31046 spi_if_ins.spi.r_rx_byte[6]
.sym 31050 spi_if_ins.spi.r_rx_byte[5]
.sym 31054 spi_if_ins.spi.r_rx_byte[4]
.sym 31058 spi_if_ins.spi.r_rx_byte[0]
.sym 31062 spi_if_ins.spi.r_rx_byte[3]
.sym 31066 spi_if_ins.spi.r_rx_byte[2]
.sym 31074 spi_if_ins.w_rx_data[5]
.sym 31078 spi_if_ins.w_rx_data[3]
.sym 31082 spi_if_ins.w_rx_data[1]
.sym 31086 spi_if_ins.w_rx_data[0]
.sym 31090 spi_if_ins.w_rx_data[4]
.sym 31094 w_cs[0]
.sym 31095 w_cs[1]
.sym 31096 w_cs[2]
.sym 31097 w_cs[3]
.sym 31098 spi_if_ins.w_rx_data[2]
.sym 31102 spi_if_ins.w_rx_data[6]
.sym 31106 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[0]
.sym 31107 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31108 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 31111 w_ioc[1]
.sym 31112 w_ioc[4]
.sym 31113 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31116 w_ioc[4]
.sym 31117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 31121 spi_if_ins.state_if_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 31125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31130 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31131 w_ioc[0]
.sym 31132 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 31133 w_ioc[4]
.sym 31138 w_rx_data[3]
.sym 31142 w_rx_data[4]
.sym 31146 w_ioc[0]
.sym 31147 w_ioc[4]
.sym 31148 w_ioc[1]
.sym 31149 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31151 w_ioc[0]
.sym 31152 w_ioc[4]
.sym 31153 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31154 w_rx_data[7]
.sym 31158 w_rx_data[2]
.sym 31163 w_ioc[0]
.sym 31164 w_ioc[4]
.sym 31165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R_SB_LUT4_O_I2[2]
.sym 31166 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31167 io_ctrl_ins.pmod_dir_state[2]
.sym 31168 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31169 o_shdn_tx_lna$SB_IO_OUT
.sym 31170 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31171 i_button$SB_IO_IN
.sym 31172 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31173 o_rx_h_tx_l$SB_IO_OUT
.sym 31174 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31175 o_tr_vc1_b$SB_IO_OUT
.sym 31176 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31177 io_ctrl_ins.rf_mode[2]
.sym 31178 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31179 io_ctrl_ins.pmod_dir_state[5]
.sym 31180 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31181 o_tr_vc1$SB_IO_OUT
.sym 31182 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31183 io_ctrl_ins.pmod_dir_state[7]
.sym 31184 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31185 io_ctrl_ins.o_pmod[7]
.sym 31186 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31187 io_ctrl_ins.pmod_dir_state[6]
.sym 31188 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31189 io_ctrl_ins.o_pmod[6]
.sym 31190 w_rx_data[5]
.sym 31194 w_rx_data[6]
.sym 31200 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31201 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31206 w_rx_data[0]
.sym 31210 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31211 i_config[3]$SB_IO_IN
.sym 31212 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31213 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31218 w_rx_data[1]
.sym 31298 rx_24_fifo.wr_addr_gray[2]
.sym 31307 w_debug_fifo_push
.sym 31308 w_rx_24_fifo_data[28]
.sym 31309 w_rx_24_fifo_push
.sym 31310 rx_24_fifo.wr_addr_gray_rd[2]
.sym 31319 w_rx_24_fifo_data[31]
.sym 31320 w_debug_fifo_push
.sym 31321 w_rx_24_fifo_push
.sym 31327 w_rx_24_fifo_data[27]
.sym 31328 w_debug_fifo_push
.sym 31329 w_rx_24_fifo_push
.sym 31331 w_rx_24_fifo_data[29]
.sym 31332 w_debug_fifo_push
.sym 31333 w_rx_24_fifo_push
.sym 31334 rx_24_fifo.wr_addr_gray[6]
.sym 31338 rx_24_fifo.wr_addr_gray_rd[5]
.sym 31342 rx_24_fifo.wr_addr_gray[5]
.sym 31346 rx_24_fifo.wr_addr_gray_rd[6]
.sym 31351 w_debug_fifo_push
.sym 31352 w_rx_24_fifo_data[26]
.sym 31353 w_rx_24_fifo_push
.sym 31354 rx_24_fifo.wr_addr_gray_rd[1]
.sym 31359 w_rx_24_fifo_data[24]
.sym 31360 w_debug_fifo_push
.sym 31361 w_rx_24_fifo_push
.sym 31363 w_rx_24_fifo_data[22]
.sym 31364 w_debug_fifo_push
.sym 31365 w_rx_24_fifo_push
.sym 31366 rx_24_fifo.mem_i.0.0_RDATA_1[0]
.sym 31367 rx_24_fifo.mem_i.0.0_RDATA_1[1]
.sym 31368 smi_ctrl_ins.int_cnt_24[3]
.sym 31369 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 31370 rx_24_fifo.mem_i.0.0_RDATA_5[0]
.sym 31371 rx_24_fifo.mem_i.0.0_RDATA_5[1]
.sym 31372 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 31373 smi_ctrl_ins.int_cnt_24[3]
.sym 31374 rx_24_fifo.mem_i.0.0_RDATA[0]
.sym 31375 rx_24_fifo.mem_i.0.0_RDATA[1]
.sym 31376 smi_ctrl_ins.int_cnt_24[3]
.sym 31377 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 31378 rx_24_fifo.mem_i.0.0_RDATA_3[0]
.sym 31379 rx_24_fifo.mem_i.0.0_RDATA[3]
.sym 31380 rx_24_fifo.mem_i.0.0_RDATA_3[2]
.sym 31381 smi_ctrl_ins.int_cnt_24[3]
.sym 31382 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31387 w_rx_24_fifo_data[23]
.sym 31388 w_debug_fifo_push
.sym 31389 w_rx_24_fifo_push
.sym 31391 w_rx_24_fifo_data[25]
.sym 31392 w_debug_fifo_push
.sym 31393 w_rx_24_fifo_push
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31399 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31407 w_debug_fifo_push
.sym 31408 w_rx_24_fifo_data[20]
.sym 31409 w_rx_24_fifo_push
.sym 31411 w_debug_fifo_push
.sym 31412 w_rx_24_fifo_data[21]
.sym 31413 w_rx_24_fifo_push
.sym 31415 w_rx_24_fifo_data[18]
.sym 31416 w_debug_fifo_push
.sym 31417 w_rx_24_fifo_push
.sym 31419 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31420 $PACKER_VCC_NET
.sym 31421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31445 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31448 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31449 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31453 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31455 w_rx_24_fifo_data[19]
.sym 31456 w_debug_fifo_push
.sym 31457 w_rx_24_fifo_push
.sym 31466 i_ss$SB_IO_IN
.sym 31467 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31468 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31469 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31470 spi_if_ins.spi.SCKr[2]
.sym 31471 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31472 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31473 spi_if_ins.spi.SCKr[1]
.sym 31475 spi_if_ins.r_tx_byte[7]
.sym 31476 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31477 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31479 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31480 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31481 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31483 spi_if_ins.spi.SCKr[2]
.sym 31484 spi_if_ins.spi.SCKr[1]
.sym 31485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31495 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31496 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31497 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31498 spi_if_ins.r_tx_byte[7]
.sym 31502 spi_if_ins.spi.r_tx_byte[3]
.sym 31503 spi_if_ins.spi.r_tx_byte[7]
.sym 31504 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31505 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31508 i_ss$SB_IO_IN
.sym 31509 spi_if_ins.r_tx_data_valid
.sym 31510 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31511 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31512 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31513 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31514 spi_if_ins.r_tx_byte[3]
.sym 31522 i_mosi$SB_IO_IN
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31534 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31550 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31560 i_ss$SB_IO_IN
.sym 31561 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31562 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31576 spi_if_ins.spi.r3_rx_done
.sym 31577 spi_if_ins.spi.r2_rx_done
.sym 31578 spi_if_ins.spi.r2_rx_done
.sym 31586 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31590 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31594 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31598 i_mosi$SB_IO_IN
.sym 31602 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31614 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31626 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 31650 w_rx_data[3]
.sym 31654 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31655 i_config[1]$SB_IO_IN
.sym 31656 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31657 io_ctrl_ins.o_pmod[4]
.sym 31658 w_rx_data[4]
.sym 31670 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31671 i_config[0]$SB_IO_IN
.sym 31672 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31673 io_ctrl_ins.o_pmod[3]
.sym 31674 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31675 io_ctrl_ins.o_pmod[2]
.sym 31676 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31677 io_ctrl_ins.rf_mode[0]
.sym 31678 w_rx_data[2]
.sym 31690 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31691 i_config[2]$SB_IO_IN
.sym 31692 i_button_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31693 io_ctrl_ins.o_pmod[5]
.sym 31694 w_rx_data[7]
.sym 31706 w_rx_data[6]
.sym 31710 w_rx_data[5]
.sym 31715 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31716 io_ctrl_ins.rf_pin_state[6]
.sym 31717 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31727 io_ctrl_ins.rf_pin_state[7]
.sym 31728 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31729 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31738 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31739 io_ctrl_ins.rf_mode[0]
.sym 31740 io_ctrl_ins.rf_mode[2]
.sym 31741 io_ctrl_ins.rf_mode[1]
.sym 31766 w_rx_data[7]
.sym 31781 i_ss$SB_IO_IN
.sym 31846 i_sck$SB_IO_IN
.sym 31858 rx_24_fifo.wr_addr_gray[1]
.sym 31862 spi_if_ins.spi.SCKr[0]
.sym 31890 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 31914 rx_24_fifo.rd_addr_gray[4]
.sym 31930 rx_24_fifo.rd_addr_gray_wr[4]
.sym 31998 spi_if_ins.spi.SCKr[1]
.sym 32016 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32017 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32022 w_rx_24_fifo_full
.sym 32023 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32024 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32025 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32046 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32070 w_cs[0]
.sym 32071 w_cs[1]
.sym 32072 w_cs[2]
.sym 32073 w_cs[3]
.sym 32090 spi_if_ins.spi.r_rx_done
.sym 32104 spi_if_ins.w_rx_data[5]
.sym 32105 spi_if_ins.w_rx_data[6]
.sym 32116 spi_if_ins.w_rx_data[6]
.sym 32117 spi_if_ins.w_rx_data[5]
.sym 32120 spi_if_ins.w_rx_data[6]
.sym 32121 spi_if_ins.w_rx_data[5]
.sym 32128 spi_if_ins.w_rx_data[6]
.sym 32129 spi_if_ins.w_rx_data[5]
.sym 32130 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 32131 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32132 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32133 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32137 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32142 spi_if_ins.spi.r_rx_byte[7]
.sym 32154 spi_if_ins.spi.r_rx_byte[1]
.sym 32166 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32167 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32168 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 32169 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32174 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32175 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32176 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32177 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32178 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32179 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32180 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 32181 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32191 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32192 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 32193 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32194 w_rx_data[4]
.sym 32206 w_rx_data[5]
.sym 32210 w_rx_data[3]
.sym 32232 io_ctrl_ins.rf_mode[0]
.sym 32233 io_ctrl_ins.rf_mode[2]
.sym 32234 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32235 io_ctrl_ins.rf_mode[1]
.sym 32236 io_ctrl_ins.rf_pin_state[4]
.sym 32237 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32242 io_ctrl_ins.rf_pin_state[3]
.sym 32243 io_ctrl_ins.rf_mode[2]
.sym 32244 io_ctrl_ins.rf_mode[1]
.sym 32245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32254 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32255 io_ctrl_ins.rf_mode[1]
.sym 32256 io_ctrl_ins.rf_pin_state[5]
.sym 32257 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32537 r_counter
.sym 32557 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32642 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32643 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 32644 w_lvds_rx_09_d1_SB_LUT4_I2_O[3]
.sym 32645 w_lvds_rx_09_d0
