5 18 1fd81 22 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (score_ts1.vcd) 2 -o (score_ts1.cdd) 2 -v (score_ts1.v) 2 -ts (1) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 score_ts1.v 8 28 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 clock 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 score_ts1.v 12 19 1 
2 2 13 13 13 9000c 1 0 21004 0 0 1 16 0 0
2 3 13 13 13 10005 0 1 1410 0 0 1 1 clock
2 4 13 13 13 1000c 1 37 16 2 3
2 5 14 14 14 9000a 1 0 1008 0 0 32 48 14 0
2 6 14 14 14 10006 1 0 1004 0 0 32 48 0 0
2 7 14 14 14 1000c 15 41 100e 5 6 1 18 0 1 1 1 0 0
2 8 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 9 14 14 14 e0012 14 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 8 0 0 0 4
4 4 11 7 7 4
4 7 0 9 8 4
4 9 6 7 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 score_ts1.v 14 17 1 
2 10 15 15 15 40004 1 0 1008 0 0 32 48 5 0
2 11 15 15 15 30004 28 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 16 16 16 c0010 14 1 101c 0 0 1 1 clock
2 13 16 16 16 b0010 14 1b 102c 12 0 1 18 0 1 1 1 0 0
2 14 16 16 16 30007 0 1 1410 0 0 1 1 clock
2 15 16 16 16 30010 14 37 3e 13 14
4 11 11 15 0 11
4 15 0 0 0 11
3 1 main.u$2 "main.u$2" 0 score_ts1.v 21 26 1 
