/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  reg [4:0] _03_;
  wire [6:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [26:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[103]);
  assign celloutsig_1_2z = ~(in_data[124] | in_data[132]);
  assign celloutsig_0_29z = ~(celloutsig_0_27z | _00_);
  assign celloutsig_0_57z = ~((celloutsig_0_36z | celloutsig_0_7z) & (celloutsig_0_0z[1] | celloutsig_0_0z[3]));
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_6z[1]) & (celloutsig_1_5z[0] | celloutsig_1_12z));
  assign celloutsig_0_6z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ in_data[140]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[5] ^ in_data[131]);
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _13_ <= 3'h0;
    else _13_ <= { in_data[129:128], celloutsig_1_7z };
  assign out_data[130:128] = _13_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 5'h00;
    else _03_ <= in_data[34:30];
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 7'h00;
    else _15_ <= { celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _04_[6:1], _00_ } = _15_;
  reg [7:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 8'h00;
    else _16_ <= { celloutsig_0_31z[4:1], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[7:2], _01_, _02_[0] } = _16_;
  assign celloutsig_0_4z = { in_data[11], celloutsig_0_2z, celloutsig_0_0z } === { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_5z[24:18] === { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_14z[7:5], celloutsig_0_7z, celloutsig_0_14z[3:0] } > { _02_[4:3], celloutsig_0_9z, _03_ };
  assign celloutsig_1_0z = in_data[180:177] > in_data[106:103];
  assign celloutsig_1_12z = { celloutsig_1_3z[9], celloutsig_1_6z } > { in_data[117:116], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_13z = { celloutsig_1_6z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z } > { celloutsig_1_3z[6:2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z } > { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[48:42] > { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[18:15] > { celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_3z[7:6], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z } && in_data[127:119];
  assign celloutsig_1_10z = { celloutsig_1_5z[2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } && in_data[111:99];
  assign celloutsig_0_13z = _04_[5:1] && { celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[86:81], celloutsig_0_2z } < { in_data[31:29], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z[4:3], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_8z, out_data[130:128], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } < { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_16z = in_data[5] & ~(celloutsig_0_15z[1]);
  assign celloutsig_0_19z = _03_[1] & ~(celloutsig_0_15z[1]);
  assign { celloutsig_0_14z[7:5], celloutsig_0_14z[3:0] } = celloutsig_0_2z ? { 1'h1, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_8z } : { celloutsig_0_5z[10:8], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[113:112], celloutsig_1_1z, celloutsig_1_5z } !== in_data[129:124];
  assign celloutsig_1_11z = celloutsig_1_6z[4:1] !== celloutsig_1_3z[5:2];
  assign celloutsig_0_7z = & celloutsig_0_5z[16:7];
  assign celloutsig_0_27z = & in_data[22:11];
  assign celloutsig_0_58z = | celloutsig_0_8z[3:1];
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z[5:0] };
  assign celloutsig_1_3z = { in_data[124:116], celloutsig_1_1z } >> { in_data[177:169], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:3], celloutsig_1_2z } >> { in_data[176:174], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[93:90] - in_data[47:44];
  assign celloutsig_0_8z = celloutsig_0_0z - { in_data[36:34], celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[84:59], celloutsig_0_3z } ~^ in_data[37:11];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } ~^ { in_data[22:16], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_15z = _03_[4:1] ~^ { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_31z = { in_data[10:6], celloutsig_0_19z } ~^ { celloutsig_0_7z, celloutsig_0_14z[3:0], celloutsig_0_29z };
  assign _02_[1] = _01_;
  assign _04_[0] = _00_;
  assign celloutsig_0_14z[4] = celloutsig_0_7z;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
