Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\Programs\altera\12.1sp1\projects\computer\cordicFixedPoint.qsys --block-symbol-file --output-directory=G:\Programs\altera\12.1sp1\projects\computer\cordicFixedPoint --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading computer/cordicFixedPoint.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\Programs\altera\12.1sp1\projects\computer\cordicFixedPoint.qsys --synthesis=VERILOG --output-directory=G:\Programs\altera\12.1sp1\projects\computer\cordicFixedPoint\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading computer/cordicFixedPoint.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordicFixedPoint: Generating cordicFixedPoint "cordicFixedPoint" for QUARTUS_SYNTH
Info: CORDIC_0: G:/programs/altera/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 50 -name cordicFixedPoint_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 16 13 1 13
Info: CORDIC_0: Latency on Cyclone V is 4 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 1623
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordicFixedPoint" instantiated altera_CORDIC "CORDIC_0"
Info: cordicFixedPoint: Done "cordicFixedPoint" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
