{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621542943800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621542943800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 17:35:43 2021 " "Processing started: Thu May 20 17:35:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621542943800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542943800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hash_game -c hash_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off hash_game -c hash_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542943800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621542944105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621542944105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hash_game.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hash_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hash_game " "Found entity 1: hash_game" {  } { { "hash_game.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/hash_game.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file visor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 visor " "Found entity 1: visor" {  } { { "visor.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file visores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 visores " "Found entity 1: visores" {  } { { "visores.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcar-quadro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file marcar-quadro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 marcar-quadro " "Found entity 1: marcar-quadro" {  } { { "marcar-quadro.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/marcar-quadro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test-ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test-ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test-ff " "Found entity 1: test-ff" {  } { { "test-ff.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/test-ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_ff " "Found entity 1: test_ff" {  } { { "test_ff.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/test_ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prototipo_inicial_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prototipo_inicial_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prototipo_inicial_memoria " "Found entity 1: prototipo_inicial_memoria" {  } { { "prototipo_inicial_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/prototipo_inicial_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prototipo_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prototipo_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prototipo_memoria " "Found entity 1: prototipo_memoria" {  } { { "prototipo_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/prototipo_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria1bit " "Found entity 1: memoria1bit" {  } { { "memoria1bit.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542960963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542960963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_se_venceu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verificar_se_venceu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_se_venceu " "Found entity 1: verificar_se_venceu" {  } { { "verificar_se_venceu.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_venceu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_18x9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_18x9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_18x9 " "Found entity 1: multiplexador_18x9" {  } { { "multiplexador_18x9.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/multiplexador_18x9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18x9_extendido.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux18x9_extendido.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux18x9_extendido " "Found entity 1: mux18x9_extendido" {  } { { "mux18x9_extendido.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux18x9_extendido.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_se_disponivel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verificar_se_disponivel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_se_disponivel " "Found entity 1: verificar_se_disponivel" {  } { { "verificar_se_disponivel.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_disponivel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Found entity 1: mux8x4" {  } { { "mux8x4.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux8x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecionado_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selecionado_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selecionado_memoria " "Found entity 1: selecionado_memoria" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogo_da_velha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jogo_da_velha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jogo_da_velha " "Found entity 1: jogo_da_velha" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542961175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jogo_da_velha " "Elaborating entity \"jogo_da_velha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621542961441 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL " "Converted elements in bus name \"SEL\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL\[3..0\] SEL3..0 " "Converted element name(s) from \"SEL\[3..0\]\" to \"SEL3..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961500 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961500 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL1 " "Converted elements in bus name \"SEL1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL1\[3..0\] SEL13..0 " "Converted element name(s) from \"SEL1\[3..0\]\" to \"SEL13..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961500 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961500 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL2 " "Converted elements in bus name \"SEL2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL2\[3..0\] SEL23..0 " "Converted element name(s) from \"SEL2\[3..0\]\" to \"SEL23..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961500 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961500 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst35436 " "Block or symbol \"AND2\" of instance \"inst35436\" overlaps another block or symbol" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 480 1384 1448 528 "inst35436" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1621542961501 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst23345 " "Block or symbol \"VCC\" of instance \"inst23345\" overlaps another block or symbol" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 272 1368 1384 304 "inst23345" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1621542961501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_se_venceu verificar_se_venceu:inst2464 " "Elaborating entity \"verificar_se_venceu\" for hierarchy \"verificar_se_venceu:inst2464\"" {  } { { "jogo_da_velha.bdf" "inst2464" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1232 632 760 -1000 "inst2464" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador-2-1.bdf 1 1 " "Using design file multiplexador-2-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621542961626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 verificar_se_venceu:inst2464\|multiplexador-2-1:inst12 " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"verificar_se_venceu:inst2464\|multiplexador-2-1:inst12\"" {  } { { "verificar_se_venceu.bdf" "inst12" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_venceu.bdf" { { 648 648 744 744 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18x9_extendido mux18x9_extendido:inst13 " "Elaborating entity \"mux18x9_extendido\" for hierarchy \"mux18x9_extendido:inst13\"" {  } { { "jogo_da_velha.bdf" "inst13" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -920 632 760 -640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_18x9 mux18x9_extendido:inst13\|multiplexador_18x9:inst99 " "Elaborating entity \"multiplexador_18x9\" for hierarchy \"mux18x9_extendido:inst13\|multiplexador_18x9:inst99\"" {  } { { "mux18x9_extendido.bdf" "inst99" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux18x9_extendido.bdf" { { 168 360 520 264 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:J2_MEMO " "Elaborating entity \"memoria\" for hierarchy \"memoria:J2_MEMO\"" {  } { { "jogo_da_velha.bdf" "J2_MEMO" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -472 968 1144 -344 "J2_MEMO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria1bit memoria:J2_MEMO\|memoria1bit:inst2 " "Elaborating entity \"memoria1bit\" for hierarchy \"memoria:J2_MEMO\|memoria1bit:inst2\"" {  } { { "memoria.bdf" "inst2" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { { 104 688 808 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor memoria:J2_MEMO\|seletor:inst " "Elaborating entity \"seletor\" for hierarchy \"memoria:J2_MEMO\|seletor:inst\"" {  } { { "memoria.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { { 472 176 304 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_se_disponivel verificar_se_disponivel:inst17 " "Elaborating entity \"verificar_se_disponivel\" for hierarchy \"verificar_se_disponivel:inst17\"" {  } { { "jogo_da_velha.bdf" "inst17" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -120 616 744 72 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecionado_memoria selecionado_memoria:inst6 " "Elaborating entity \"selecionado_memoria\" for hierarchy \"selecionado_memoria:inst6\"" {  } { { "jogo_da_velha.bdf" "inst6" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[0\] SEL1 " "Bus \"SEL1\[0\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 152 280 344 169 "SEL1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[0\] SEL2 " "Bus \"SEL2\[0\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 184 272 344 201 "SEL2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[1\] SEL1 " "Bus \"SEL1\[1\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 256 264 344 273 "SEL1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[1\] SEL2 " "Bus \"SEL2\[1\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 288 256 344 305 "SEL2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[2\] SEL1 " "Bus \"SEL1\[2\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 360 248 344 377 "SEL1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[2\] SEL2 " "Bus \"SEL2\[2\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 392 240 344 409 "SEL2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[3\] SEL1 " "Bus \"SEL1\[3\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 464 232 344 481 "SEL1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[3\] SEL2 " "Bus \"SEL2\[3\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 496 224 344 513 "SEL2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL " "Converted elements in bus name \"SEL\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL\[3..0\] SEL3..0 " "Converted element name(s) from \"SEL\[3..0\]\" to \"SEL3..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 56 848 1024 72 "SEL\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961775 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 56 848 1024 72 "SEL\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL1 " "Converted elements in bus name \"SEL1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL1\[3..0\] SEL13..0 " "Converted element name(s) from \"SEL1\[3..0\]\" to \"SEL13..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961776 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL2 " "Converted elements in bus name \"SEL2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL2\[3..0\] SEL23..0 " "Converted element name(s) from \"SEL2\[3..0\]\" to \"SEL23..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621542961776 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621542961776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "jogo_da_velha.bdf" "inst1" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 472 1032 1216 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visores visores:VISORES " "Elaborating entity \"visores\" for hierarchy \"visores:VISORES\"" {  } { { "jogo_da_velha.bdf" "VISORES" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -920 344 536 -672 "VISORES" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visor visores:VISORES\|visor:VISOR0 " "Elaborating entity \"visor\" for hierarchy \"visores:VISORES\|visor:VISOR0\"" {  } { { "visores.bdf" "VISOR0" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visores.bdf" { { 80 504 680 176 "VISOR0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod7segment.bdf 1 1 " "Using design file decod7segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod7segment " "Found entity 1: decod7segment" {  } { { "decod7segment.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/decod7segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621542961835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621542961835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segment visores:VISORES\|visor:VISOR0\|decod7segment:inst " "Elaborating entity \"decod7segment\" for hierarchy \"visores:VISORES\|visor:VISOR0\|decod7segment:inst\"" {  } { { "visor.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visor.bdf" { { 128 728 824 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542961835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[5\] VCC " "Pin \"QUADRO0\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[3\] VCC " "Pin \"QUADRO0\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[2\] VCC " "Pin \"QUADRO0\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[0\] VCC " "Pin \"QUADRO0\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[5\] VCC " "Pin \"QUADRO1\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[3\] VCC " "Pin \"QUADRO1\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[2\] VCC " "Pin \"QUADRO1\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[0\] VCC " "Pin \"QUADRO1\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[5\] VCC " "Pin \"QUADRO2\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[3\] VCC " "Pin \"QUADRO2\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[2\] VCC " "Pin \"QUADRO2\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[0\] VCC " "Pin \"QUADRO2\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[5\] VCC " "Pin \"QUADRO3\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[3\] VCC " "Pin \"QUADRO3\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[2\] VCC " "Pin \"QUADRO3\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[0\] VCC " "Pin \"QUADRO3\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[5\] VCC " "Pin \"QUADRO4\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[3\] VCC " "Pin \"QUADRO4\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[2\] VCC " "Pin \"QUADRO4\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[0\] VCC " "Pin \"QUADRO4\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[5\] VCC " "Pin \"QUADRO5\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[3\] VCC " "Pin \"QUADRO5\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[2\] VCC " "Pin \"QUADRO5\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[0\] VCC " "Pin \"QUADRO5\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[5\] VCC " "Pin \"QUADRO6\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[3\] VCC " "Pin \"QUADRO6\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[2\] VCC " "Pin \"QUADRO6\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[0\] VCC " "Pin \"QUADRO6\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[5\] VCC " "Pin \"QUADRO7\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[3\] VCC " "Pin \"QUADRO7\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[2\] VCC " "Pin \"QUADRO7\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[0\] VCC " "Pin \"QUADRO7\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[5\] VCC " "Pin \"QUADRO8\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[3\] VCC " "Pin \"QUADRO8\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[2\] VCC " "Pin \"QUADRO8\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[0\] VCC " "Pin \"QUADRO8\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621542964124 "|jogo_da_velha|QUADRO8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621542964124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621542964434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621542966146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621542966146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621542967156 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621542967156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621542967156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621542967156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621542967187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 17:36:07 2021 " "Processing ended: Thu May 20 17:36:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621542967187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621542967187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621542967187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621542967187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621542971086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621542971086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 17:36:08 2021 " "Processing started: Thu May 20 17:36:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621542971086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621542971086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hash_game -c hash_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hash_game -c hash_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621542971086 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621542971166 ""}
{ "Info" "0" "" "Project  = hash_game" {  } {  } 0 0 "Project  = hash_game" 0 0 "Fitter" 0 0 1621542971167 ""}
{ "Info" "0" "" "Revision = hash_game" {  } {  } 0 0 "Revision = hash_game" 0 0 "Fitter" 0 0 1621542971199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621542971296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621542971296 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "hash_game EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design hash_game" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1621542971734 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1621542971734 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621542971965 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621542971965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621542972529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621542972698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621542973765 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621542973765 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621542973765 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621542973765 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621542973877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621542973877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621542973877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621542973877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621542973877 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621542973877 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621542973968 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "88 88 " "No exact pin location assignment(s) for 88 pins of 88 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621542974749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hash_game.sdc " "Synopsys Design Constraints File file not found: 'hash_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621542976000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621542976014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621542976019 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1621542976023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621542976025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621542976099 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 864 656 672 1032 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621542976099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621542976486 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621542976488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621542976488 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621542976489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621542976498 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621542976499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621542976499 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621542976500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621542976542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621542976543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621542976543 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "87 unused 2.5V 11 76 0 " "Number of I/O pins in group: 87 (unused VREF, 2.5V VCCIO, 11 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1621542976565 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1621542976565 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1621542976565 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621542976566 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1621542976566 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1621542976566 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621542976676 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621542976864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621542977737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621542977931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621542978020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621542979753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621542979753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621542980074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/20.1/hash_game/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621542980760 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621542980760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621542982198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621542982198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621542982204 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621542982509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621542982634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621542982949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621542982949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621542983130 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621542984203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/20.1/hash_game/output_files/hash_game.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/20.1/hash_game/output_files/hash_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621542986786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621542987709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 17:36:27 2021 " "Processing ended: Thu May 20 17:36:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621542987709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621542987709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621542987709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621542987709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621543003871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621543003871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 17:36:43 2021 " "Processing started: Thu May 20 17:36:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621543003871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621543003871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hash_game -c hash_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hash_game -c hash_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621543003871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621543004747 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621543005727 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621543005762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621543006500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 17:36:46 2021 " "Processing ended: Thu May 20 17:36:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621543006500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621543006500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621543006500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621543006500 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621543007426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621543008399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621543008399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 17:36:47 2021 " "Processing started: Thu May 20 17:36:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621543008399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621543008399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hash_game -c hash_game " "Command: quartus_sta hash_game -c hash_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621543008399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621543009138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621543009360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621543009360 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621543009427 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621543009428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hash_game.sdc " "Synopsys Design Constraints File file not found: 'hash_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621543009676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543009677 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621543009678 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621543009678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621543009681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621543009681 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621543009683 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621543009769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621543009806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621543009806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.541 " "Worst-case setup slack is -1.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541             -35.482 CLK  " "   -1.541             -35.482 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543009807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543009809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543009810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543009812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 CLK  " "   -3.000             -36.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543009813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543009813 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621543009870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621543009907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621543010659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621543010689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621543010693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621543010693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.263 " "Worst-case setup slack is -1.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263             -28.333 CLK  " "   -1.263             -28.333 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLK  " "    0.297               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543010698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543010699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 CLK  " "   -3.000             -36.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010701 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621543010724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621543010795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621543010797 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621543010797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.450 " "Worst-case setup slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -7.563 CLK  " "   -0.450              -7.563 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK  " "    0.179               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543010804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621543010806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.242 CLK  " "   -3.000             -38.242 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621543010808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621543010808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621543011418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621543011419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621543011469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 17:36:51 2021 " "Processing ended: Thu May 20 17:36:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621543011469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621543011469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621543011469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621543011469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621543012198 ""}
