--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.299ns.
--------------------------------------------------------------------------------
Slack:     3.701ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    2.299ns skew meets   6.000ns timing constraint by 3.701ns
From                         To                           Delay(ns)  Skew(ns)
R7.I                         OLOGIC_X0Y82.CLK0                2.415  0.592
R7.I                         OLOGIC_X0Y96.CLK0                4.055  2.232
R7.I                         OLOGIC_X0Y99.CLK0                4.122  2.299
R7.I                         OLOGIC_X0Y85.CLK0                2.147  0.324
R7.I                         OLOGIC_X0Y84.CLK0                2.147  0.324
R7.I                         SLICE_X0Y109.CLK                 2.449  0.626
R7.I                         SLICE_X0Y110.CLK                 2.617  0.794
R7.I                         SLICE_X0Y111.CLK                 2.789  0.966
R7.I                         SLICE_X1Y109.CLK                 2.449  0.626
R7.I                         SLICE_X1Y111.CLK                 2.789  0.966
R7.I                         SLICE_X3Y109.CLK                 2.359  0.536
R7.I                         SLICE_X4Y109.CLK                 2.698  0.875
R7.I                         SLICE_X5Y108.CLK                 2.706  0.883
R7.I                         SLICE_X5Y109.CLK                 2.698  0.875
R7.I                         SLICE_X5Y110.CLK                 2.867  1.044
R7.I                         SLICE_X5Y111.CLK                 3.030  1.207
R7.I                         SLICE_X6Y107.CLK                 2.913  1.090
R7.I                         SLICE_X7Y107.CLK                 2.913  1.090
R7.I                         SLICE_X11Y109.AX                 2.874  1.051

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.805ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 1)
  Clock Path Skew:      -0.875ns (1.817 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.CQ      Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    SLICE_X5Y109.C2      net (fanout=2)        0.601   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
    SLICE_X5Y109.C       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.851   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.470ns logic, 2.452ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.875ns (1.817 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X5Y109.C3      net (fanout=4)        0.312   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X5Y109.C       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.851   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.453ns logic, 2.163ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.702ns (1.990 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.AQ      Tcko                  0.408   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X4Y109.D2      net (fanout=2)        0.613   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X4Y109.DMUX    Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.873   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.462ns logic, 2.486ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.702ns (1.990 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X4Y109.D3      net (fanout=4)        0.299   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X4Y109.DMUX    Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.873   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.445ns logic, 2.172ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Clock Path Skew:      -0.702ns (1.990 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.AMUX    Tshcko                0.455   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    SLICE_X4Y109.D5      net (fanout=2)        0.238   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<1>
    SLICE_X4Y109.D       Tilo                  0.205   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.521   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.463ns logic, 1.759ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.702ns (1.990 - 2.692)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X4Y109.D3      net (fanout=4)        0.299   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X4Y109.D       Tilo                  0.205   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.521   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.399ns logic, 1.820ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X0Y111.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.BQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    SLICE_X0Y111.B5      net (fanout=3)        0.080   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
    SLICE_X0Y111.CLK     Tah         (-Th)    -0.121   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mmux_gc0.count[3]_GND_22_o_mux_2_OUT41
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (SLICE_X3Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    SLICE_X3Y109.C5      net (fanout=1)        0.051   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>
    SLICE_X3Y109.CLK     Tah         (-Th)    -0.155   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>_rt
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (SLICE_X1Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    SLICE_X1Y111.AX      net (fanout=4)        0.156   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>
    SLICE_X1Y111.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.259ns logic, 0.156ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.578ns.
--------------------------------------------------------------------------------
Slack:     4.422ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    1.578ns skew meets   6.000ns timing constraint by 4.422ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y106.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y98.CLK0                2.430  0.594
V4.I                         ILOGIC_X0Y101.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y100.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y103.CLK0               2.430  0.594
V4.I                         SLICE_X0Y117.CLK                 3.011  1.175
V4.I                         SLICE_X0Y118.CLK                 3.181  1.345
V4.I                         SLICE_X0Y119.CLK                 3.306  1.470
V4.I                         SLICE_X0Y120.CLK                 3.201  1.365
V4.I                         SLICE_X1Y116.CLK                 2.990  1.154
V4.I                         SLICE_X1Y117.CLK                 3.011  1.175
V4.I                         SLICE_X1Y119.CLK                 3.306  1.470
V4.I                         SLICE_X2Y116.CLK                 2.904  1.068
V4.I                         SLICE_X3Y116.CLK                 2.904  1.068
V4.I                         SLICE_X6Y119.CLK                 3.414  1.578

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.074ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (SLICE_X6Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.813ns (3.234 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    SLICE_X6Y119.CX      net (fanout=1)        1.978   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
    SLICE_X6Y119.CLK     Tds                  -0.066   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.926ns logic, 1.978ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X6Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.811ns (3.234 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y98.Q4      Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    SLICE_X6Y119.BX      net (fanout=1)        1.966   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
    SLICE_X6Y119.CLK     Tds                  -0.093   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.899ns logic, 1.966ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (SLICE_X6Y119.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.811ns (3.234 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y101.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    SLICE_X6Y119.BI      net (fanout=1)        1.814   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
    SLICE_X6Y119.CLK     Tds                   0.028   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (1.020ns logic, 1.814ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X0Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.473 - 0.278)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y117.DQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    SLICE_X0Y119.CX      net (fanout=2)        0.211   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
    SLICE_X0Y119.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.246ns logic, 0.211ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (SLICE_X0Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.473 - 0.278)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y117.BQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    SLICE_X0Y119.AX      net (fanout=2)        0.221   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>
    SLICE_X0Y119.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.246ns logic, 0.221ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X0Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.473 - 0.278)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y117.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    SLICE_X0Y119.BX      net (fanout=2)        0.299   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>
    SLICE_X0Y119.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.246ns logic, 0.299ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4140 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.157ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (SLICE_X69Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y174.DQ    Tcko                  0.391   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X69Y42.AX      net (fanout=9)       12.668   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X69Y42.CLK     Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (0.454ns logic, 12.668ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E (SLICE_X36Y54.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y174.DQ    Tcko                  0.391   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X36Y54.AI      net (fanout=9)       11.933   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X36Y54.CLK     Tds                   0.038   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     12.362ns (0.429ns logic, 11.933ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X56Y44.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y174.DQ    Tcko                  0.391   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X56Y44.DI      net (fanout=9)       11.493   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X56Y44.CLK     Tds                   0.028   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     11.912ns (0.419ns logic, 11.493ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y58.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.BQ     Tcko                  0.234   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    RAMB16_X1Y58.ADDRA13 net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
    RAMB16_X1Y58.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.168ns logic, 0.146ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y58.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AQ     Tcko                  0.234   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    RAMB16_X1Y58.ADDRA12 net (fanout=5)        0.173   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>
    RAMB16_X1Y58.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.168ns logic, 0.173ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X7Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y97.CQ       Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X7Y97.DX       net (fanout=1)        0.136   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X7Y97.CLK      Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y60.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y58.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.936ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X44Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        5.883   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y84.SR      net (fanout=3)        0.926   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y84.CLK     Tsrck                 0.442   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (1.092ns logic, 6.809ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X44Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        5.883   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y84.SR      net (fanout=3)        0.926   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y84.CLK     Tsrck                 0.439   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (1.089ns logic, 6.809ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X44Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        5.883   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y84.SR      net (fanout=3)        0.926   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y84.CLK     Tsrck                 0.431   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (1.081ns logic, 6.809ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X45Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        3.605   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X45Y85.SR      net (fanout=3)        0.526   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X45Y85.CLK     Tcksr       (-Th)     0.131   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.223ns logic, 4.131ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X45Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        3.605   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X45Y85.SR      net (fanout=3)        0.526   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X45Y85.CLK     Tcksr       (-Th)     0.128   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.226ns logic, 4.131ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X45Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y90.D5      net (fanout=3)        3.605   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X49Y90.D       Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X45Y85.SR      net (fanout=3)        0.526   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X45Y85.CLK     Tcksr       (-Th)     0.121   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.233ns logic, 4.131ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.877ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X95Y150.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X95Y150.A6     net (fanout=3)        0.129   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X95Y150.CLK    Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.713ns logic, 0.129ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X95Y150.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y150.AQ     Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X95Y150.A6     net (fanout=3)        0.027   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X95Y150.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X59Y44.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.444ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.DQ      Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y90.B3      net (fanout=1)        0.670   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X49Y90.BMUX    Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y59.A3      net (fanout=16)       3.537   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.369ns logic, 6.040ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.922ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.DMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y90.D3      net (fanout=4)        0.838   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (1.329ns logic, 5.558ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.885ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.850ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.CMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X43Y90.D2      net (fanout=4)        0.801   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (1.329ns logic, 5.521ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X57Y44.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.426ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.391ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.DQ      Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y90.B3      net (fanout=1)        0.670   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X49Y90.BMUX    Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y59.A3      net (fanout=16)       3.537   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y44.SR      net (fanout=3)        1.815   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X57Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.369ns logic, 6.022ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.904ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.869ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.DMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y90.D3      net (fanout=4)        0.838   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y44.SR      net (fanout=3)        1.815   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X57Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.329ns logic, 5.540ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.867ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.CMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X43Y90.D2      net (fanout=4)        0.801   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y44.SR      net (fanout=3)        1.815   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X57Y44.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.329ns logic, 5.503ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X59Y44.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.420ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.DQ      Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y90.B3      net (fanout=1)        0.670   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X49Y90.BMUX    Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y59.A3      net (fanout=16)       3.537   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (1.345ns logic, 6.040ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.898ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.DMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y90.D3      net (fanout=4)        0.838   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (1.305ns logic, 5.558ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.861ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.CMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X43Y90.D2      net (fanout=4)        0.801   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X44Y59.A4      net (fanout=8)        2.887   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X44Y59.AMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X59Y44.SR      net (fanout=3)        1.833   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X59Y44.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.305ns logic, 5.521ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X69Y35.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.567ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y35.AQ      Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X69Y35.A5      net (fanout=2)        0.187   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X69Y35.CLK     Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.415ns logic, 0.187ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X32Y88.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.457ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y88.CQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X32Y88.CX      net (fanout=1)        0.246   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X32Y88.CLK     Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.246ns logic, 0.246ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X5Y98.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.638ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.BQ       Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X5Y98.D2       net (fanout=2)        0.258   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X5Y98.CLK      Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.415ns logic, 0.258ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X22Y40.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.442ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      6.442ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y13.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X22Y40.A6      net (fanout=11)       5.995   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (0.447ns logic, 5.995ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X22Y40.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.442ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      6.442ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y13.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X22Y40.B6      net (fanout=11)       5.995   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (0.447ns logic, 5.995ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X22Y40.C6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.419ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      6.419ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y13.AQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X22Y40.C6      net (fanout=11)       5.972   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (0.447ns logic, 5.972ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y58.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.430ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y59.B2      net (fanout=1)        0.609   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y59.B       Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X42Y59.D1      net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y59.CMUX    Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X46Y58.C2      net (fanout=1)        1.123   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X46Y58.C       Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X46Y58.B1      net (fanout=1)        0.705   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X46Y58.CLK     Tas                   0.341   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.515ns logic, 2.880ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y88.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.126ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.091ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y87.DQ      Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y87.B6      net (fanout=1)        0.304   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y87.B       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X18Y87.D5      net (fanout=2)        0.756   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y87.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X9Y88.C2       net (fanout=1)        1.126   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X9Y88.C        Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X9Y88.B4       net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X9Y88.CLK      Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.578ns logic, 2.513ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y59.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.214ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y59.B2      net (fanout=1)        0.609   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y59.B       Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X43Y59.AX      net (fanout=2)        0.876   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y59.CLK     Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.694ns logic, 1.485ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y87.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.522ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y87.DQ      Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y87.B6      net (fanout=1)        0.123   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y87.CLK     Tah         (-Th)    -0.197   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.434ns logic, 0.123ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y59.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.724ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y59.B2      net (fanout=1)        0.332   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y59.CLK     Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.427ns logic, 0.332ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y87.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.741ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y87.DQ      Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y87.B6      net (fanout=1)        0.123   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y87.B       Tilo                  0.156   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X21Y87.AX      net (fanout=2)        0.201   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y87.CLK     Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.452ns logic, 0.324ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.607ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.572ns (Levels of Logic = 0)
  Clock Path Skew:      -4.000ns (3.303 - 7.303)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y88.CQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<2>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y87.SR      net (fanout=11)       0.932   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X20Y87.CLK     Trck                  0.193   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.640ns logic, 0.932ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y60.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.443ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.DQ      Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y90.B3      net (fanout=1)        0.670   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X49Y90.BMUX    Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y69.C6      net (fanout=16)       2.590   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y69.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y60.CLK     net (fanout=4)        1.164   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.019ns logic, 4.424ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.894ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.DMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y90.D3      net (fanout=4)        0.838   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y69.C1      net (fanout=8)        1.913   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y69.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y60.CLK     net (fanout=4)        1.164   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (0.979ns logic, 3.915ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.857ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.857ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.CMUX    Tshcko                0.461   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X43Y90.D2      net (fanout=4)        0.801   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
    SLICE_X43Y90.D       Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y69.C1      net (fanout=8)        1.913   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y69.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y60.CLK     net (fanout=4)        1.164   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (0.979ns logic, 3.878ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y87.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.259ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.259ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.DQ      Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y90.B3      net (fanout=1)        0.670   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X49Y90.BMUX    Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y86.A3      net (fanout=16)       1.285   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y86.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X20Y87.CLK     net (fanout=4)        1.341   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.963ns logic, 3.296ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.210ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.BQ      Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X40Y86.C4      net (fanout=7)        1.382   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X40Y86.CMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X40Y86.A2      net (fanout=2)        0.632   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X40Y86.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X20Y87.CLK     net (fanout=4)        1.341   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.855ns logic, 3.355ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.176ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.CQ      Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X40Y86.C1      net (fanout=7)        1.348   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X40Y86.CMUX    Tilo                  0.261   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X40Y86.A2      net (fanout=2)        0.632   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X40Y86.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X20Y87.CLK     net (fanout=4)        1.341   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (0.855ns logic, 3.321ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.153ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.659ns (Levels of Logic = 0)
  Clock Path Skew:      4.527ns (5.443 - 0.916)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.AQ      Tcko                  0.368   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X42Y60.SR      net (fanout=11)       1.096   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X42Y60.CLK     Tremck      (-Th)    -0.195   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.563ns logic, 1.096ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.164ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      -0.356ns (2.783 - 3.139)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y88.CQ      Tcko                  0.234   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<2>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y87.SR      net (fanout=11)       0.526   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X20Y87.CLK     Tremck      (-Th)    -0.083   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.317ns logic, 0.526ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.458ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.874 - 0.814)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y142.AQ     Tcko                  0.408   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X65Y125.B5     net (fanout=1)        2.784   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X65Y125.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.635ns logic, 2.784ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.597ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y125.AQ     Tcko                  0.408   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X65Y125.B2     net (fanout=1)        1.927   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X65Y125.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.635ns logic, 1.927ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.637ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.247 - 0.259)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y126.AQ     Tcko                  0.408   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X65Y125.B1     net (fanout=3)        0.891   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X65Y125.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.635ns logic, 0.891ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.895ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.081 - 0.075)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y126.AQ     Tcko                  0.200   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X65Y125.B1     net (fanout=3)        0.546   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X65Y125.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.355ns logic, 0.546ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.566ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y125.AQ     Tcko                  0.200   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X65Y125.B2     net (fanout=1)        1.246   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X65Y125.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.355ns logic, 1.246ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X65Y125.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.947ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.610 - 0.516)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y142.AQ     Tcko                  0.200   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X65Y125.B5     net (fanout=1)        1.686   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X65Y125.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.355ns logic, 1.686ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X42Y108.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.042ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.CQ     Tcko                  0.408   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X42Y108.AX     net (fanout=3)        0.399   mb_system_i/microblaze_0_interrupt
    SLICE_X42Y108.CLK    Tdick                 0.136   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.544ns logic, 0.399ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X42Y108.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.485ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.CQ     Tcko                  0.200   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X42Y108.AX     net (fanout=3)        0.237   mb_system_i/microblaze_0_interrupt
    SLICE_X42Y108.CLK    Tckdi       (-Th)    -0.048   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.248ns logic, 0.237ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X32Y135.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.505ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.505ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y135.CLK    net (fanout=1872)     1.264   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.800ns logic, 2.705ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y135.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.505ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.505ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y135.CLK    net (fanout=1872)     1.264   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.800ns logic, 2.705ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y135.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.505ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.505ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y135.CLK    net (fanout=1872)     1.264   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.800ns logic, 2.705ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y135.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.673ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.673ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y135.BQ     Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X32Y135.CX     net (fanout=1)        0.425   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X32Y135.CLK    Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.248ns logic, 0.425ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y135.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.693ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y135.AQ     Tcko                  0.200   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X32Y135.BX     net (fanout=1)        0.445   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X32Y135.CLK    Tckdi       (-Th)    -0.048   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.248ns logic, 0.445ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X32Y135.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.086ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y136.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X33Y135.A6     net (fanout=2)        0.148   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X33Y135.A      Tilo                  0.156   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe<2>
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X32Y135.SR     net (fanout=1)        0.471   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X32Y135.CLK    Tremck      (-Th)    -0.117   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.471ns logic, 0.619ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X32Y120.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.586ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y120.CLK    net (fanout=1872)     1.345   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.800ns logic, 2.786ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y120.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.586ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y120.CLK    net (fanout=1872)     1.345   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.800ns logic, 2.786ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y120.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.586ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1368.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X32Y120.CLK    net (fanout=1872)     1.345   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.800ns logic, 2.786ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y120.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.379ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y120.CQ     Tcko                  0.200   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X32Y120.DX     net (fanout=1)        0.131   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X32Y120.CLK    Tckdi       (-Th)    -0.048   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y120.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.562ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y120.BQ     Tcko                  0.200   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X32Y120.CX     net (fanout=1)        0.314   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X32Y120.CLK    Tckdi       (-Th)    -0.048   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.248ns logic, 0.314ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X32Y120.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.393ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.594 - 0.504)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y136.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X33Y126.A5     net (fanout=2)        0.655   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X33Y126.A      Tilo                  0.156   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X32Y120.SR     net (fanout=1)        0.336   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X32Y120.CLK    Tremck      (-Th)    -0.138   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.492ns logic, 0.991ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X34Y138.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.186ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X34Y138.AX     net (fanout=3)        0.555   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X34Y138.CLK    Tdick                 0.136   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.527ns logic, 0.555ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X34Y138.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.543ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      0.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X34Y138.AX     net (fanout=3)        0.303   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X34Y138.CLK    Tckdi       (-Th)    -0.048   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.246ns logic, 0.303ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X54Y126.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.888ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.872 - 0.801)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X54Y126.SR     net (fanout=3)        2.051   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X54Y126.CLK    Tsrck                 0.418   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.809ns logic, 2.051ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X54Y126.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.367ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.608 - 0.503)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X54Y126.SR     net (fanout=3)        1.244   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X54Y126.CLK    Tcksr       (-Th)    -0.030   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.228ns logic, 1.244ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X54Y129.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.424ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.245 - 0.244)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X54Y129.SR     net (fanout=3)        1.517   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X54Y129.CLK    Tsrck                 0.418   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.809ns logic, 1.517ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X54Y129.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.096ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.079 - 0.060)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y136.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X54Y129.SR     net (fanout=3)        0.887   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X54Y129.CLK    Tcksr       (-Th)    -0.030   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.228ns logic, 0.887ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.212ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Data Path Delay:      7.244ns (Levels of Logic = 1)
  Clock Path Skew:      -1.669ns (2.974 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y82.SR      net (fanout=127)      4.444   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y82.CLK0    Tosrck                0.695   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.345ns logic, 5.899ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.982ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      7.187ns (Levels of Logic = 1)
  Clock Path Skew:      -1.496ns (3.147 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=127)      4.387   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.345ns logic, 5.842ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.982ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Data Path Delay:      7.187ns (Levels of Logic = 1)
  Clock Path Skew:      -1.496ns (3.147 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y84.SR      net (fanout=127)      4.387   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y84.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.345ns logic, 5.842ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (SLICE_X5Y110.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.023ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.622ns (2.827 - 2.205)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.CQ     Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/txcrcen_d1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg
    SLICE_X5Y110.C6      net (fanout=7)        0.483   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg
    SLICE_X5Y110.CLK     Tah         (-Th)    -0.215   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en_rstpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.415ns logic, 0.483ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (SLICE_X5Y109.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.131ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.511ns (2.716 - 2.205)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.CQ     Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/txcrcen_d1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg
    SLICE_X5Y109.A5      net (fanout=7)        0.526   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg
    SLICE_X5Y109.CLK     Tah         (-Th)    -0.215   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i_rstpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.415ns logic, 0.526ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X4Y109.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.172ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.508ns (2.716 - 2.208)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y112.C       Tshcko                0.450   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    SLICE_X4Y109.A4      net (fanout=1)        0.339   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
    SLICE_X4Y109.CLK     Tah         (-Th)    -0.190   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.640ns logic, 0.339ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (SLICE_X7Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.646ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (FF)
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.916 - 4.204)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y110.CQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.A2      net (fanout=7)        1.104   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X7Y117.SR      net (fanout=9)        0.805   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X7Y117.CLK     Tsrck                 0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<23>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.150ns logic, 1.909ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (SLICE_X6Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.642ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (FF)
  Data Path Delay:      3.055ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.916 - 4.204)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y110.CQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.A2      net (fanout=7)        1.104   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X6Y117.SR      net (fanout=9)        0.805   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X6Y117.CLK     Tsrck                 0.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.146ns logic, 1.909ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (SLICE_X6Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.639ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (FF)
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.916 - 4.204)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y110.CQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.A2      net (fanout=7)        1.104   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X9Y115.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X6Y117.SR      net (fanout=9)        0.805   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X6Y117.CLK     Tsrck                 0.439   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.143ns logic, 1.909ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X7Y111.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.133ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.630ns (4.658 - 4.028)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y111.BQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X7Y111.CX      net (fanout=1)        0.380   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.416ns logic, 0.380ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X7Y111.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.034ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.630ns (4.658 - 4.028)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y111.AQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X7Y111.AX      net (fanout=1)        0.479   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.416ns logic, 0.479ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X7Y111.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.175ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.630ns (4.658 - 4.028)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y111.CQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X7Y111.DX      net (fanout=1)        0.688   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.416ns logic, 0.688ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.235ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Data Path Delay:      6.257ns (Levels of Logic = 1)
  Clock Path Skew:      -1.679ns (2.964 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y98.SR      net (fanout=127)      3.418   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y98.CLK0    Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (1.384ns logic, 4.873ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.071ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 1)
  Clock Path Skew:      -1.681ns (2.962 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y100.SR     net (fanout=127)      3.252   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y100.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.384ns logic, 4.707ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.069ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 1)
  Clock Path Skew:      -1.679ns (2.964 - 4.643)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X27Y121.A3     net (fanout=24)       1.455   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X27Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y101.SR     net (fanout=127)      3.252   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y101.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.384ns logic, 4.707ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X0Y120.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.379ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.798ns (2.993 - 2.195)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.CQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X0Y120.DX      net (fanout=1)        0.470   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X0Y120.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.248ns logic, 0.470ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X0Y120.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.366ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.798ns (2.993 - 2.195)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.AQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X0Y120.AX      net (fanout=1)        0.483   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X0Y120.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.248ns logic, 0.483ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X0Y120.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.354ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.798ns (2.993 - 2.195)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y120.BQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X0Y120.CX      net (fanout=1)        0.495   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X0Y120.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.248ns logic, 0.495ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X6Y123.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.260ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.805ns (3.919 - 4.724)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y119.B       Tshcko                0.885   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    SLICE_X6Y123.B2      net (fanout=1)        0.982   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<3>
    SLICE_X6Y123.CLK     Tas                   0.289   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.174ns logic, 0.982ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (SLICE_X6Y123.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.196ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.805ns (3.919 - 4.724)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y119.A       Tshcko                0.854   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    SLICE_X6Y123.C2      net (fanout=1)        0.949   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<1>
    SLICE_X6Y123.CLK     Tas                   0.289   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (1.143ns logic, 0.949ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X6Y123.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.168ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Data Path Delay:      2.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.805ns (3.919 - 4.724)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y119.C       Tshcko                0.902   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    SLICE_X6Y123.A1      net (fanout=1)        0.873   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
    SLICE_X6Y123.CLK     Tas                   0.289   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (1.191ns logic, 0.873ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X0Y121.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.380ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      1.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.339ns (4.597 - 4.258)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y119.AQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X0Y121.AX      net (fanout=1)        0.543   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X0Y121.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.475ns logic, 0.543ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X0Y121.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.439ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.339ns (4.597 - 4.258)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y119.AMUX    Tshcko                0.434   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X0Y121.BX      net (fanout=1)        0.536   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X0Y121.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.541ns logic, 0.536ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X0Y121.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.465ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      1.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.339ns (4.597 - 4.258)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y119.CQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X0Y121.DX      net (fanout=1)        0.628   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X0Y121.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.475ns logic, 0.628ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 718345 paths analyzed, 23408 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.452ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_1 (OLOGIC_X25Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.748ns (Levels of Logic = 7)
  Clock Path Skew:      0.395ns (1.255 - 0.860)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C4      net (fanout=70)       0.747   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.731   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     13.748ns (2.841ns logic, 10.907ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.736ns (Levels of Logic = 7)
  Clock Path Skew:      0.394ns (1.255 - 0.861)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y100.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C3      net (fanout=68)       0.718   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.731   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     13.736ns (2.858ns logic, 10.878ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.612ns (Levels of Logic = 7)
  Clock Path Skew:      0.389ns (1.255 - 0.866)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y97.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X71Y98.C2      net (fanout=8)        0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.731   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     13.612ns (2.841ns logic, 10.771ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.565ns (Levels of Logic = 7)
  Clock Path Skew:      0.395ns (1.255 - 0.860)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C4      net (fanout=70)       0.747   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X26Y1.OCE     net (fanout=15)       5.548   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     13.565ns (2.841ns logic, 10.724ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.553ns (Levels of Logic = 7)
  Clock Path Skew:      0.394ns (1.255 - 0.861)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y100.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C3      net (fanout=68)       0.718   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X26Y1.OCE     net (fanout=15)       5.548   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     13.553ns (2.858ns logic, 10.695ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.429ns (Levels of Logic = 7)
  Clock Path Skew:      0.389ns (1.255 - 0.866)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y97.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X71Y98.C2      net (fanout=8)        0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X26Y1.OCE     net (fanout=15)       5.548   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     13.429ns (2.841ns logic, 10.588ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_2 (OLOGIC_X24Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.437ns (Levels of Logic = 7)
  Clock Path Skew:      0.392ns (1.252 - 0.860)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C4      net (fanout=70)       0.747   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.420   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     13.437ns (2.841ns logic, 10.596ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.425ns (Levels of Logic = 7)
  Clock Path Skew:      0.391ns (1.252 - 0.861)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y100.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C3      net (fanout=68)       0.718   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.420   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     13.425ns (2.858ns logic, 10.567ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.301ns (Levels of Logic = 7)
  Clock Path Skew:      0.386ns (1.252 - 0.866)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y97.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X71Y98.C2      net (fanout=8)        0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>
    SLICE_X71Y98.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X70Y100.A6     net (fanout=4)        0.488   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X70Y100.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X75Y101.C6     net (fanout=1)        0.514   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X75Y101.C      Tilo                  0.259   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X77Y101.D4     net (fanout=6)        0.445   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y101.DMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<104>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X76Y100.C1     net (fanout=2)        0.785   MB2FPGA_bus_WE<0>
    SLICE_X76Y100.C      Tilo                  0.204   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o11
    SLICE_X76Y100.B4     net (fanout=5)        0.282   MB2FPGA_bus_Addr[31]_GND_1_o_AND_103_o1
    SLICE_X76Y100.B      Tilo                  0.203   mb_system_i/axi4lite_0_M_ARESETN<10>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o1
    SLICE_X101Y90.A5     net (fanout=17)       1.915   MB2FPGA_bus_Addr[31]_GND_1_o_AND_124_o
    SLICE_X101Y90.A      Tilo                  0.259   AFE_Control_Reg<12>
                                                       Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT2101
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.420   Mmux_dout[31]_fast_fifo_dout[63]_mux_87_OUT210
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     13.301ns (2.841ns logic, 10.460ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X90Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y102.AQ     Tcko                  0.198   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X90Y102.CE     net (fanout=2)        0.132   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X90Y102.CLK    Tckce       (-Th)     0.108   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.090ns logic, 0.132ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y51.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.069 - 0.063)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X87Y103.DQ         Tcko                  0.198   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                           Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB8_X3Y51.ADDRBRDADDR9 net (fanout=3)        0.135   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    RAMB8_X3Y51.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.267ns (0.132ns logic, 0.135ns route)
                                                           (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y62.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/rxbuffer_addr_6 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.605 - 0.517)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/rxbuffer_addr_6 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y128.CQ     Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/rxbuffer_addr<7>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/rxbuffer_addr_6
    RAMB16_X2Y62.ADDRA7  net (fanout=2)        0.270   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/rxbuffer_addr<6>
    RAMB16_X2Y62.CLKA    Trckc_ADDRA (-Th)     0.066   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.134ns logic, 0.270ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X3Y62.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X3Y62.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X3Y60.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10375672038186690000000000000000000000000000000000 paths analyzed, 30782 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  82.085ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (SLICE_X50Y90.B4), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.155ns (Levels of Logic = 194)
  Clock Path Skew:      0.205ns (0.917 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y90.B4      net (fanout=1)        0.979   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X50Y90.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     82.155ns (26.883ns logic, 55.272ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.151ns (Levels of Logic = 194)
  Clock Path Skew:      0.205ns (0.917 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.A5     net (fanout=28)       1.579   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y90.B4      net (fanout=1)        0.979   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X50Y90.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     82.151ns (26.983ns logic, 55.168ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.137ns (Levels of Logic = 194)
  Clock Path Skew:      0.205ns (0.917 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.B1    net (fanout=28)       1.134   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y90.B4      net (fanout=1)        0.979   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X50Y90.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     82.137ns (26.999ns logic, 55.138ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (SLICE_X50Y94.C2), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.103ns (Levels of Logic = 193)
  Clock Path Skew:      0.211ns (0.923 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y94.C2      net (fanout=1)        1.111   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X50Y94.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     82.103ns (26.807ns logic, 55.296ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.099ns (Levels of Logic = 193)
  Clock Path Skew:      0.211ns (0.923 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.A5     net (fanout=28)       1.579   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y94.C2      net (fanout=1)        1.111   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X50Y94.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     82.099ns (26.907ns logic, 55.192ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.085ns (Levels of Logic = 193)
  Clock Path Skew:      0.211ns (0.923 - 0.712)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.B1    net (fanout=28)       1.134   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y94.C2      net (fanout=1)        1.111   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X50Y94.CLK     Tas                   0.213   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     82.085ns (26.923ns logic, 55.162ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (SLICE_X59Y97.B1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.070ns (Levels of Logic = 196)
  Clock Path Skew:      0.207ns (1.013 - 0.806)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X56Y97.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X56Y97.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X56Y98.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X56Y98.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X59Y97.B1      net (fanout=1)        0.658   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X59Y97.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     82.070ns (27.113ns logic, 54.957ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.066ns (Levels of Logic = 196)
  Clock Path Skew:      0.207ns (1.013 - 0.806)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.A5     net (fanout=28)       1.579   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.AX    net (fanout=28)       1.268   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Taxcy                 0.259   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X56Y97.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X56Y97.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X56Y98.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X56Y98.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X59Y97.B1      net (fanout=1)        0.658   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X59Y97.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     82.066ns (27.213ns logic, 54.853ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChD_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      82.052ns (Levels of Logic = 196)
  Clock Path Skew:      0.207ns (1.013 - 0.806)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChD_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChD_Power_inst/N_15
    SLICE_X88Y73.B2      net (fanout=69)       0.907   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X88Y73.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000006f
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X88Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X88Y74.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y80.A3     net (fanout=5)        2.050   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000045
    SLICE_X102Y80.AMUX   Topaa                 0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007d
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000027
    SLICE_X92Y78.C1      net (fanout=9)        1.574   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000075
    SLICE_X92Y78.CMUX    Tilo                  0.343   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X102Y80.D4     net (fanout=26)       1.589   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X102Y80.DMUX   Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X102Y80.C4     net (fanout=3)        0.378   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X102Y80.C      Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X98Y81.D2      net (fanout=2)        0.880   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X98Y81.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X99Y82.A5      net (fanout=1)        0.376   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X99Y82.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X114Y86.A2     net (fanout=27)       1.805   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X114Y86.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X114Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X114Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X114Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X114Y88.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChD_Power_inst/float_sum/sig00000199
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y82.B2     net (fanout=54)       1.557   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y82.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X116Y83.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X116Y83.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y88.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y83.D2     net (fanout=27)       2.103   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y83.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y84.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y84.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ce9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y89.AMUX   Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ced
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y84.D2     net (fanout=28)       1.712   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y84.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y85.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y85.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y90.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X126Y85.D2     net (fanout=28)       2.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X126Y85.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X126Y86.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X126Y86.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000ccb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X126Y87.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X126Y87.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X126Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X126Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X126Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X126Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X126Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X126Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X126Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X126Y91.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y87.C4     net (fanout=28)       1.913   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y87.COUT   Topcyc                0.295   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cff
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c1b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y93.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X124Y88.A2     net (fanout=28)       1.671   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X124Y88.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X124Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X124Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X124Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X124Y90.COUT   Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ceb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X124Y94.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X126Y92.B2     net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X126Y92.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000cd3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c11
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y90.A2     net (fanout=28)       1.926   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000ce3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X124Y95.D2     net (fanout=28)       1.447   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X124Y95.COUT   Topcyd                0.261   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000cd9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X124Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X124Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X124Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X124Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X124Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X124Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X124Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X124Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X124Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X124Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X124Y101.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X122Y96.C1     net (fanout=28)       1.683   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X122Y96.COUT   Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X122Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X122Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X122Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X122Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X122Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X122Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X122Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X122Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X122Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X122Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X122Y102.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X120Y97.B2     net (fanout=28)       1.316   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X120Y97.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000c0f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X120Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X120Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X120Y103.AMUX  Tcina                 0.202   Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e9f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X118Y98.D2     net (fanout=28)       1.719   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X118Y98.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ad
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X118Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X118Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X118Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X118Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X118Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X118Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X118Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X118Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X118Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X118Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X118Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X118Y104.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X116Y98.A4     net (fanout=28)       1.498   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X116Y98.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X116Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X116Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X116Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X116Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X116Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X116Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X116Y104.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X114Y99.B2     net (fanout=28)       1.334   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X114Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X114Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X114Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X114Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X114Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X114Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X114Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X114Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X114Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X114Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X114Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X114Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X110Y100.D2    net (fanout=28)       1.698   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X110Y100.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X110Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X110Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X110Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X110Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X110Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X110Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X110Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X110Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X110Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X110Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X110Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X110Y106.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X108Y101.D2    net (fanout=28)       1.510   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X108Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X108Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X108Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X108Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X108Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X108Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X108Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X108Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X108Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X108Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X108Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X108Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X106Y101.B1    net (fanout=28)       1.134   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X106Y101.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X106Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X106Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X106Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X106Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X106Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X106Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X106Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X106Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X106Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X106Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X106Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X106Y107.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X104Y102.D2    net (fanout=28)       1.504   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X104Y102.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000617
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X104Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X104Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BLR_ADJ/BL_now<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X104Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X104Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X104Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X104Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X104Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X104Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X104Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X104Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X104Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X104Y108.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X100Y103.D2    net (fanout=28)       2.063   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X100Y103.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X100Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X100Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig000000fb
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X100Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X100Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X100Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X100Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X100Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X100Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X100Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X100Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X100Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X100Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X98Y104.A2     net (fanout=28)       1.265   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X98Y104.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X98Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X98Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X98Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X98Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X98Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X98Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X98Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X98Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X98Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X98Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X98Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X98Y110.AMUX   Tcina                 0.177   Buf_SigProcs_inst/BLR_ADJ/dout<9>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X96Y103.D1     net (fanout=28)       1.881   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X96Y103.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005cc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X96Y104.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X96Y104.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X96Y105.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X96Y105.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X96Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X96Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X96Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X96Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X96Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X96Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X96Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X96Y109.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X92Y105.A2     net (fanout=28)       1.333   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X92Y105.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X92Y106.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X92Y106.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X92Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X92Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X92Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X92Y108.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X92Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X92Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X92Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X92Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X92Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X92Y111.AMUX   Tcina                 0.177   LEDs_8Bits_TRI_O_2_OBUF
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X88Y106.B1     net (fanout=28)       1.403   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X88Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000598
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X88Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X88Y107.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X88Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X88Y108.COUT   Tbyp                  0.076   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X88Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X88Y109.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X88Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X88Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X88Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X88Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X88Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X88Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X86Y106.B2     net (fanout=28)       1.694   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X86Y106.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X86Y107.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X86Y107.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X86Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X86Y108.COUT   Tbyp                  0.076   fast_fifo_dout<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X86Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X86Y109.COUT   Tbyp                  0.076   fast_fifo_dout<12>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X86Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X86Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X86Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X86Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X86Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X86Y112.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X84Y107.B2     net (fanout=28)       1.311   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X84Y107.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X84Y108.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X84Y108.COUT   Tbyp                  0.076   fast_fifo_dout<24>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X84Y109.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X84Y109.COUT   Tbyp                  0.076   fast_fifo_dout<28>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X84Y110.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X84Y110.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X84Y111.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X84Y111.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X84Y112.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X84Y112.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X84Y113.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X84Y113.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X56Y90.C5      net (fanout=1)        2.623   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X56Y90.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X56Y91.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X56Y91.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X56Y92.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X56Y92.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X56Y93.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X56Y93.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X56Y94.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X56Y94.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X56Y95.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X56Y95.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X56Y96.CIN     net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X56Y96.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X56Y97.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X56Y97.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X56Y98.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X56Y98.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X59Y97.B1      net (fanout=1)        0.658   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
    SLICE_X59Y97.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     82.052ns (27.229ns logic, 54.823ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X43Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y69.DQ      Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X43Y69.SR      net (fanout=1)        0.163   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X43Y69.CLK     Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.069ns logic, 0.163ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X84Y40.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[39].U_DQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[39].U_DQ to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y40.DQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<39>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_DQ.G_DW[39].U_DQ
    SLICE_X84Y40.DI      net (fanout=1)        0.017   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<39>
    SLICE_X84Y40.CLK     Tdh         (-Th)    -0.033   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iDATA<39>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X45Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.DQ      Tcko                  0.234   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X45Y65.SR      net (fanout=1)        0.163   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X45Y65.CLK     Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.103ns logic, 0.163ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y28.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y54.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y60.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y58.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y54.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 18154 paths analyzed, 11102 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.311ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_4 (SLICE_X90Y139.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.088ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.522   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.331   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.088ns (2.674ns logic, 7.414ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.504   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.331   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (2.656ns logic, 7.414ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.A4    net (fanout=5)        2.865   Dout_deser<8>
    SLICE_X100Y184.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.331   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (2.690ns logic, 7.184ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_6 (SLICE_X90Y139.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.522   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.295   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.638ns logic, 7.414ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.034ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.504   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.295   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                     10.034ns (2.620ns logic, 7.414ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.838ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.A4    net (fanout=5)        2.865   Dout_deser<8>
    SLICE_X100Y184.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.295   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.838ns (2.654ns logic, 7.184ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_7 (SLICE_X90Y139.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.522   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.291   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (2.634ns logic, 7.414ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.B4    net (fanout=5)        3.095   Dout_deser<10>
    SLICE_X100Y184.CMUX  Topbc                 0.504   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.291   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.030ns (2.616ns logic, 7.414ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.605 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X100Y184.A4    net (fanout=5)        2.865   Dout_deser<8>
    SLICE_X100Y184.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C5    net (fanout=1)        0.586   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y179.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A6    net (fanout=1)        0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y179.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y169.A6    net (fanout=1)        0.748   N115
    SLICE_X101Y169.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C6     net (fanout=3)        2.317   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X91Y139.C      Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000cfd
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X90Y139.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X90Y139.CLK    Tceck                 0.291   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (2.650ns logic, 7.184ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/D (SLICE_X104Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/D (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.694 - 0.530)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X104Y174.DX    net (fanout=6)        1.268   Aout_deser<10>
    SLICE_X104Y174.CLK   Tdh         (-Th)     0.081   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N86
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/D
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.214ns logic, 1.268ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/C (SLICE_X104Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.694 - 0.530)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X104Y174.DX    net (fanout=6)        1.268   Aout_deser<10>
    SLICE_X104Y174.CLK   Tdh         (-Th)     0.075   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N86
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/C
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.220ns logic, 1.268ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/B (SLICE_X104Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.694 - 0.530)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X104Y174.DX    net (fanout=6)        1.268   Aout_deser<10>
    SLICE_X104Y174.CLK   Tdh         (-Th)     0.072   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N86
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram41/B
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.223ns logic, 1.268ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y60.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y58.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y54.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp1368.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp1381.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp1368.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp1381.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp1368.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp1381.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp1368.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp1381.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=16)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp1368.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp1381.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp1368.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp1381.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1368.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     13.452ns|            0|            5|            0|       718345|
| TS_mb_system_i_clock_generator|     10.000ns|     13.452ns|          N/A|            5|            0|       718345|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.578ns|            0|           17|            0|        18154|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|     10.311ns|          N/A|           17|            0|        18154|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         8.849(F)|      SLOW  |         4.841(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         8.916(F)|      SLOW  |         4.870(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         6.941(F)|      SLOW  |         3.985(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         6.941(F)|      SLOW  |         3.985(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.209(F)|      SLOW  |         3.692(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   13.452|         |         |         |
Ethernet_Lite_RX_CLK|         |    3.260|         |         |
Ethernet_Lite_TX_CLK|    3.646|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   82.085|         |         |         |
DCLK_N         |    7.992|         |         |         |
DCLK_P         |    7.992|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |    7.739|         |         |         |
DCLK_N         |   10.311|         |         |         |
DCLK_P         |   10.311|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |    7.739|         |         |         |
DCLK_N         |   10.311|         |         |         |
DCLK_P         |   10.311|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    8.235|         |    5.752|         |
Ethernet_Lite_RX_CLK|         |         |    2.126|    2.580|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    5.322|         |    9.212|         |
Ethernet_Lite_TX_CLK|    3.823|         |    4.832|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 22  Score: 46767  (Setup/Max: 46767, Hold: 0)

Constraints cover 10375672038186690000000000000000000000000000000000 paths, 2 nets, and 119809 connections

Design statistics:
   Minimum period:  82.085ns{1}   (Maximum frequency:  12.182MHz)
   Maximum path delay from/to any node:   7.936ns
   Maximum net skew:   2.299ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 18 10:54:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



