/* $NoKeywords:$ */
/**
 * @file
 *
 * AMD SMBIOS Services Protocol prototype definition
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  Library
 * @e \$Revision: 313706 $   @e \$Date: 2015-02-25 21:00:43 -0600 (Wed, 25 Feb 2015) $
 */
/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 *
 ***************************************************************************/
#ifndef _AMD_SMBIOS_SERVICES_PROTOCOL_H_
#define _AMD_SMBIOS_SERVICES_PROTOCOL_H_

#include <MemDmi.h>

#pragma pack (push, 1)

// SMBIOS constant definition
#define CENTRAL_PROCESSOR               0x03
#define EXTERNAL_CLOCK_100MHZ           100
#define P_FAMILY_OTHER                  0x01
#define P_FAMILY_UNKNOWN                0x02
#define P_ENGINEERING_SAMPLE            0x00
#define P_ZEN_PROCESSOR_FAMILY          0x6B
#define P_CHARACTERISTICS               0xEC
#define P_CHARACTERISTICS_ZEN           0xFC
#define CACHE_CFG_L1                    0x180 // Write Back, Enabled, Not Socketed, L1
#define CACHE_CFG_L2                    0x181 // Write Back, Enabled, Not Socketed, L2
#define CACHE_CFG_L3                    0x182 // Write Back, Enabled, Not Socketed, L3
#define CACHE_CFG_NO_CACHE              0x360
#define SRAM_TYPE_UNKNOWN               0x02
#define SRAM_TYPE_PIPELINE_BURST        0x10
#define ERR_CORRECT_TYPE_UNKNOWN        0x02
#define ERR_CORRECT_TYPE_MULTI_BIT_ECC  0x06
#define CACHE_TYPE_UNKNOWN              0x05
#define CACHE_TYPE_INSTRUCTION          0x03
#define CACHE_TYPE_DATA                 0x04
#define CACHE_TYPE_UNIFIED              0x05
#define DMI_ASSOCIATIVE_OTHER           0x01
#define DMI_ASSOCIATIVE_UNKNOWN         0x02
#define DMI_ASSOCIATIVE_DIRECT_MAPPED   0x03
#define DMI_ASSOCIATIVE_2_WAY           0x04
#define DMI_ASSOCIATIVE_4_WAY           0x05
#define DMI_ASSOCIATIVE_FULLY           0x06
#define DMI_ASSOCIATIVE_8_WAY           0x07
#define DMI_ASSOCIATIVE_16_WAY          0x08
#define DMI_ASSOCIATIVE_12_WAY          0x09
#define DMI_ASSOCIATIVE_24_WAY          0x0A
#define DMI_ASSOCIATIVE_32_WAY          0x0B
#define DMI_ASSOCIATIVE_48_WAY          0x0C
#define DMI_ASSOCIATIVE_64_WAY          0x0D
#define DMI_ASSOCIATIVE_20_WAY          0x0E
#define SOCKET_POPULATED                0x40
#define CPU_STATUS_UNKNOWN              0x00
#define CPU_STATUS_ENABLED              0x01
#define P_UPGRADE_UNKNOWN               0x02
#define P_UPGRADE_NONE                  0x06
#define P_UPGRADE_AM4                   0x31
#define P_UPGRADE_SP3                   0x37
#define P_UPGRADE_SP3r2                 0x38

#define PROC_VERSION_LENGTH             48
#define PROC_MANU_LENGTH                29

/// Structure for processor stepping and features
typedef struct _AMD_PROCESSOR_ID {
  UINT32   EaxFamilyId;                            ///< Family, Model, Stepping Identifiers
  UINT32   EdxFeatureId;                           ///< EDX Feature Identifiers
} AMD_PROCESSOR_ID;

/// Structure for Core DMI information
typedef struct _AMD_CCX_CORE_DMI_INFO {
  UINT8    ProcessorType;                          ///< Processor type
  UINT16   ProcessorFamily;                        ///< Processor family
  AMD_PROCESSOR_ID   ProcessorID;                  ///< Raw processor identification data
  UINT8    Voltage;                                ///< Voltage
  UINT16   ExternalClock;                          ///< External clock
  UINT16   MaxSpeed;                               ///< Max speed
  UINT16   CurrentSpeed;                           ///< Current speed
  UINT8    Status;                                 ///< Status
  UINT8    ProcessorUpgrade;                       ///< Processor upgrade
  UINT16   CoreCount;                              ///< Core count
  UINT16   CoreEnabled;                            ///< Core enabled
  UINT16   ThreadCount;                            ///< Thread count
  UINT16   ProcessorCharacteristics;               ///< Processor characteristics
  CHAR8    ProcessorVersion[PROC_VERSION_LENGTH];  ///< Cpu version
  CHAR8    ProcessorManufacturer[PROC_MANU_LENGTH]; ///< Manufacturer
} AMD_CCX_CORE_DMI_INFO;

/// Types of cache levels
typedef enum {
  CpuL1Cache,                                     ///< L1 Cache
  CpuL2Cache,                                     ///< L2 Cache
  CpuL3Cache,                                     ///< L3 Cache
  CpuLmaxCache                                    ///< Not a cache type, used for limit checking
} AMD_CACHE_LEVEL;

/// Structure for Cache Level DMI information
typedef struct _AMD_CACHE_EACH_LEVEL_DMI_INFO {
  UINT16   CacheCfg;                               ///< Cache cfg
  UINT16   MaxCacheSize;                           ///< Max size
  UINT16   InstallSize;                            ///< Install size
  UINT16   SupportedSramType;                      ///< Supported Sram Type
  UINT16   CurrentSramType;                        ///< Current type
  UINT8    CacheSpeed;                             ///< Speed
  UINT8    ErrorCorrectionType;                    ///< ECC type
  UINT8    SystemCacheType;                        ///< Cache type
  UINT8    Associativity;                          ///< Associativity
  UINT32   MaxCacheSize2;                          ///< MaxCacheSize2
  UINT32   InstallSize2;                           ///< InstallSize2
} AMD_CACHE_EACH_LEVEL_DMI_INFO;

/// Structure for Cache DMI information
typedef struct _AMD_CACHE_DMI_INFO {
  AMD_CACHE_EACH_LEVEL_DMI_INFO    CacheEachLevelInfo[CpuLmaxCache];    ///< Cache info
} AMD_CACHE_DMI_INFO;

///
/// Forward declaration for the AMD_CCX_SMBIOS_SERVICES_PROTOCOL.
///
typedef struct _AMD_CCX_SMBIOS_SERVICES_PROTOCOL AMD_CCX_SMBIOS_SERVICES_PROTOCOL;

typedef
EFI_STATUS
(EFIAPI *AMD_SMBIOS_SERVICES_GET_CORE_DMI_INFO) (
  IN       AMD_CCX_SMBIOS_SERVICES_PROTOCOL       *This,
  IN       UINTN                                   Socket,
     OUT   AMD_CCX_CORE_DMI_INFO                  *CoreDmiInfo
  );

typedef
EFI_STATUS
(EFIAPI *AMD_SMBIOS_SERVICES_GET_CACHE_DMI_INFO) (
  IN       AMD_CCX_SMBIOS_SERVICES_PROTOCOL       *This,
  IN       UINTN                                   Socket,
     OUT   AMD_CACHE_DMI_INFO                     *CacheDmiInfo
  );


///
/// When installed, the SMBIOS Services Protocol produces a collection of
/// services that return various information to generate SMBIOS
///
struct _AMD_CCX_SMBIOS_SERVICES_PROTOCOL {
  UINTN                                            Revision;               ///< Revision Number
  AMD_SMBIOS_SERVICES_GET_CORE_DMI_INFO            GetCoreDmiInfo;         ///< Core info
  AMD_SMBIOS_SERVICES_GET_CACHE_DMI_INFO           GetCacheDmiInfo;        ///< Cache info
};

///
/// Forward declaration for the AMD_MEM_SMBIOS_SERVICES_PROTOCOL.
///
typedef struct _AMD_MEM_SMBIOS_SERVICES_PROTOCOL AMD_MEM_SMBIOS_SERVICES_PROTOCOL;

typedef
EFI_STATUS
(EFIAPI *AMD_SMBIOS_SERVICES_GET_MEM_DMI_INFO) (
  IN       AMD_MEM_SMBIOS_SERVICES_PROTOCOL       *This,
     OUT   DMI_INFO                               *MemDmiInfo
  );

///
/// When installed, the SMBIOS Services Protocol indicates that the Memory
/// DMI info has been collected in heap
///
struct _AMD_MEM_SMBIOS_SERVICES_PROTOCOL {
  UINTN                                            Revision;               ///< Revision Number
  AMD_SMBIOS_SERVICES_GET_MEM_DMI_INFO             GetMemDmiInfo;          ///< Pointer to Memory DMI info
};

#define SMBIOS_3_0_0 300
#define SMBIOS_3_1_1 311

extern EFI_GUID gAmdCcxSmbiosServicesProtocolGuid;
extern EFI_GUID gAmdMemSmbiosServicesProtocolGuid;

#pragma pack (pop)
#endif // _AMD_SMBIOS_SERVICES_PROTOCOL_H_
