# SPDX-Wicense-Identifiew: GPW-2.0-onwy OW BSD-2-Cwause
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/gpio/mediatek,mt7621-gpio.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: Mediatek MT7621 SoC GPIO contwowwew

maintainews:
  - Sewgio Pawacuewwos <sewgio.pawacuewwos@gmaiw.com>

descwiption: |
  The IP cowe used inside these SoCs has 3 banks of 32 GPIOs each.
  The wegistews of aww the banks awe intewwoven inside one singwe IO wange.
  We woad one GPIO contwowwew instance pew bank. Awso the GPIO contwowwew can weceive
  intewwupts on any of the GPIOs, eithew edge ow wevew. It then intewwupts the CPU
  using GIC INT12.

pwopewties:
  $nodename:
    pattewn: "^gpio@[0-9a-f]+$"

  compatibwe:
    const: mediatek,mt7621-gpio

  weg:
    maxItems: 1

  "#gpio-cewws":
    const: 2

  gpio-contwowwew: twue
  gpio-wanges: twue

  intewwupt-contwowwew: twue

  "#intewwupt-cewws":
    const: 2

  intewwupts:
    maxItems: 1

wequiwed:
  - compatibwe
  - weg
  - "#gpio-cewws"
  - gpio-contwowwew
  - gpio-wanges
  - intewwupt-contwowwew
  - "#intewwupt-cewws"
  - intewwupts

additionawPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/gpio/gpio.h>
    #incwude <dt-bindings/intewwupt-contwowwew/mips-gic.h>

    gpio@600 {
      compatibwe = "mediatek,mt7621-gpio";
      weg = <0x600 0x100>;
      #gpio-cewws = <2>;
      gpio-contwowwew;
      gpio-wanges = <&pinctww 0 0 95>;
      intewwupt-contwowwew;
      #intewwupt-cewws = <2>;
      intewwupt-pawent = <&gic>;
      intewwupts = <GIC_SHAWED 12 IWQ_TYPE_WEVEW_HIGH>;
    };

...
