<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p502" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_502{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_502{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_502{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_502{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_502{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t6_502{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t7_502{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t8_502{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_502{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_502{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tb_502{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_502{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_502{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_502{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_502{left:69px;bottom:895px;letter-spacing:-0.14px;}
#tg_502{left:69px;bottom:837px;letter-spacing:0.13px;}
#th_502{left:151px;bottom:837px;letter-spacing:0.16px;word-spacing:0.01px;}
#ti_502{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_502{left:69px;bottom:786px;}
#tk_502{left:95px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_502{left:95px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tm_502{left:95px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tn_502{left:95px;bottom:732px;}
#to_502{left:121px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tp_502{left:121px;bottom:715px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tq_502{left:121px;bottom:698px;letter-spacing:-0.28px;}
#tr_502{left:95px;bottom:674px;}
#ts_502{left:121px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_502{left:121px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_502{left:121px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tv_502{left:95px;bottom:616px;}
#tw_502{left:121px;bottom:616px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tx_502{left:121px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ty_502{left:95px;bottom:574px;}
#tz_502{left:121px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t10_502{left:121px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_502{left:95px;bottom:533px;}
#t12_502{left:121px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_502{left:121px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_502{left:121px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_502{left:219px;bottom:466px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_502{left:304px;bottom:466px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t17_502{left:77px;bottom:443px;letter-spacing:-0.15px;}
#t18_502{left:141px;bottom:443px;letter-spacing:-0.13px;}
#t19_502{left:289px;bottom:443px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_502{left:612px;bottom:443px;letter-spacing:-0.12px;}
#t1b_502{left:85px;bottom:419px;letter-spacing:-0.16px;}
#t1c_502{left:177px;bottom:419px;}
#t1d_502{left:233px;bottom:419px;letter-spacing:-0.14px;}
#t1e_502{left:449px;bottom:419px;letter-spacing:-0.12px;}
#t1f_502{left:85px;bottom:394px;letter-spacing:-0.16px;}
#t1g_502{left:177px;bottom:394px;}
#t1h_502{left:233px;bottom:394px;letter-spacing:-0.14px;}
#t1i_502{left:448px;bottom:394px;letter-spacing:-0.12px;}
#t1j_502{left:85px;bottom:370px;letter-spacing:-0.16px;}
#t1k_502{left:177px;bottom:370px;}
#t1l_502{left:233px;bottom:370px;letter-spacing:-0.15px;}
#t1m_502{left:448px;bottom:370px;letter-spacing:-0.11px;}
#t1n_502{left:448px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_502{left:448px;bottom:336px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_502{left:85px;bottom:312px;letter-spacing:-0.17px;}
#t1q_502{left:177px;bottom:312px;}
#t1r_502{left:233px;bottom:312px;letter-spacing:-0.14px;}
#t1s_502{left:449px;bottom:312px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1t_502{left:448px;bottom:295px;letter-spacing:-0.11px;}
#t1u_502{left:85px;bottom:270px;letter-spacing:-0.16px;}
#t1v_502{left:177px;bottom:270px;}
#t1w_502{left:233px;bottom:270px;letter-spacing:-0.16px;}
#t1x_502{left:448px;bottom:270px;letter-spacing:-0.11px;}
#t1y_502{left:448px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1z_502{left:85px;bottom:229px;letter-spacing:-0.16px;}
#t20_502{left:177px;bottom:229px;}
#t21_502{left:233px;bottom:229px;letter-spacing:-0.15px;}
#t22_502{left:448px;bottom:229px;letter-spacing:-0.12px;}
#t23_502{left:448px;bottom:212px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t24_502{left:85px;bottom:188px;letter-spacing:-0.16px;}
#t25_502{left:177px;bottom:188px;}
#t26_502{left:233px;bottom:188px;letter-spacing:-0.16px;}
#t27_502{left:448px;bottom:188px;letter-spacing:-0.11px;}
#t28_502{left:448px;bottom:171px;letter-spacing:-0.12px;}
#t29_502{left:86px;bottom:147px;letter-spacing:-0.16px;}
#t2a_502{left:177px;bottom:147px;}
#t2b_502{left:233px;bottom:147px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2c_502{left:448px;bottom:147px;letter-spacing:-0.11px;}
#t2d_502{left:86px;bottom:122px;letter-spacing:-0.16px;}
#t2e_502{left:176px;bottom:122px;}
#t2f_502{left:233px;bottom:122px;letter-spacing:-0.15px;}
#t2g_502{left:448px;bottom:122px;letter-spacing:-0.12px;}

.s1_502{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_502{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_502{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_502{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_502{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_502{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_502{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_502{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts502" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg502Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg502" style="-webkit-user-select: none;"><object width="935" height="1210" data="502/502.svg" type="image/svg+xml" id="pdf502" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_502" class="t s1_502">15-6 </span><span id="t2_502" class="t s1_502">Vol. 3B </span>
<span id="t3_502" class="t s2_502">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_502" class="t s3_502">In contrast, HWP is an implementation of the ACPI-defined Collaborative Processor Performance Control (CPPC), </span>
<span id="t5_502" class="t s3_502">which specifies that the platform enumerates a continuous, abstract unit-less, performance value scale that is not </span>
<span id="t6_502" class="t s3_502">tied to a specific performance state / frequency by definition. While the enumerated scale is roughly linear in terms </span>
<span id="t7_502" class="t s3_502">of a delivered integer workload performance result, the OS is required to characterize the performance value range </span>
<span id="t8_502" class="t s3_502">to comprehend the delivered performance for an applied workload. </span>
<span id="t9_502" class="t s3_502">When HWP is enabled, the processor autonomously selects performance states as deemed appropriate for the </span>
<span id="ta_502" class="t s3_502">applied workload and with consideration of constraining hints that are programmed by the OS. These OS-provided </span>
<span id="tb_502" class="t s3_502">hints include minimum and maximum performance limits, preference towards energy efficiency or performance, </span>
<span id="tc_502" class="t s3_502">and the specification of a relevant workload history observation time window. The means for the OS to override </span>
<span id="td_502" class="t s3_502">HWP's autonomous selection of performance state with a specific desired performance target is also provided, </span>
<span id="te_502" class="t s3_502">however, the effective frequency delivered is subject to the result of energy efficiency and performance optimiza- </span>
<span id="tf_502" class="t s3_502">tions. </span>
<span id="tg_502" class="t s4_502">15.4.1 </span><span id="th_502" class="t s4_502">HWP Programming Interfaces </span>
<span id="ti_502" class="t s3_502">The programming interfaces provided by HWP include the following: </span>
<span id="tj_502" class="t s5_502">• </span><span id="tk_502" class="t s3_502">The CPUID instruction allows software to discover the presence of HWP support in an Intel processor. Specifi- </span>
<span id="tl_502" class="t s3_502">cally, execute CPUID instruction with EAX=06H as input will return 5 bit flags covering the following aspects in </span>
<span id="tm_502" class="t s3_502">bits 7 through 11 of CPUID.06H:EAX: </span>
<span id="tn_502" class="t s3_502">— </span><span id="to_502" class="t s3_502">Availability of HWP baseline resource and capability, CPUID.06H:EAX[bit 7]: If this bit is set, HWP provides </span>
<span id="tp_502" class="t s3_502">several new architectural MSRs: IA32_PM_ENABLE, IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, </span>
<span id="tq_502" class="t s3_502">IA32_HWP_STATUS. </span>
<span id="tr_502" class="t s3_502">— </span><span id="ts_502" class="t s3_502">Availability of HWP Notification upon dynamic Guaranteed Performance change, CPUID.06H:EAX[bit 8]: If </span>
<span id="tt_502" class="t s3_502">this bit is set, HWP provides IA32_HWP_INTERRUPT MSR to enable interrupt generation due to dynamic </span>
<span id="tu_502" class="t s3_502">Performance changes and excursions. </span>
<span id="tv_502" class="t s3_502">— </span><span id="tw_502" class="t s3_502">Availability of HWP Activity window control, CPUID.06H:EAX[bit 9]: If this bit is set, HWP allows software to </span>
<span id="tx_502" class="t s3_502">program activity window in the IA32_HWP_REQUEST MSR. </span>
<span id="ty_502" class="t s3_502">— </span><span id="tz_502" class="t s3_502">Availability of HWP energy/performance preference control, CPUID.06H:EAX[bit 10]: If this bit is set, HWP </span>
<span id="t10_502" class="t s3_502">allows software to set an energy/performance preference hint in the IA32_HWP_REQUEST MSR. </span>
<span id="t11_502" class="t s3_502">— </span><span id="t12_502" class="t s3_502">Availability of HWP package level control, CPUID.06H:EAX[bit 11]:If this bit is set, HWP provides the </span>
<span id="t13_502" class="t s3_502">IA32_HWP_REQUEST_PKG MSR to convey OS Power Management’s control hints for all logical processors </span>
<span id="t14_502" class="t s3_502">in the physical package. </span>
<span id="t15_502" class="t s6_502">Table 15-1. </span><span id="t16_502" class="t s6_502">Architectural and Non-Architectural MSRs Related to HWP </span>
<span id="t17_502" class="t s7_502">Address </span><span id="t18_502" class="t s7_502">Architectural </span><span id="t19_502" class="t s7_502">Register Name </span><span id="t1a_502" class="t s7_502">Description </span>
<span id="t1b_502" class="t s8_502">770H </span><span id="t1c_502" class="t s8_502">Y </span><span id="t1d_502" class="t s8_502">IA32_PM_ENABLE </span><span id="t1e_502" class="t s8_502">Enable/Disable HWP. </span>
<span id="t1f_502" class="t s8_502">771H </span><span id="t1g_502" class="t s8_502">Y </span><span id="t1h_502" class="t s8_502">IA32_HWP_CAPABILITIES </span><span id="t1i_502" class="t s8_502">Enumerates the HWP performance range (static and dynamic). </span>
<span id="t1j_502" class="t s8_502">772H </span><span id="t1k_502" class="t s8_502">Y </span><span id="t1l_502" class="t s8_502">IA32_HWP_REQUEST_PKG </span><span id="t1m_502" class="t s8_502">Conveys OSPM's control hints (Min, Max, Activity Window, Energy </span>
<span id="t1n_502" class="t s8_502">Performance Preference, Desired) for all logical processor in the </span>
<span id="t1o_502" class="t s8_502">physical package. </span>
<span id="t1p_502" class="t s8_502">773H </span><span id="t1q_502" class="t s8_502">Y </span><span id="t1r_502" class="t s8_502">IA32_HWP_INTERRUPT </span><span id="t1s_502" class="t s8_502">Controls HWP native interrupt generation (Guaranteed Performance </span>
<span id="t1t_502" class="t s8_502">changes, excursions). </span>
<span id="t1u_502" class="t s8_502">774H </span><span id="t1v_502" class="t s8_502">Y </span><span id="t1w_502" class="t s8_502">IA32_HWP_REQUEST </span><span id="t1x_502" class="t s8_502">Conveys OSPM's control hints (Min, Max, Activity Window, Energy </span>
<span id="t1y_502" class="t s8_502">Performance Preference, Desired) for a single logical processor. </span>
<span id="t1z_502" class="t s8_502">775H </span><span id="t20_502" class="t s8_502">Y </span><span id="t21_502" class="t s8_502">IA32_HWP_PECI_REQUEST_INFO </span><span id="t22_502" class="t s8_502">Conveys embedded system controller requests to override some of </span>
<span id="t23_502" class="t s8_502">the OS HWP Request settings via the PECI mechanism. </span>
<span id="t24_502" class="t s8_502">777H </span><span id="t25_502" class="t s8_502">Y </span><span id="t26_502" class="t s8_502">IA32_HWP_STATUS </span><span id="t27_502" class="t s8_502">Status bits indicating changes to Guaranteed Performance and </span>
<span id="t28_502" class="t s8_502">excursions to Minimum Performance. </span>
<span id="t29_502" class="t s8_502">19CH </span><span id="t2a_502" class="t s8_502">Y </span><span id="t2b_502" class="t s8_502">IA32_THERM_STATUS[bits 15:12] </span><span id="t2c_502" class="t s8_502">Conveys reasons for performance excursions. </span>
<span id="t2d_502" class="t s8_502">64EH </span><span id="t2e_502" class="t s8_502">N </span><span id="t2f_502" class="t s8_502">MSR_PPERF </span><span id="t2g_502" class="t s8_502">Productive Performance Count. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
