
*** Running vivado
    with args -log sistema_PO_PC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_PO_PC.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sistema_PO_PC.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 462.508 ; gain = 198.754
Command: synth_design -top sistema_PO_PC -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1820
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 896.785 ; gain = 410.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_PO_PC' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:27]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/ROM.vhd:16' bound to instance 'memoria_ROM' of component 'ROM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/ROM.vhd:26]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/ROM.vhd:26]
INFO: [Synth 8-3491] module 'M' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/M.vhd:4' bound to instance 'macchina_M' of component 'M' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:96]
INFO: [Synth 8-638] synthesizing module 'M' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/M.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'M' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/M.vhd:11]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/MEM.vhd:15' bound to instance 'memoria_MEM' of component 'MEM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:102]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/MEM.vhd:26]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/MEM.vhd:26]
	Parameter MAX_VALUE bound to: 7 - type: integer 
	Parameter DIM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/imports/new/counter.vhd:15' bound to instance 'contatore' of component 'counter' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:112]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/imports/new/counter.vhd:32]
	Parameter MAX_VALUE bound to: 7 - type: integer 
	Parameter DIM bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/imports/new/counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/imports/new/counter.vhd:32]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'u_c' of component 'control_unit' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:124]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/control_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/control_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sistema_PO_PC' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.srcs/sources_1/new/sistema_PO_PC.vhd:27]
WARNING: [Synth 8-7129] Port x[3] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 987.512 ; gain = 501.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 987.512 ; gain = 501.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 987.512 ; gain = 501.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                 lettura |                             0010 |                               01
               scrittura |                             0100 |                               10
               incr_cont |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 987.512 ; gain = 501.109
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element memoria_MEM/MEM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (u_c/FSM_onehot_current_state_reg[3]) is unused and will be removed from module sistema_PO_PC.
WARNING: [Synth 8-3332] Sequential element (u_c/FSM_onehot_current_state_reg[2]) is unused and will be removed from module sistema_PO_PC.
WARNING: [Synth 8-3332] Sequential element (u_c/FSM_onehot_current_state_reg[1]) is unused and will be removed from module sistema_PO_PC.
WARNING: [Synth 8-3332] Sequential element (u_c/FSM_onehot_current_state_reg[0]) is unused and will be removed from module sistema_PO_PC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1168.316 ; gain = 681.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1168.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1271.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3631a214
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1271.422 ; gain = 808.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.1/Esercizio_6.1.runs/synth_1/sistema_PO_PC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_PO_PC_utilization_synth.rpt -pb sistema_PO_PC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 10:03:35 2025...
