// Seed: 3340728388
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wire id_6
    , id_13,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11
);
  tri1 id_14 = 1 ? 1 : id_10;
  assign id_2 = 1;
  wire id_15;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  wire id_25;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5
);
  assign id_1 = 1'b0;
  module_0(
      id_3, id_0, id_3, id_1, id_0, id_2, id_4, id_5, id_3, id_1, id_5, id_0
  );
endmodule
