# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# File: C:\Users\User\OneDrive\Duke\7_Fall_2016\ECE_559\Ethernet_switch\xlit\Xmit\de2-115_pins.csv
# Generated on: Mon Nov 07 21:09:43 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_M21,6,B6_N1,PIN_J1,,,,,,
data_in[7],Input,PIN_AF25,4,B4_N1,PIN_C17,,,,,,
data_in[6],Input,PIN_AE25,4,B4_N1,PIN_A18,,,,,,
data_in[5],Input,PIN_AE26,5,B5_N2,PIN_B19,,,,,,
data_in[4],Input,PIN_AD26,5,B5_N2,PIN_D17,,,,,,
data_in[3],Input,PIN_AD27,5,B5_N2,PIN_B18,,,,,,
data_in[2],Input,PIN_AC27,5,B5_N2,PIN_A19,,,,,,
data_in[1],Input,PIN_AC28,5,B5_N2,PIN_G20,,,,,,
data_in[0],Input,PIN_AB28,5,B5_N1,PIN_G21,,,,,,
data_out[3],Output,PIN_F21,7,B7_N0,PIN_J19,,,,,,
data_out[2],Output,PIN_E19,7,B7_N0,PIN_H19,,,,,,
data_out[1],Output,PIN_F19,7,B7_N0,PIN_G22,,,,,,
data_out[0],Output,PIN_G19,7,B7_N2,PIN_H21,,,,,,
rst,Input,PIN_M23,6,B6_N2,PIN_Y2,,,,,,
