#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178c370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178c500 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1796e40 .functor NOT 1, L_0x17c13d0, C4<0>, C4<0>, C4<0>;
L_0x17c1160 .functor XOR 1, L_0x17c1000, L_0x17c10c0, C4<0>, C4<0>;
L_0x17c12c0 .functor XOR 1, L_0x17c1160, L_0x17c1220, C4<0>, C4<0>;
v0x17bd9a0_0 .net *"_ivl_10", 0 0, L_0x17c1220;  1 drivers
v0x17bdaa0_0 .net *"_ivl_12", 0 0, L_0x17c12c0;  1 drivers
v0x17bdb80_0 .net *"_ivl_2", 0 0, L_0x17c0740;  1 drivers
v0x17bdc40_0 .net *"_ivl_4", 0 0, L_0x17c1000;  1 drivers
v0x17bdd20_0 .net *"_ivl_6", 0 0, L_0x17c10c0;  1 drivers
v0x17bde50_0 .net *"_ivl_8", 0 0, L_0x17c1160;  1 drivers
v0x17bdf30_0 .net "a", 0 0, v0x17bb3b0_0;  1 drivers
v0x17bdfd0_0 .net "b", 0 0, v0x17bb450_0;  1 drivers
v0x17be070_0 .net "c", 0 0, v0x17bb4f0_0;  1 drivers
v0x17be110_0 .var "clk", 0 0;
v0x17be1b0_0 .net "d", 0 0, v0x17bb660_0;  1 drivers
v0x17be250_0 .net "out_dut", 0 0, L_0x17c0ea0;  1 drivers
v0x17be2f0_0 .net "out_ref", 0 0, L_0x17bf2c0;  1 drivers
v0x17be390_0 .var/2u "stats1", 159 0;
v0x17be430_0 .var/2u "strobe", 0 0;
v0x17be4d0_0 .net "tb_match", 0 0, L_0x17c13d0;  1 drivers
v0x17be590_0 .net "tb_mismatch", 0 0, L_0x1796e40;  1 drivers
v0x17be760_0 .net "wavedrom_enable", 0 0, v0x17bb750_0;  1 drivers
v0x17be800_0 .net "wavedrom_title", 511 0, v0x17bb7f0_0;  1 drivers
L_0x17c0740 .concat [ 1 0 0 0], L_0x17bf2c0;
L_0x17c1000 .concat [ 1 0 0 0], L_0x17bf2c0;
L_0x17c10c0 .concat [ 1 0 0 0], L_0x17c0ea0;
L_0x17c1220 .concat [ 1 0 0 0], L_0x17bf2c0;
L_0x17c13d0 .cmp/eeq 1, L_0x17c0740, L_0x17c12c0;
S_0x178c690 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x178c500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x178ce10 .functor NOT 1, v0x17bb4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1797700 .functor NOT 1, v0x17bb450_0, C4<0>, C4<0>, C4<0>;
L_0x17bea10 .functor AND 1, L_0x178ce10, L_0x1797700, C4<1>, C4<1>;
L_0x17beab0 .functor NOT 1, v0x17bb660_0, C4<0>, C4<0>, C4<0>;
L_0x17bebe0 .functor NOT 1, v0x17bb3b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bece0 .functor AND 1, L_0x17beab0, L_0x17bebe0, C4<1>, C4<1>;
L_0x17bedc0 .functor OR 1, L_0x17bea10, L_0x17bece0, C4<0>, C4<0>;
L_0x17bee80 .functor AND 1, v0x17bb3b0_0, v0x17bb4f0_0, C4<1>, C4<1>;
L_0x17bef40 .functor AND 1, L_0x17bee80, v0x17bb660_0, C4<1>, C4<1>;
L_0x17bf000 .functor OR 1, L_0x17bedc0, L_0x17bef40, C4<0>, C4<0>;
L_0x17bf170 .functor AND 1, v0x17bb450_0, v0x17bb4f0_0, C4<1>, C4<1>;
L_0x17bf1e0 .functor AND 1, L_0x17bf170, v0x17bb660_0, C4<1>, C4<1>;
L_0x17bf2c0 .functor OR 1, L_0x17bf000, L_0x17bf1e0, C4<0>, C4<0>;
v0x17970b0_0 .net *"_ivl_0", 0 0, L_0x178ce10;  1 drivers
v0x1797150_0 .net *"_ivl_10", 0 0, L_0x17bece0;  1 drivers
v0x17b9ba0_0 .net *"_ivl_12", 0 0, L_0x17bedc0;  1 drivers
v0x17b9c60_0 .net *"_ivl_14", 0 0, L_0x17bee80;  1 drivers
v0x17b9d40_0 .net *"_ivl_16", 0 0, L_0x17bef40;  1 drivers
v0x17b9e70_0 .net *"_ivl_18", 0 0, L_0x17bf000;  1 drivers
v0x17b9f50_0 .net *"_ivl_2", 0 0, L_0x1797700;  1 drivers
v0x17ba030_0 .net *"_ivl_20", 0 0, L_0x17bf170;  1 drivers
v0x17ba110_0 .net *"_ivl_22", 0 0, L_0x17bf1e0;  1 drivers
v0x17ba1f0_0 .net *"_ivl_4", 0 0, L_0x17bea10;  1 drivers
v0x17ba2d0_0 .net *"_ivl_6", 0 0, L_0x17beab0;  1 drivers
v0x17ba3b0_0 .net *"_ivl_8", 0 0, L_0x17bebe0;  1 drivers
v0x17ba490_0 .net "a", 0 0, v0x17bb3b0_0;  alias, 1 drivers
v0x17ba550_0 .net "b", 0 0, v0x17bb450_0;  alias, 1 drivers
v0x17ba610_0 .net "c", 0 0, v0x17bb4f0_0;  alias, 1 drivers
v0x17ba6d0_0 .net "d", 0 0, v0x17bb660_0;  alias, 1 drivers
v0x17ba790_0 .net "out", 0 0, L_0x17bf2c0;  alias, 1 drivers
S_0x17ba8f0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x178c500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17bb3b0_0 .var "a", 0 0;
v0x17bb450_0 .var "b", 0 0;
v0x17bb4f0_0 .var "c", 0 0;
v0x17bb5c0_0 .net "clk", 0 0, v0x17be110_0;  1 drivers
v0x17bb660_0 .var "d", 0 0;
v0x17bb750_0 .var "wavedrom_enable", 0 0;
v0x17bb7f0_0 .var "wavedrom_title", 511 0;
S_0x17bab90 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17ba8f0;
 .timescale -12 -12;
v0x17badf0_0 .var/2s "count", 31 0;
E_0x17872c0/0 .event negedge, v0x17bb5c0_0;
E_0x17872c0/1 .event posedge, v0x17bb5c0_0;
E_0x17872c0 .event/or E_0x17872c0/0, E_0x17872c0/1;
E_0x1787510 .event negedge, v0x17bb5c0_0;
E_0x17719f0 .event posedge, v0x17bb5c0_0;
S_0x17baef0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17ba8f0;
 .timescale -12 -12;
v0x17bb0f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17bb1d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17ba8f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17bb950 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x178c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17bf420 .functor NOT 1, v0x17bb3b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf490 .functor AND 1, L_0x17bf420, v0x17bb450_0, C4<1>, C4<1>;
L_0x17bf570 .functor AND 1, L_0x17bf490, v0x17bb4f0_0, C4<1>, C4<1>;
L_0x17bf630 .functor AND 1, v0x17bb3b0_0, v0x17bb450_0, C4<1>, C4<1>;
L_0x17bf6d0 .functor NOT 1, v0x17bb4f0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf850 .functor AND 1, L_0x17bf630, L_0x17bf6d0, C4<1>, C4<1>;
L_0x17bf9a0 .functor OR 1, L_0x17bf570, L_0x17bf850, C4<0>, C4<0>;
L_0x17bfab0 .functor NOT 1, v0x17bb3b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bfc80 .functor AND 1, L_0x17bfab0, v0x17bb450_0, C4<1>, C4<1>;
L_0x17bfe50 .functor AND 1, L_0x17bfc80, v0x17bb660_0, C4<1>, C4<1>;
L_0x17bff70 .functor OR 1, L_0x17bf9a0, L_0x17bfe50, C4<0>, C4<0>;
L_0x17c0030 .functor AND 1, v0x17bb3b0_0, v0x17bb450_0, C4<1>, C4<1>;
L_0x17c0110 .functor NOT 1, v0x17bb660_0, C4<0>, C4<0>, C4<0>;
L_0x17c0290 .functor AND 1, L_0x17c0030, L_0x17c0110, C4<1>, C4<1>;
L_0x17c00a0 .functor OR 1, L_0x17bff70, L_0x17c0290, C4<0>, C4<0>;
L_0x17c04c0 .functor NOT 1, v0x17bb3b0_0, C4<0>, C4<0>, C4<0>;
L_0x17c05c0 .functor NOT 1, v0x17bb4f0_0, C4<0>, C4<0>, C4<0>;
L_0x17c0630 .functor AND 1, L_0x17c04c0, L_0x17c05c0, C4<1>, C4<1>;
L_0x17c07e0 .functor NOT 1, v0x17bb660_0, C4<0>, C4<0>, C4<0>;
L_0x17c0850 .functor AND 1, L_0x17c0630, L_0x17c07e0, C4<1>, C4<1>;
L_0x17c0a10 .functor OR 1, L_0x17c00a0, L_0x17c0850, C4<0>, C4<0>;
L_0x17c0b20 .functor NOT 1, v0x17bb450_0, C4<0>, C4<0>, C4<0>;
L_0x17c0c50 .functor AND 1, v0x17bb4f0_0, L_0x17c0b20, C4<1>, C4<1>;
L_0x17c0d10 .functor AND 1, L_0x17c0c50, v0x17bb660_0, C4<1>, C4<1>;
L_0x17c0ea0 .functor OR 1, L_0x17c0a10, L_0x17c0d10, C4<0>, C4<0>;
v0x17bbc40_0 .net *"_ivl_0", 0 0, L_0x17bf420;  1 drivers
v0x17bbd20_0 .net *"_ivl_10", 0 0, L_0x17bf850;  1 drivers
v0x17bbe00_0 .net *"_ivl_12", 0 0, L_0x17bf9a0;  1 drivers
v0x17bbef0_0 .net *"_ivl_14", 0 0, L_0x17bfab0;  1 drivers
v0x17bbfd0_0 .net *"_ivl_16", 0 0, L_0x17bfc80;  1 drivers
v0x17bc100_0 .net *"_ivl_18", 0 0, L_0x17bfe50;  1 drivers
v0x17bc1e0_0 .net *"_ivl_2", 0 0, L_0x17bf490;  1 drivers
v0x17bc2c0_0 .net *"_ivl_20", 0 0, L_0x17bff70;  1 drivers
v0x17bc3a0_0 .net *"_ivl_22", 0 0, L_0x17c0030;  1 drivers
v0x17bc480_0 .net *"_ivl_24", 0 0, L_0x17c0110;  1 drivers
v0x17bc560_0 .net *"_ivl_26", 0 0, L_0x17c0290;  1 drivers
v0x17bc640_0 .net *"_ivl_28", 0 0, L_0x17c00a0;  1 drivers
v0x17bc720_0 .net *"_ivl_30", 0 0, L_0x17c04c0;  1 drivers
v0x17bc800_0 .net *"_ivl_32", 0 0, L_0x17c05c0;  1 drivers
v0x17bc8e0_0 .net *"_ivl_34", 0 0, L_0x17c0630;  1 drivers
v0x17bc9c0_0 .net *"_ivl_36", 0 0, L_0x17c07e0;  1 drivers
v0x17bcaa0_0 .net *"_ivl_38", 0 0, L_0x17c0850;  1 drivers
v0x17bcc90_0 .net *"_ivl_4", 0 0, L_0x17bf570;  1 drivers
v0x17bcd70_0 .net *"_ivl_40", 0 0, L_0x17c0a10;  1 drivers
v0x17bce50_0 .net *"_ivl_42", 0 0, L_0x17c0b20;  1 drivers
v0x17bcf30_0 .net *"_ivl_44", 0 0, L_0x17c0c50;  1 drivers
v0x17bd010_0 .net *"_ivl_46", 0 0, L_0x17c0d10;  1 drivers
v0x17bd0f0_0 .net *"_ivl_6", 0 0, L_0x17bf630;  1 drivers
v0x17bd1d0_0 .net *"_ivl_8", 0 0, L_0x17bf6d0;  1 drivers
v0x17bd2b0_0 .net "a", 0 0, v0x17bb3b0_0;  alias, 1 drivers
v0x17bd350_0 .net "b", 0 0, v0x17bb450_0;  alias, 1 drivers
v0x17bd440_0 .net "c", 0 0, v0x17bb4f0_0;  alias, 1 drivers
v0x17bd530_0 .net "d", 0 0, v0x17bb660_0;  alias, 1 drivers
v0x17bd620_0 .net "out", 0 0, L_0x17c0ea0;  alias, 1 drivers
S_0x17bd780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x178c500;
 .timescale -12 -12;
E_0x1787060 .event anyedge, v0x17be430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17be430_0;
    %nor/r;
    %assign/vec4 v0x17be430_0, 0;
    %wait E_0x1787060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ba8f0;
T_3 ;
    %fork t_1, S_0x17bab90;
    %jmp t_0;
    .scope S_0x17bab90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17badf0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17bb660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb450_0, 0;
    %assign/vec4 v0x17bb3b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17719f0;
    %load/vec4 v0x17badf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17badf0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17bb660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb450_0, 0;
    %assign/vec4 v0x17bb3b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1787510;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17bb1d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17872c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17bb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bb4f0_0, 0;
    %assign/vec4 v0x17bb660_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17ba8f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x178c500;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17be110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17be430_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178c500;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17be110_0;
    %inv;
    %store/vec4 v0x17be110_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178c500;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17bb5c0_0, v0x17be590_0, v0x17bdf30_0, v0x17bdfd0_0, v0x17be070_0, v0x17be1b0_0, v0x17be2f0_0, v0x17be250_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178c500;
T_7 ;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17be390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178c500;
T_8 ;
    %wait E_0x17872c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17be390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17be390_0, 4, 32;
    %load/vec4 v0x17be4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17be390_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17be390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17be390_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17be2f0_0;
    %load/vec4 v0x17be2f0_0;
    %load/vec4 v0x17be250_0;
    %xor;
    %load/vec4 v0x17be2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17be390_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17be390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17be390_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response20/top_module.sv";
