# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[7:0][0] dataReg[0] re clk 0
.latch $0\dataReg[7:0][1] dataReg[1] re clk 0
.latch $0\dataReg[7:0][2] dataReg[2] re clk 0
.latch $0\dataReg[7:0][3] dataReg[3] re clk 0
.latch $0\dataReg[7:0][4] dataReg[4] re clk 0
.latch $0\dataReg[7:0][5] dataReg[5] re clk 0
.latch $0\dataReg[7:0][6] dataReg[6] re clk 0
.latch $0\dataReg[7:0][7] dataReg[7] re clk 0
.names dataReg[0] ins[0] enable $procmux$24_Y[0]
1-0 1
-11 1
.names dataReg[1] ins[1] enable $procmux$24_Y[1]
1-0 1
-11 1
.names dataReg[2] ins[2] enable $procmux$24_Y[2]
1-0 1
-11 1
.names dataReg[3] ins[3] enable $procmux$24_Y[3]
1-0 1
-11 1
.names dataReg[4] ins[4] enable $procmux$24_Y[4]
1-0 1
-11 1
.names dataReg[5] ins[5] enable $procmux$24_Y[5]
1-0 1
-11 1
.names dataReg[6] ins[6] enable $procmux$24_Y[6]
1-0 1
-11 1
.names dataReg[7] ins[7] enable $procmux$24_Y[7]
1-0 1
-11 1
.names $procmux$24_Y[0] $false rst $0\dataReg[7:0][0]
1-0 1
-11 1
.names $procmux$24_Y[1] $false rst $0\dataReg[7:0][1]
1-0 1
-11 1
.names $procmux$24_Y[2] $false rst $0\dataReg[7:0][2]
1-0 1
-11 1
.names $procmux$24_Y[3] $false rst $0\dataReg[7:0][3]
1-0 1
-11 1
.names $procmux$24_Y[4] $false rst $0\dataReg[7:0][4]
1-0 1
-11 1
.names $procmux$24_Y[5] $false rst $0\dataReg[7:0][5]
1-0 1
-11 1
.names $procmux$24_Y[6] $false rst $0\dataReg[7:0][6]
1-0 1
-11 1
.names $procmux$24_Y[7] $false rst $0\dataReg[7:0][7]
1-0 1
-11 1
.names ins_valid control.inputReady enable
11 1
.latch $flatten\control.$0\outputValid[0:0] control.outputValid re clk 0
.latch $flatten\control.$0\inputReady[0:0] control.inputReady re clk 1
.names $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y $false rst $flatten\control.$0\outputValid[0:0]
1-0 1
-11 1
.names $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y $true rst $flatten\control.$0\inputReady[0:0]
1-0 1
-11 1
.names control.stop $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y
0 1
.names control.enable $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y
0 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y
11 1
.names control.enable control.stop $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y
1- 1
-1 1
.names ins_valid control.inputReady control.enable
11 1
.names control.outputValid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y control.stop
11 1
.names rst control.rst
1 1
.names control.outputValid control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names control.inputReady control.ins_ready
1 1
.names clk control.clk
1 1
.names control.inputReady inputReady
1 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names control.outputValid outs_valid
1 1
.end
