\begin{circuitikz}
    \ctikzset{logic ports=ieee}
    \ctikzset{flipflops/scale=1}

    % Define Styles based on Figure 6
    \tikzset{latch-style/.style={flipflop, flipflop def={t1=D, t3=E, t6=Q}}}
    \tikzset{ff-style/.style={flipflop, flipflop def={t1=D, t6=Q}}}

    % Nodes
    % 1. Gated D Latch
    \node[latch-style] (latch) at (0, 0) {};
    \node[above] at (latch.north) {Gated D Latch};

    % 2. Pos-Edge D FF
    \node[ff-style] (pos_ff) at (0, -3.5) {};
    \node[above] at (pos_ff.north) {Pos-Edge D FF};
    % Clock Wedge
    \draw (pos_ff.pin 3) ++(0, 0.2) -- ++(0.3, -0.2) -- ++(-0.3, -0.2);

    % 3. Neg-Edge D FF
    \node[ff-style] (neg_ff) at (0, -7) {};
    \node[above] at (neg_ff.north) {Neg-Edge D FF};
    % Clock Wedge
    \draw (neg_ff.pin 3) ++(0, 0.2) -- ++(0.3, -0.2) -- ++(-0.3, -0.2);
    % Bubble for Neg-Edge (Input side)
    \node[not port, anchor=out, scale=0.5] (clk_inv) at (neg_ff.pin 3) {};

    % Common Inputs
    \coordinate (D_in) at (-3.5, 1);
    \coordinate (Clk_in) at (-3.5, -2); % Positioned nicely

    \draw (D_in) node[left] {D} -- (D_in -| latch.pin 1) coordinate (D_top) -- (latch.pin 1);
    \draw (D_top) -- (D_top |- pos_ff.pin 1) -- (pos_ff.pin 1);
    \draw (D_top |- pos_ff.pin 1) -- (D_top |- neg_ff.pin 1) -- (neg_ff.pin 1);

    % Clock Wiring
    \draw (Clk_in) node[left] {Clock} -- (Clk_in -| latch.pin 3) coordinate (Clk_bus);
    
    % To Latch E
    \draw (Clk_bus) |- (latch.pin 3);
    
    % To Pos FF C
    \draw (Clk_bus) |- (pos_ff.pin 3);
    
    % To Neg FF C
    \draw (Clk_bus) |- (clk_inv.in);

    % Outputs
    \draw (latch.pin 6) -- ++(1, 0) node[right] {$Q_a$};
    \draw (pos_ff.pin 6) -- ++(1, 0) node[right] {$Q_b$};
    \draw (neg_ff.pin 6) -- ++(1, 0) node[right] {$Q_c$};

\end{circuitikz}
