# started on Thu Sep  5 22:46:00 2024

1002.12	msec	task-clock:u	1002122552	100.00	0.999	CPUs utilized
0		context-switches:u	1002122552	100.00	0.000	/sec
0		cpu-migrations:u	1002122552	100.00	0.000	/sec
33		page-faults:u	1002122552	100.00	32.930	/sec
2400838616		cycles:u	499014423	49.00	2.396	GHz
6586147785		instructions:u	499008868	49.00	2.74	insn per cycle
2160371184		branches:u	499007755	49.00	2.156	G/sec
15005942		branch-misses:u	499007331	49.00	0.69	of all branches
78055		L1-dcache-loads:u	499008277	49.00	77.890	K/sec
3963		L1-dcache-load-misses:u	498140074	49.00	5.08	of all L1-dcache accesses
5544		LLC-loads:u	499944259	49.00	5.532	K/sec
25		LLC-load-misses:u	431114148	43.00	0.45	of all LL-cache accesses
2357056257		L1-icache-loads:u	431113019	43.00	2.352	G/sec
30		L1-icache-load-misses:u	431115703	43.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	431114147	43.00	0.000	/sec
0		dTLB-load-misses:u	431981459	43.00		
2357169255		iTLB-loads:u	431994237	43.00	2.352	G/sec
67		iTLB-load-misses:u	430186035	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
