
<html>

<!-- Website of Vivek Govindasamy -->
<!-- written by Vivek G	-->
<!-- first version: 07/16/23-->
<!-- last update:   07/16/23-->

<head>
	<title>Vivek Govindasamy</title>
	<link rel="stylesheet" href="design.css">
	<link href="https://fonts.googleapis.com/css2?family=Lora:wght@400;500&display=swap" rel="stylesheet">
</head>

<body>
	<div class="sidebar">
		<div class="sidebar_box">
			<a href="about_me.html" class="sidebar_item">About Me</a>
		</div>
		<div class="sidebar_box">
			<a href="#Contact" class="sidebar_item">Contact</a>
		</div>
		<div class="sidebar_box">
  			<a href="#Resume" class="sidebar_item">Resume</a>
		</div>
		<div class="sidebar_box">
			<a href="#Education" class="sidebar_item">Education</a>
		</div>
		<div class="sidebar_box">
  			<a href="#Publications" class="sidebar_item">Publications</a>
		</div>
	</div>

	<div class="header">
		<h1 class="heading"><span class="headingtext">Vivek Govindasamy, Ph.D. </span></h1>
		<br>
	</div>
	
	<div class="main_content">

	<img class="profile_pic" src="profile_pic_white.jpg" style="width:150%; height:auto;">
		
	<section>
		<a name="Contact"><h3 class="subheading">Contact </h3>
		<p>Email: vbgovind@uci.edu</p>
		<p>Phone: +1 9495734643</p>
		<p>Address: 1401 Palo Verde Road, Irvine, California, USA - 92617-4314</p>
		<p>Lab:	Lab for Embedded Computer Systems (LECS) 3431 Engineering Hall</p>
		<br>
	</section>

	<section>
		<a name="Resume"><h3 class="subheading">Resume</h3></a>
		<a href="https://eecs.uci.edu/~vbgovind/Resume_Vivek.pdf">Latest Resume</a>
		<br>	
		<a href="https://eecs.uci.edu/~vbgovind/CV_Vivek.pdf">Curriculum Vitae</a>
		<br>	
		<br>
	</section>

	<section>
		<a name="Education"><h3 class="subheading">Education</h3></a>
		<p  class="institute"><b>University of California, Irvine</b></p>
  		<span style="display:block; text-align:left;">
  	  	<b>Dissertation Abstract:</b>
  		</span>
  		<span style="display:block; text-align:justify;">
    		Modern processors experience memory contention when the speed of their computational units exceeds the rate at which new data is available to be processed. This phenomenon is well known as the memory wall and is a great challenge in computer engineering. The reason for this phenomenon is the unequal growth rate in memory access speeds compared to processor clock rates. In order to mitigate the memory bottleneck in classic computer architectures, a scalable parallel computing platform called the Grid of Processing Cells (GPC) has been proposed. To evaluate its effectiveness, the GPC is modeled at the instruction-level and functional-level using SystemC TLM-2.0, with a focus on memory contention. Individual GPC cells can be switched between the two abstraction levels. Our mixed-level system model enables fast and accurate simulations. We test multiple streaming applications on the GPC, analyze software-based optimization methods and their effects on the GPC, at both abstraction levels. The performance is then compared against the traditional shared memory processor (SMP) architecture. Experimental results show improved execution times on the GPC primarily due to a large decrease in main memory contention.
  		</span>
		</p>
		<p><b>Master of Science in Computer Engineering</b> - February 2022
			<br><a href="https://escholarship.org/uc/item/2m56471m">Master's thesis - Mapping of an APNG Encoder to the Grid of Processing Cells Architecture</a>, 
			<br><a href="https://eecs.uci.edu/~vbgovind/CECS_TR_22_02.pdf">Technical Report Format</a>
			<br><b>Relevant Courses: </b>Computer Architecture, Operating Systems, Embedded Systems
		</p>
		
		<br>
		<p class="institute"><b>Vellore Institute of Technology, Vellore</b></p>
		<p>
			Bachelor of Technology in Electronics and Communication Engineering - June 2020
			<br><b>Relevant Courses: </b>Advanced Microcontrollers (ARM), Digital Logic Design, Digital Signal Processing
		</p>
		<br>
	</section>

	<section>
		
		<a name="Publications"><h3 class="subheading">Publications</h3></a>

		<ul>
			<b>Journals</b>
			<br>
			<li class="b1"><p>V. Govindasamy, R. Dömer: </p>
			<a href="https://dl.acm.org/doi/10.1145/3708988">"Mixed-Level Modeling and Evaluation of a Cache-less Grid of Processing Cells"</a>,
			<p>ACM Transactions on Embedded Computing Systems (TECS), December 2024.</p>
			<br>
			</li>

			<b>Conferences</b>
			<br>
			<li class="b1"><p>L. Luchterhandt, V. Govindasamy, Y. Wang, R. Dömer, W. Mueller, C. Scheytt: </p>
			<a href="https://www.cecs.uci.edu/~doemer/publications/FDL_25.pdf">"A Quantitative Guide to Navigate Speed/Accuracy Tradeoffs in System Level Design of RISC-V Processor Grids"</a>,
			<p>Proceedings of the 28th Forum on Specification and Design Languages, St. Goar, Germany, September 2025.</p>
			<br>
			</li>
			
			<li class="b1"><p>L. Luchterhandt, V. Govindasamy, Y. Wang, R. Dömer, W. Mueller, C. Scheytt: </p>
			<a href="https://www.cecs.uci.edu/~doemer/publications/DATE_25_OSSMPIC.pdf">"Case Study on Combining Open-Source Tool Flows for Grids of Processing Cells"</a>,
			<p>Open Source Solutions for Massively Parallel Integrated Circuits (OSSMPIC) Workshop at the Design, Automation and Test in Europe (DATE) Conference, Lyon, France, April 2025.</p>
			<br>
			</li>
			
			<li class="b1"><p>E. Arasteh, V. Govindasamy, R. Dömer: </p>
			<a href="https://www.cecs.uci.edu/~doemer/publications/DATE_24.pdf">"BusyMap, an Efficient Data Structure to Observe Interconnect Contention in SystemC TLM-2.0"</a>,
			<p>Design, Automation and Test in Europe (DATE) Conference, Valencia, Spain, March 2024</p>
			<a href="https://github.com/vbgovind/vbgovind.github.io/blob/main/presentation_02022024.pdf">Presentation slides</a>
			<br>
			</li>
			
			<li class="b1"><p>V. Govindasamy, R. Dömer:</p>
				<!-- <a href="https://github.com/vbgovind/vbgovind.github.io/blob/main/Instruction-Level%20Modeling%20and%20Evaluation%20of%20a%20Cache-less%20Grid%20of%20Processing%20Cells.pdf">Instruction-Level Modeling and Evaluation of a Cache-less Grid of Processing Cells</a> -->
				<a href="https://eecs.uci.edu/~vbgovind/FDL_2023.pdf">"Instruction-Level Modeling and Evaluation of a Cache-less Grid of Processing Cells"</a>
				<a href="https://eecs.uci.edu/~vbgovind/FDL_2023.pdf">"Instruction-Level Modeling and Evaluation of a Cache-less Grid of Processing Cells",</a>
				<p>Proceedings of the 26th Forum on Specification and Design Languages, Turin, Italy, September 2023.</p>
				<a href="https://eecs.uci.edu/~vbgovind/FDL_Presentation.pdf">Presentation slides</a>
				<br>
			</li>

			
			<li class="b1"><p>V. Govindasamy, E. Arasteh, R. Dömer: </p>
			<a href="https://eecs.uci.edu/~vbgovind/IESS_22_vg.pdf">"Minimizing Memory Contention in an APNG Encoder using a Grid of Processing Cells"</a>,
			<p>Proceedings of the International Embedded Systems Symposium, "Designing Modern Embedded Systems: Software, Hardware, and Applications" 
				(ed. S. Henkler, M. Kreutz, M. Wehrmeister, M. Götz, A. Rettberg), Springer, Lippstadt, Germany, November 2022.</p>
			<a href="https://eecs.uci.edu/~vbgovind/IESS_Presentation.pdf">Presentation slides</a>
			<br>
			</li>
			
			<b>Technical Reports</b>
			<br>
			<li class="b1"><p>V. Govindasamy, R. Dömer:</p>
			<a href="https://eecs.uci.edu/~vbgovind/CECS_TR_22_02.pdf">"Mapping of an APNG Encoder to the Grid of Processing Cells Architecture"</a>,
			<p>Center for Embedded and Cyber-Physical Systems, Technical Report 22-02, September 2022.</p>
			<br>
			</li>
			
				
			<li class="b1"><p>V. Govindasamy, R. Dömer:</p>
			<a href="https://eecs.uci.edu/~vbgovind/CECS_TR_20_02.pdf">"A SystemC Model of a PNG Encoder"</a>,
			<p>Center for Embedded and Cyber-Physical Systems, Technical Report 20-02, December 2020.</p>
			<br>
			</li>
			
		</ul>
		
	</section>
		
	</div>
</body>

</html>

