[LocalizedFileNames]
div_resets_tima_4k_2.gbc=@div_resets_tima_4k_2.gbc,0
div_resets_tima_4k.gbc=@div_resets_tima_4k.gbc,0
div_resets_tima_262k.gbc=@div_resets_tima_262k.gbc,0
div_resets_tima_16k.gbc=@div_resets_tima_16k.gbc,0
div_reset_when_inc.gbc=@div_reset_when_inc.gbc,0
div_timing_test.gbc=@div_timing_test.gbc,0
div_reset_serial.gbc=@div_reset_serial.gbc,0
div_reset_div.gbc=@div_reset_div.gbc,0
div_reset_65k.gbc=@div_reset_65k.gbc,0
tma_set.gbc=@tma_set.gbc,0
timer_timing_test.gbc=@timer_timing_test.gbc,0
timer_reset_test.gbc=@timer_reset_test.gbc,0
timer_reset_2.gbc=@timer_reset_2.gbc,0
timer_irq_delay_if_tima.gbc=@timer_irq_delay_if_tima.gbc,0
timer_irq_delay_disable_irq.gbc=@timer_irq_delay_disable_irq.gbc,0
timer_irq_delay.gbc=@timer_irq_delay.gbc,0
tima_tma_div_set_range_64.gbc=@tima_tma_div_set_range_64.gbc,0
tima_set_when_inc.gbc=@tima_set_when_inc.gbc,0
tima_set.gbc=@tima_set.gbc,0
tima_set_weird.gbc=@tima_set_weird.gbc,0
tac_set_when_inc_64.gbc=@tac_set_when_inc_64.gbc,0
tac_set_when_inc_256.gbc=@tac_set_when_inc_256.gbc,0
tac_set_when_inc_16.gbc=@tac_set_when_inc_16.gbc,0
tac_set_when_inc_1024.gbc=@tac_set_when_inc_1024.gbc,0
tac_set_timer_disabled_2.gbc=@tac_set_timer_disabled_2.gbc,0
tac_set_timer_disabled.gbc=@tac_set_timer_disabled.gbc,0
tac_set_everything.gbc=@tac_set_everything.gbc,0
tac_set_enabled.gbc=@tac_set_enabled.gbc,0
tac_set_disable.gbc=@tac_set_disable.gbc,0
sys_clocks_init_gbc_mode.gbc=@sys_clocks_init_gbc_mode.gbc,0
sys_clocks_init.gbc=@sys_clocks_init.gbc,0
div_resets_timer_overflow.gbc=@div_resets_timer_overflow.gbc,0
div_resets_timer.gbc=@div_resets_timer.gbc,0
div_resets_tima_65k.gbc=@div_resets_tima_65k.gbc,0
