Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Feb 15 23:30:08 2016
| Host         : MSDN-SPECIAL running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file tdc_front_top_clock_utilization_placed.rpt
| Design       : tdc_front_top
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y4
9. Net wise resources used in clock region X1Y4
10. Net wise resources used in clock region X0Y5
11. Net wise resources used in clock region X1Y5
12. Net wise resources used in clock region X0Y6
13. Net wise resources used in clock region X1Y6

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    7 |        32 |          0 |
| BUFH  |    0 |       168 |          0 |
| BUFIO |    0 |        56 |          0 |
| MMCM  |    1 |        14 |          0 |
| BUFR  |    1 |        56 |          0 |
| BUFMR |    0 |        28 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------+------------------------------------------+--------------+--------+---------------+-----------+
|       |                               |                                          |   Num Loads  |        |               |           |
+-------+-------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                     | Net Name                                 | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | bufgmux_0                     | clk_w0                                   |    1 |     1 |     no |         1.461 |     0.073 |
|     2 | bufgmux_1                     | clk_w1                                   |    1 |     1 |     no |         1.461 |     0.073 |
|     3 | clk_wiz_inst/inst/clkf_buf    | clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |     no |         1.514 |     0.076 |
|     4 | clk_wiz_inst/inst/clkout1_buf | clk_wiz_inst/inst/clk_out1               |    1 |     1 |     no |         1.461 |     0.073 |
|     5 | clk_wiz_inst/inst/clkout2_buf | clk_wiz_inst/inst/clk_out2               |    1 |     1 |     no |         1.461 |     0.073 |
|     6 | clk_wiz_inst/inst/clkout4_buf | clk_wiz_inst/inst/clk_out4               |    1 |     1 |     no |         1.461 |     0.073 |
|     7 | bufgmux_2                     | sys_clk                                  | 2514 |   899 |     no |         1.633 |     0.451 |
+-------+-------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+


+-------+---------------------------------+--------------------------------------+--------------+--------+---------------+-----------+
|       |                                 |                                      |   Num Loads  |        |               |           |
+-------+---------------------------------+--------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                       | Net Name                             | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------+--------------------------------------+------+-------+--------+---------------+-----------+
|     1 | clk_wiz_inst/inst/mmcm_adv_inst | clk_wiz_inst/inst/clkfbout_clk_wiz_0 |    1 |     1 |     no |         1.697 |     0.085 |
|     2 | clk_wiz_inst/inst/mmcm_adv_inst | clk_wiz_inst/inst/clk_out1_clk_wiz_0 |    1 |     1 |     no |         1.697 |     0.085 |
|     3 | clk_wiz_inst/inst/mmcm_adv_inst | clk_wiz_inst/inst/clk_out2_clk_wiz_0 |    1 |     1 |     no |         1.697 |     0.085 |
|     4 | clk_wiz_inst/inst/mmcm_adv_inst | clk_wiz_inst/inst/clk_out3           |    1 |     1 |     no |         1.697 |     0.085 |
|     5 | clk_wiz_inst/inst/mmcm_adv_inst | clk_wiz_inst/inst/clk_out4_clk_wiz_0 |    1 |     1 |     no |         1.697 |     0.085 |
+-------+---------------------------------+--------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

+-------+--------------------------------------------+---------------------------+--------------+--------+---------------+-----------+
|       |                                            |                           |   Num Loads  |        |               |           |
+-------+--------------------------------------------+---------------------------+------+-------+--------+---------------+-----------+
| Index | BUFR Cell                                  | Net Name                  | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------+---------------------------+------+-------+--------+---------------+-----------+
|     1 | dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst | dbg_hub/inst/u_bufr/idrck |  265 |    67 |     no |         0.790 |     0.080 |
+-------+--------------------------------------------+---------------------------+------+-------+--------+---------------+-----------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+--------------------------------+--------------+--------+---------------+-----------+
|       |                                                  |                                |   Num Loads  |        |               |           |
+-------+--------------------------------------------------+--------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                                    | Net Name                       | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------+--------------------------------+------+-------+--------+---------------+-----------+
|     1 | dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst | dbg_hub/inst/bscan_inst/UPDATE |    1 |     1 |  yes   |         0.000 |     0.000 |
+-------+--------------------------------------------------+--------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 39200 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 38000 |    0 |  8600 |    0 |   260 |    0 |    65 |    0 |   180 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 43600 |    0 |  9800 |    0 |   300 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y4              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   51 | 44000 |    0 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y4              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  408 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y5              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |  139 | 42800 |    0 |  8600 |    0 |   260 |    0 |    65 |    0 |   180 |
| X1Y5              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 | 1095 | 43600 |  257 |  9800 |    1 |   300 |    2 |    75 |    0 |   220 |
| X0Y6              |    1 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  499 | 44000 |   48 |  8800 |    0 |   280 |    0 |    70 |    0 |   180 |
| X1Y6              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  280 | 44800 |    0 | 10000 |    0 |   320 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y4
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFGCTRL    |   no   |         0 |       0 |         0 |       0 |       0 |  51 |     0 |        0 |    0 | sys_clk        |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+


9. Net wise resources used in clock region X1Y4
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFGCTRL    |   no   |         0 |       0 |         0 |       0 |       0 | 408 |     0 |        0 |    0 | sys_clk        |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+


10. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFGCTRL    |   no   |         0 |       0 |         0 |       0 |       0 | 139 |     0 |        0 |    0 | sys_clk        |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+


11. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                           Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0 |
| BUFGCTRL    |   no   |         0 |       0 |         6 |       0 |       0 | 1095 |   257 |        0 |    0 | sys_clk                                  |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------+


12. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |            Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------+
| BUFR        |   no   |         0 |       0 |         0 |       0 |       0 | 241 |    24 |        0 |    0 | dbg_hub/inst/u_bufr/idrck |
| BUFGCTRL    |   no   |         0 |       0 |         0 |       0 |       0 | 257 |    24 |        0 |    0 | sys_clk                   |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------+


13. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFGCTRL    |   no   |         0 |       0 |         0 |       0 |       0 | 280 |     0 |        0 |    0 | sys_clk        |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y30 [get_cells bufgmux_0]
set_property LOC BUFGCTRL_X0Y28 [get_cells bufgmux_1]
set_property LOC BUFGCTRL_X0Y25 [get_cells clk_wiz_inst/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y31 [get_cells clk_wiz_inst/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y29 [get_cells clk_wiz_inst/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y27 [get_cells clk_wiz_inst/inst/clkout4_buf]
set_property LOC BUFGCTRL_X0Y26 [get_cells bufgmux_2]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y5 [get_cells clk_wiz_inst/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y25 [get_cells dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y275 [get_ports clk_in_n]
set_property LOC IOB_X1Y276 [get_ports clk_in_p]

# Clock net "sys_clk" driven by instance "bufgmux_2" located at site "BUFGCTRL_X0Y26"
#startgroup
create_pblock CLKAG_sys_clk
add_cells_to_pblock [get_pblocks  CLKAG_sys_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sys_clk"}]]]
resize_pblock [get_pblocks CLKAG_sys_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "dbg_hub/inst/u_bufr/idrck" driven by instance "dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst" located at site "BUFR_X0Y25"
#startgroup
create_pblock CLKAG_dbg_hub/inst/u_bufr/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/u_bufr/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/u_bufr/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/u_bufr/idrck] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "dbg_hub/inst/bscan_inst/UPDATE" driven by instance "dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst" located at site "BSCAN_X0Y0"
#startgroup
create_pblock CLKAG_dbg_hub/inst/bscan_inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/bscan_inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/bscan_inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/bscan_inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
