<profile>

<section name = "Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_8_1'" level="0">
<item name = "Date">Wed Dec 20 21:42:50 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">backprop_syn</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.015 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28, 28, 0.280 us, 0.280 us, 28, 28, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_8_1">26, 26, 19, 4, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 13, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 120, -</column>
<column name="Register">-, -, 272, 32, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_64_1_1_U224">mux_32_64_1_1, 0, 0, 0, 13, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln8_fu_105_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln8_fu_99_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln9_fu_127_p2">xor, 0, 0, 65, 64, 65</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_6">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 64, 128</column>
<column name="i_fu_48">9, 2, 2, 4</column>
<column name="sum_fu_44">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_48">2, 0, 2, 0</column>
<column name="icmp_ln8_reg_170">1, 0, 1, 0</column>
<column name="sum_fu_44">64, 0, 64, 0</column>
<column name="tmp_3_reg_184">64, 0, 64, 0</column>
<column name="xor_ln9_reg_174">64, 0, 64, 0</column>
<column name="icmp_ln8_reg_170">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6768_p_din0">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6768_p_din1">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6768_p_opcode">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6768_p_dout0">in, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6768_p_ce">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6788_p_din0">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6788_p_din1">out, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6788_p_dout0">in, 64, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="grp_fu_6788_p_ce">out, 1, ap_ctrl_hs, backprop_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="activations3_0_8_reload">in, 64, ap_none, activations3_0_8_reload, scalar</column>
<column name="activations3_1_8_reload">in, 64, ap_none, activations3_1_8_reload, scalar</column>
<column name="activations3_2_8_reload">in, 64, ap_none, activations3_2_8_reload, scalar</column>
<column name="sum_out">out, 64, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
