<h1 align="center">Hi, I'm Pallavi ğŸ‘‹</h1>

<h3 align="center">Electronics & Communication Engineering | VLSI & Embedded Systems</h3>

---

### ğŸ‘©â€ğŸ“ About Me  
- Final-year Electronics & Communication Engineering student  
- Experienced in **VLSI Physical Design, Digital Design, and Embedded Systems**  
- Hands-on with **OpenLane, OpenROAD, Yosys, Verilog, DSCH 4, Microwind**  
- Completed internships in VLSI at **SVNIT Surat** and **Indo German Tool Room**  
- Passionate about RTL design, hardwareâ€“software integration, and digital circuit design  

---

### ğŸ› ï¸ Technical Skills  
- **Languages:** C, Verilog, Python  
- **Tools & Frameworks:** OpenROAD, OpenLane, Yosys, Vivado, ModelSim, Proteus  
- **Simulation/Platforms:** Ubuntu Linux, GTKWave, Icarus Verilog  
- **Design Tools:** DSCH 4, Microwind  
- **Other Skills:** Digital Electronics, Microcontroller Programming  

---

### ğŸ”§ Tools I Work With  
**EDA & VLSI:** OpenLane, OpenROAD, Yosys  
**Simulation:** ModelSim, Icarus Verilog, GTKWave  
**PCB/Hardware:** Proteus, Arduino IDE  
**Others:** VS Code, Linux  

---

### ğŸ§© Projects  

#### **ğŸ”¹ Inspection Module (3rd â€“ 6th Semester)**  
- Built a mobile inspection platform using Arduino  
- Integrated multiple sensors for real-time diagnostics  
- Features modular design and multi-parameter data acquisition  

#### **ğŸ”¹ Digital Trainer Kit**  
- Designed a complete trainer kit for digital logic experiments  
- Implemented hardware:  
  - MUX / DEMUX modules  
  - Shift Registers  
  - Counters  
- Circuit design done using Verilog + hardware testing
- 
### ğŸ“ Certifications  
- **VLSI â€“ Indo German Tool Room**  
- **VLSI Physical Design â€“ SVNIT Surat**  
- **NCC Certificates â€“ A, B & C**  

---

### ğŸ† Achievements  
- Secured **2nd place** in National Level Tech Fest (Electrical Quiz)  
- Completed **NCC A, B & C certifications**, demonstrating leadership & discipline  

---

### ğŸ“Œ Recommended Pinned Repositories  
- `i2c_dynamic_remapper`  
- `Digital-Trainer-Kit`  
- `Inspection-Module`  
- `VLSI-Projects-OpenLane`  
- `DSCH4-Microwind-Designs`

---

### ğŸ“« Connect With Me  
- **Email:** pallavi75g76@gmail.com  
- **GitHub:** https://github.com/pallavi-2501
- **LinkedIn:** https://www.linkedin.com/in/pallavi19y02  

---

### ğŸŒ± Currently Learning  
- RTL Design & Verification  
- VLSI Physical Design Flow  
- Embedded Systems & IoT  
