
---------- Begin Simulation Statistics ----------
final_tick                               560741437986500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49235                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880116                       # Number of bytes of host memory used
host_op_rate                                   110668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.11                       # Real time elapsed on the host
host_tick_rate                               36485956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007411                       # Number of seconds simulated
sim_ticks                                  7410536500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35109                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40195                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28176                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35109                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6933                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45685                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5114                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329262                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1553228                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468867                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14726317                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.526338                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.716120                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10054999     68.28%     68.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676788      4.60%     72.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       823740      5.59%     78.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262366      1.78%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563972      3.83%     84.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260729      1.77%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332857      2.26%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197638      1.34%     89.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1553228     10.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14726317                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.482105                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.482105                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10931850                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108010                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           745577                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2491341                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6074                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        612726                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786253                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367157                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45685                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084022                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13676702                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472971                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12148                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003082                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1105134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33290                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706628                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14787910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.575886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.029943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11311856     76.49%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103821      0.70%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212999      1.44%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170681      1.15%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177755      1.20%     80.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141435      0.96%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219066      1.48%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72766      0.49%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377531     16.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14787910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988830                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172354                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36998                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.560680                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10313479                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367157                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          322211                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789855                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418840                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042232                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7946322                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4655                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23130916                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3712750                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6074                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3720932                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29848                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       571241                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138702                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167233                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          255                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28929974                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919180                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606102                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17534522                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.546394                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962217                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21299935                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345027                       # number of integer regfile writes
system.switch_cpus.ipc                       0.674716                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.674716                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237316     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476928     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002400     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       763723      3.30%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94658      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7184209     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272654      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23135577                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22516077                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44088782                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443199                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671156                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1044464                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045145                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             603      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123802     11.85%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262746     25.16%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88583      8.48%     45.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11510      1.10%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       500882     47.96%     94.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56338      5.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622814                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18015256                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936180                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23135577                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          516                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       276349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14787910                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.564493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.448205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9407588     63.62%     63.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       687715      4.65%     68.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       700592      4.74%     73.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       635116      4.29%     77.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891889      6.03%     83.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       706275      4.78%     88.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774902      5.24%     93.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477677      3.23%     96.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506156      3.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14787910                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.560994                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084022                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23140                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96131                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10621211                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14821052                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4099264                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         208591                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025925                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2352609                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10826                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937064                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064305                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905901                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2815723                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4266323                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6074                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6840582                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514923                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040522                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167444                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3780611                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36052727                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954060                       # The number of ROB writes
system.switch_cpus.timesIdled                     363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            518                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27144                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48454                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22659                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       243754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       243754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 243754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84078                       # Request fanout histogram
system.membus.reqLayer2.occupancy           282742000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          465585250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7410536500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          117762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9820160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9852992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76108                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1737216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           188136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052400                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187618     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    518      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             188136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          153298000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           69                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        27881                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27950                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           69                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        27881                       # number of overall hits
system.l2.overall_hits::total                   27950                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          326                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        83747                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84078                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          326                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        83747                       # number of overall misses
system.l2.overall_misses::total                 84078                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8523798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8549024500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25226500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8523798000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8549024500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.825316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.750233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.750509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.825316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.750233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.750509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77381.901840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101780.338400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101679.684341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77381.901840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101780.338400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101679.684341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27144                       # number of writebacks
system.l2.writebacks::total                     27144                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        83747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84073                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        83747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84073                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     21966500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7686328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7708294500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     21966500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7686328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7708294500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.825316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.750233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.825316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.750233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67381.901840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91780.338400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91685.731448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67381.901840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91780.338400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91685.731448                       # average overall mshr miss latency
system.l2.replacements                          76108                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8247                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2249065000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2249065000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.733141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.733159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99265.789822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99257.028112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2022495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2022495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.733141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.733094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89265.789822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89265.789822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              328                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.825316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77381.901840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76910.060976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     21966500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21966500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.825316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.821159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67381.901840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67381.901840                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        61090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6274733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6274733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.756776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.756779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102712.931740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102711.250430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        61090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5663833000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5663833000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.756776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.756767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92712.931740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92712.931740                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7835.519719                       # Cycle average of tags in use
system.l2.tags.total_refs                      201130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.642692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.022227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.258216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.318247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    29.812071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7768.108956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.948255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956484                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1866308                       # Number of tag accesses
system.l2.tags.data_accesses                  1866308                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        20864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5359808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5380992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        20864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1737216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1737216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        83747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             25909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2815451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    723268551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             726127184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2815451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2832723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234425132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234425132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234425132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            25909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2815451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    723268551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            960552316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     83507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000411628750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1638                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              174020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25525                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27144                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2654906000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  419165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4226774750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31668.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50418.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.535209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.674345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.649505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68884     85.90%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6658      8.30%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2818      3.51%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1250      1.56%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          330      0.41%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          146      0.18%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           62      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.168498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.468427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    156.317209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1637     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.558608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.529773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1221     74.54%     74.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      1.53%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              307     18.74%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      3.97%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      1.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5365312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1735872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5380672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1737216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    726.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7410367500                       # Total gap between requests
system.mem_ctrls.avgGap                      66629.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5344448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1735872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2815450.676209475379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 721195827.049768924713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234243768.990274846554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        83747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4218210500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 172666517250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26270.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50368.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6361130.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            291197760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            154748715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           309119160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           73408860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     584522640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3326013270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         44765760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4783776165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.537090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     89837250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7073428750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            281487360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            149583720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289448460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68173200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     584522640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3324006870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         46453920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4743676170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.125876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     94327250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7068938750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7410526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083616                       # number of overall hits
system.cpu.icache.overall_hits::total         1083627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27487000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27487000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27487000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27487000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67701.970443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67370.098039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67701.970443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67370.098039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     26557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     26557500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26557500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 67234.177215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67234.177215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 67234.177215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67234.177215                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27487000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27487000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67701.970443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67370.098039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     26557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 67234.177215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67234.177215                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.956897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168467                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9284673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9284676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9298516                       # number of overall hits
system.cpu.dcache.overall_hits::total         9298519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       167979                       # number of overall misses
system.cpu.dcache.overall_misses::total        167982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12869259186                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12869259186                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12869259186                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12869259186                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9449119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9449125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9466495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9466501                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017404                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017745                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78258.268283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78256.840638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76612.309789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76610.941565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1878870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30501                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.600275                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          523                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41809                       # number of writebacks
system.cpu.dcache.writebacks::total             41809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8878933686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8878933686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8990851186                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8990851186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80462.294049                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80462.294049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80542.974755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80542.974755                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7064024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7064025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10454358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10454358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7197539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7197541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78300.999888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78300.413434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54070                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54070                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6495241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6495241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81757.712883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81757.712883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2414901186                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2414901186                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78073.815460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78068.767530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2383692186                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2383692186                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77132.157196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77132.157196                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13843                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13843                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3533                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3533                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.203326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.203326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111917500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87503.909304                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87503.909304                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741437986500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7747595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.046154                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19044633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19044633                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560764034368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71137                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899672                       # Number of bytes of host memory used
host_op_rate                                   159713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   562.30                       # Real time elapsed on the host
host_tick_rate                               40185675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022596                       # Number of seconds simulated
sim_ticks                                 22596381500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       255780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        511779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       196674                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7866                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227771                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126124                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       196674                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        70550                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          270315                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28299                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4218                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1113244                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272224                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8059                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4638299                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1723439                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44862112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.500805                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.697010                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30799602     68.65%     68.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2077898      4.63%     73.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2484976      5.54%     78.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       811154      1.81%     80.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1684721      3.76%     84.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       779188      1.74%     86.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       997150      2.22%     88.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       589124      1.31%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4638299     10.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44862112                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.506425                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.506425                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      33427227                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69644641                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2279343                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7507924                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25209                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1851303                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265112                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4819                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7110282                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1853                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              270315                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288926                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41693791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31686055                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1312                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50418                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005981                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3370389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154423                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.701131                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45091006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.559508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.017234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         34592283     76.72%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           317620      0.70%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638709      1.42%     78.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           516194      1.14%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           545215      1.21%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433868      0.96%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           660039      1.46%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           230907      0.51%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7156171     15.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45091006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106673379                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56832899                       # number of floating regfile writes
system.switch_cpus.idleCycles                  101757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10335                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212216                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.538573                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30852427                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7110282                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          871739                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23286730                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281644                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69360294                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23742145                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26588                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69532365                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11418286                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25209                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11442368                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        91667                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1693831                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          793                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       477697                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550534                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          793                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86800726                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68883732                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606250                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52622907                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.524220                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69025228                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64589520                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4732294                       # number of integer regfile writes
system.switch_cpus.ipc                       0.663823                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.663823                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137339      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10275991     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8730      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          778      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       151946      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4961      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5155      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           70      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216483     23.31%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860240     17.05%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2430049      3.49%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320148      0.46%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21319610     30.65%     90.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6791499      9.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69558950                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66802745                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130809092                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63623179                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364345                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3112212                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044742                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14847      0.48%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            660      0.02%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       366889     11.79%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       775952     24.93%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262253      8.43%     45.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37355      1.20%     46.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1485017     47.72%     94.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       168876      5.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5731078                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56517072                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5260553                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7027745                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69347794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69558950                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2031013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5043                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1150505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45091006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.542635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.434993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28870857     64.03%     64.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2084729      4.62%     68.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2133272      4.73%     73.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1921130      4.26%     77.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2683875      5.95%     83.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2125830      4.71%     88.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2330277      5.17%     93.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1430313      3.17%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1510723      3.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45091006                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.539161                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289144                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   286                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65394                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       304501                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23286730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31976514                       # number of misc regfile reads
system.switch_cpus.numCycles                 45192763                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12481348                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         618230                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3125107                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7001101                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         38768                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204292621                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69478306                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63164147                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8489068                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13306490                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25209                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20970140                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1939121                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841110                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64445325                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          134                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11376576                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109060228                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138334701                       # The number of ROB writes
system.switch_cpus.timesIdled                    1268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1445                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             185115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93479                       # Transaction distribution
system.membus.trans_dist::CleanEvict           162301                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70884                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        185115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       767778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       767778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 767778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22366592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22366592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22366592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255999                       # Request fanout histogram
system.membus.reqLayer2.occupancy           929454500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1419276500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22596381500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       223896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          370514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2239                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29928448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30200320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          257195                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5982656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           596649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595202     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1447      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             596649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          471765000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505822999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3358500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1089                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        82366                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83455                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1089                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        82366                       # number of overall hits
system.l2.overall_hits::total                   83455                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1150                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       254849                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255999                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1150                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       254849                       # number of overall misses
system.l2.overall_misses::total                255999                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     95514000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26095954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26191468500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     95514000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26095954500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26191468500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337215                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337215                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.513622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.755746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.754149                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.513622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.755746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.754149                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83055.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102397.711978                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102310.823480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83055.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102397.711978                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102310.823480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93479                       # number of writebacks
system.l2.writebacks::total                     93479                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       254849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       254849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     84014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23547464500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23631478500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     84014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23547464500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23631478500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.513622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.755746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.513622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.755746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.754149                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73055.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92397.711978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92310.823480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73055.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92397.711978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92310.823480                       # average overall mshr miss latency
system.l2.replacements                         257195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       130417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130417                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       130417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2007                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2007                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2007                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2007                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        25956                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25956                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        70884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70884                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7087281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7087281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.731970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99984.213645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99984.213645                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        70884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6378441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6378441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.731970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89984.213645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89984.213645                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     95514000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95514000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.513622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.513622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83055.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83055.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     84014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.513622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.513622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73055.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73055.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        56410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       183965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          183965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19008673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19008673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.765325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.765325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103327.662871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103327.662871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       183965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       183965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17169023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17169023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.765325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.765325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93327.662871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93327.662871                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      700259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.638633                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.732418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    24.409900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8117.857682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5686603                       # Number of tag accesses
system.l2.tags.data_accesses                  5686603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22596381500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16310336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16383936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5982656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5982656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       254849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3257159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    721811853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             725069012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3257159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3257159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      264761683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264761683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      264761683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3257159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    721811853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            989830695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     93479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    254708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093114500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              541576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93479                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5799                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8229396750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1279290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13026734250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32163.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50913.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       247087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.483303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.605576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.461808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210183     85.06%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21116      8.55%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9588      3.88%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4207      1.70%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1175      0.48%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          510      0.21%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          179      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           63      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       247087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.396026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.819152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.869822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             10      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            40      0.71%      0.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           444      7.88%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1415     25.11%     33.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1735     30.78%     64.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1046     18.56%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           539      9.56%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           216      3.83%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            80      1.42%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            49      0.87%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            30      0.53%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.21%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.585522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.556314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4114     73.00%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.81%     74.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1116     19.80%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              254      4.51%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.82%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5636                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16374912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5982464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16383936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5982656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       264.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    725.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22596092500                       # Total gap between requests
system.mem_ctrls.avgGap                      64656.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        73600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16301312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5982464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3257158.673834569752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 721412496.952222228050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 264753186.256834983826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       254849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     36676000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12990058250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 550470697750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31892.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50971.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5888709.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            904309560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            480648135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           943779480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253509300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1783685280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10132626660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144272160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14642830575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.016612                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    292704250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    754520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21549157250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            859898760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            457047030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           883046640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          234435420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1783685280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10118459310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        156202560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14492775000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.375921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    325129750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    754520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21516731750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30006907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370010                       # number of overall hits
system.cpu.icache.overall_hits::total         4370021                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2939                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2937                       # number of overall misses
system.cpu.icache.overall_misses::total          2939                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    154484999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154484999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    154484999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154484999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372960                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52599.591079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52563.796870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52599.591079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52563.796870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          371                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2125                       # number of writebacks
system.cpu.icache.writebacks::total              2125                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          303                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2634                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    136938999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136938999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    136938999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136938999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51988.989749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51988.989749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51988.989749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51988.989749                       # average overall mshr miss latency
system.cpu.icache.replacements                   2125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370021                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2939                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    154484999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154484999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52599.591079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52563.796870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    136938999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136938999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51988.989749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51988.989749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2636                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1658.822838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748556                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37035345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37035348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37093963                       # number of overall hits
system.cpu.dcache.overall_hits::total        37093966                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       659418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         659421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       674372                       # number of overall misses
system.cpu.dcache.overall_misses::total        674375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52008309936                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52008309936                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52008309936                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52008309936                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37694763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37694769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37768335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37768341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78870.018616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78869.659802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77121.099239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77120.756161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7667274                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          621                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.674689                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   310.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172226                       # number of writebacks
system.cpu.dcache.writebacks::total            172226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       216015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       216015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       216015                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       216015                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36007051936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36007051936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36478827936                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36478827936                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81206.153174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81206.153174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81273.024055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81273.024055                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447822                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28180481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28180482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       531565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        531566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41986124500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41986124500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28712046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28712048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78985.870966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78985.722375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       215906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       215906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26114229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26114229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82729.241048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82729.241048                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10022185436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10022185436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78388.347837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78387.121630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9892822436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9892822436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77442.560402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77442.560402                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58618                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58618                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14954                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14954                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.203257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.203257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    471776000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    471776000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86723.529412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86723.529412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560764034368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.054676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37542812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.642969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.054674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75985528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75985528                       # Number of data accesses

---------- End Simulation Statistics   ----------
