# Attack Detection Super-Dataset Configuration
# This config is for samples with the following length: 100 microseconds

[Global Settings]

# By default, all datapoints will be linearly mapped to the range 0.0-1.0,
# by assigning the minimum known value to 0.0 and the max known to 1.0.
# If you instead want to map the value 0 to 0.0 (effectively replacing the
# minimum value of all datapoints with 0), then set this to 'true'.
force_zero_minimum=false

[Files]
# These are the files used to generate this config.
# When generating a dataset using this config, only these files will be read.
# If you want, you can add or delete files from this list,
# but keep in mind that the original list was used to generate the mins/maxes below.
../raw_samples/ff-rx-10000_0-99_100us.pbz2
../raw_samples/ff-rx-2500_0-99_100us.pbz2
../raw_samples/ff-rx-5000_0-99_100us.pbz2
../raw_samples/ff-rx-7500_0-99_100us.pbz2
../raw_samples/ff-test-10000_0-99_100us.pbz2
../raw_samples/ff-test-2500_0-99_100us.pbz2
../raw_samples/ff-test-5000_0-99_100us.pbz2
../raw_samples/ff-test-7500_0-99_100us.pbz2
../raw_samples/ff-tx-10000_0-99_100us.pbz2
../raw_samples/ff-tx-2500_0-99_100us.pbz2
../raw_samples/ff-tx-5000_0-99_100us.pbz2
../raw_samples/ff-tx-7500_0-99_100us.pbz2
../raw_samples/fr-rx-10000_0-99_100us.pbz2
../raw_samples/fr-rx-2500_0-99_100us.pbz2
../raw_samples/fr-rx-5000_0-99_100us.pbz2
../raw_samples/fr-rx-7500_0-99_100us.pbz2
../raw_samples/fr-test-10000_0-99_100us.pbz2
../raw_samples/fr-test-2500_0-99_100us.pbz2
../raw_samples/fr-test-5000_0-99_100us.pbz2
../raw_samples/fr-test-7500_0-99_100us.pbz2
../raw_samples/fr-tx-10000_0-99_100us.pbz2
../raw_samples/fr-tx-2500_0-99_100us.pbz2
../raw_samples/fr-tx-5000_0-99_100us.pbz2
../raw_samples/fr-tx-7500_0-99_100us.pbz2
../raw_samples/idletimer_0-99_100us.pbz2
../raw_samples/pp-rx-10000_0-99_100us.pbz2
../raw_samples/pp-rx-2500_0-99_100us.pbz2
../raw_samples/pp-rx-5000_0-99_100us.pbz2
../raw_samples/pp-rx-7500_0-99_100us.pbz2
../raw_samples/pp-test-10000_0-99_100us.pbz2
../raw_samples/pp-test-2500_0-99_100us.pbz2
../raw_samples/pp-test-5000_0-99_100us.pbz2
../raw_samples/pp-test-7500_0-99_100us.pbz2
../raw_samples/pp-tx-10000_0-99_100us.pbz2
../raw_samples/pp-tx-2500_0-99_100us.pbz2
../raw_samples/pp-tx-5000_0-99_100us.pbz2
../raw_samples/pp-tx-7500_0-99_100us.pbz2
../raw_samples/ru-benign_0-99_100us.pbz2
../raw_samples/ru-benign_100-199_100us.pbz2
../raw_samples/ru-benign_200-299_100us.pbz2
../raw_samples/ru-benign_300-399_100us.pbz2
../raw_samples/ru-benign_400-499_100us.pbz2
../raw_samples/ru-benign_500-599_100us.pbz2
../raw_samples/ru-benign_600-699_100us.pbz2
../raw_samples/ru-benign_700-799_100us.pbz2
../raw_samples/ru-benign_800-899_100us.pbz2
../raw_samples/ru-benign_900-999_100us.pbz2
../raw_samples/ru-ff-rx-10000_0-99_100us.pbz2
../raw_samples/ru-ff-rx-2500_0-99_100us.pbz2
../raw_samples/ru-ff-rx-5000_0-99_100us.pbz2
../raw_samples/ru-ff-rx-7500_0-99_100us.pbz2
../raw_samples/ru-ff-test-10000_0-99_100us.pbz2
../raw_samples/ru-ff-test-2500_0-99_100us.pbz2
../raw_samples/ru-ff-test-5000_0-99_100us.pbz2
../raw_samples/ru-ff-test-7500_0-99_100us.pbz2
../raw_samples/ru-ff-tx-10000_0-99_100us.pbz2
../raw_samples/ru-ff-tx-2500_0-99_100us.pbz2
../raw_samples/ru-ff-tx-5000_0-99_100us.pbz2
../raw_samples/ru-ff-tx-7500_0-99_100us.pbz2
../raw_samples/ru-fr-rx-10000_0-99_100us.pbz2
../raw_samples/ru-fr-rx-2500_0-99_100us.pbz2
../raw_samples/ru-fr-rx-5000_0-99_100us.pbz2
../raw_samples/ru-fr-rx-7500_0-99_100us.pbz2
../raw_samples/ru-fr-test-10000_0-99_100us.pbz2
../raw_samples/ru-fr-test-2500_0-99_100us.pbz2
../raw_samples/ru-fr-test-5000_0-99_100us.pbz2
../raw_samples/ru-fr-test-7500_0-99_100us.pbz2
../raw_samples/ru-fr-tx-10000_0-99_100us.pbz2
../raw_samples/ru-fr-tx-2500_0-99_100us.pbz2
../raw_samples/ru-fr-tx-5000_0-99_100us.pbz2
../raw_samples/ru-fr-tx-7500_0-99_100us.pbz2
../raw_samples/ru-pp-rx-10000_0-99_100us.pbz2
../raw_samples/ru-pp-rx-2500_0-99_100us.pbz2
../raw_samples/ru-pp-rx-5000_0-99_100us.pbz2
../raw_samples/ru-pp-rx-7500_0-99_100us.pbz2
../raw_samples/ru-pp-test-10000_0-99_100us.pbz2
../raw_samples/ru-pp-test-2500_0-99_100us.pbz2
../raw_samples/ru-pp-test-5000_0-99_100us.pbz2
../raw_samples/ru-pp-test-7500_0-99_100us.pbz2
../raw_samples/ru-pp-tx-10000_0-99_100us.pbz2
../raw_samples/ru-pp-tx-2500_0-99_100us.pbz2
../raw_samples/ru-pp-tx-5000_0-99_100us.pbz2
../raw_samples/ru-pp-tx-7500_0-99_100us.pbz2

[Mins and Maxes]
# After reading through the samples, 354 useful datapoints were found.
# The following lines contain the min and max known values of each datapoint.
# These can be modified if desired. Later they will be used to clamp all data to a 0.0-1.0 range.
# Also, if you want to remove a datapoint, simply delete its min and max entries below.

# Name: cpu.dcache.blockedCauses.no_mshrs    Unit: Count
cpu.dcache.blockedCauses.no_mshrs.min=0.0
cpu.dcache.blockedCauses.no_mshrs.max=14.0

# Name: cpu.numSquashedInsts    Unit: Count
# Description: Number of squashed instructions skipped in execute
cpu.numSquashedInsts.min=0.0
cpu.numSquashedInsts.max=168.0

# Name: cpu.dcache.blockedCycles.no_mshrs    Unit: Cycle
cpu.dcache.blockedCycles.no_mshrs.min=0.0
cpu.dcache.blockedCycles.no_mshrs.max=1978.0

# Name: mem_ctrls.dram.perBankRdBursts.9    Unit: Count
mem_ctrls.dram.perBankRdBursts.9.min=0.0
mem_ctrls.dram.perBankRdBursts.9.max=33.0

# Name: cpu.intAluAccesses    Unit: Count
# Description: Number of integer alu accesses
cpu.intAluAccesses.min=160032.0
cpu.intAluAccesses.max=185819.0

# Name: mem_ctrls.dram.perBankWrBursts.20    Unit: Count
mem_ctrls.dram.perBankWrBursts.20.min=0.0
mem_ctrls.dram.perBankWrBursts.20.max=32.0

# Name: mem_ctrls.dram.perBankRdBursts.12    Unit: Count
mem_ctrls.dram.perBankRdBursts.12.min=0.0
mem_ctrls.dram.perBankRdBursts.12.max=44.0

# Name: tol2bus.transDist.ReadSharedReq    Unit: Count
tol2bus.transDist.ReadSharedReq.min=0.0
tol2bus.transDist.ReadSharedReq.max=1214.0

# Name: tol2bus.reqLayer0.occupancy    Unit: Tick
# Description: Layer occupancy (ticks)
tol2bus.reqLayer0.occupancy.min=0.0
tol2bus.reqLayer0.occupancy.max=2429500.0

# Name: mem_ctrls.wrQLenPdf.50    Unit: Count
mem_ctrls.wrQLenPdf.50.min=0.0
mem_ctrls.wrQLenPdf.50.max=36.0

# Name: mem_ctrls.wrQLenPdf.56    Unit: Count
mem_ctrls.wrQLenPdf.56.min=0.0
mem_ctrls.wrQLenPdf.56.max=36.0

# Name: mem_ctrls.dram.perBankWrBursts.26    Unit: Count
mem_ctrls.dram.perBankWrBursts.26.min=0.0
mem_ctrls.dram.perBankWrBursts.26.max=37.0

# Name: cpu.rename.lookups    Unit: Count
# Description: Number of register rename lookups that rename has made
cpu.rename.lookups.min=408699.0
cpu.rename.lookups.max=457236.0

# Name: cpu.iew.dispStoreInsts    Unit: Count
# Description: Number of dispatched store instructions
cpu.iew.dispStoreInsts.min=0.0
cpu.iew.dispStoreInsts.max=13761.0

# Name: cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.perBankWrBursts.6    Unit: Count
mem_ctrls.dram.perBankWrBursts.6.min=0.0
mem_ctrls.dram.perBankWrBursts.6.max=38.0

# Name: mem_ctrls.dram.perBankRdBursts.23    Unit: Count
mem_ctrls.dram.perBankRdBursts.23.min=0.0
mem_ctrls.dram.perBankRdBursts.23.max=33.0

# Name: mem_ctrls.wrQLenPdf.52    Unit: Count
mem_ctrls.wrQLenPdf.52.min=0.0
mem_ctrls.wrQLenPdf.52.max=36.0

# Name: cpu.iew.memOrderViolationEvents    Unit: Count
# Description: Number of memory order violations
cpu.iew.memOrderViolationEvents.min=0.0
cpu.iew.memOrderViolationEvents.max=1.0

# Name: cpu.dcache.tags.tagsInUse    Unit: (Tick/Count)
# Description: Average ticks per tags in use
cpu.dcache.tags.tagsInUse.min=1023.0
cpu.dcache.tags.tagsInUse.max=1024.0

# Name: mem_ctrls.wrQLenPdf.59    Unit: Count
mem_ctrls.wrQLenPdf.59.min=0.0
mem_ctrls.wrQLenPdf.59.max=36.0

# Name: mem_ctrls.bytesReadSys    Unit: Byte
# Description: Total read bytes from the system interface side
mem_ctrls.bytesReadSys.min=0.0
mem_ctrls.bytesReadSys.max=40064.0

# Name: l2.CleanEvict.mshrMisses.writebacks    Unit: Count
l2.CleanEvict.mshrMisses.writebacks.min=0.0
l2.CleanEvict.mshrMisses.writebacks.max=17.0

# Name: cpu.MemDepUnit__0.conflictingLoads    Unit: Count
# Description: Number of conflicting loads.
cpu.MemDepUnit__0.conflictingLoads.min=0.0
cpu.MemDepUnit__0.conflictingLoads.max=6.0

# Name: mem_ctrls.dram.perBankWrBursts.14    Unit: Count
mem_ctrls.dram.perBankWrBursts.14.min=0.0
mem_ctrls.dram.perBankWrBursts.14.max=34.0

# Name: mem_ctrls.dram.perBankRdBursts.10    Unit: Count
mem_ctrls.dram.perBankRdBursts.10.min=0.0
mem_ctrls.dram.perBankRdBursts.10.max=36.0

# Name: cpu.fpRegfileReads    Unit: Count
# Description: Number of floating regfile reads
cpu.fpRegfileReads.min=0.0
cpu.fpRegfileReads.max=7576.0

# Name: l2.writebacks.writebacks    Unit: Count
l2.writebacks.writebacks.min=0.0
l2.writebacks.writebacks.max=620.0

# Name: mem_ctrls.readReqs    Unit: Count
# Description: Number of read requests accepted
mem_ctrls.readReqs.min=0.0
mem_ctrls.readReqs.max=626.0

# Name: cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.branchPred.BTBHits    Unit: Count
# Description: Number of BTB hits
cpu.branchPred.BTBHits.min=8952.0
cpu.branchPred.BTBHits.max=17987.0

# Name: mem_ctrls.dram.rank1.pwrStateTime.IDLE    Unit: Tick
mem_ctrls.dram.rank1.pwrStateTime.IDLE.min=96814.0
mem_ctrls.dram.rank1.pwrStateTime.IDLE.max=98081440.0

# Name: cpu.mmu.itb.wrAccesses    Unit: Count
# Description: TLB accesses on write requests
cpu.mmu.itb.wrAccesses.min=0.0
cpu.mmu.itb.wrAccesses.max=35978.0

# Name: cpu.branchPred.BTBLookups    Unit: Count
# Description: Number of BTB lookups
cpu.branchPred.BTBLookups.min=8952.0
cpu.branchPred.BTBLookups.max=17987.0

# Name: mem_ctrls.dram.rank1.pwrStateTime.ACT    Unit: Tick
mem_ctrls.dram.rank1.pwrStateTime.ACT.min=0.0
mem_ctrls.dram.rank1.pwrStateTime.ACT.max=97207620.0

# Name: cpu.rename.runCycles    Unit: Cycle
# Description: Number of cycles rename is running
cpu.rename.runCycles.min=13346.0
cpu.rename.runCycles.max=31120.0

# Name: cpu.rename.blockCycles    Unit: Cycle
# Description: Number of cycles rename is blocking
cpu.rename.blockCycles.min=0.0
cpu.rename.blockCycles.max=126.0

# Name: cpu.lsq0.forwLoads    Unit: Count
# Description: Number of loads that had data forwarded from stores
cpu.lsq0.forwLoads.min=0.0
cpu.lsq0.forwLoads.max=2393.0

# Name: mem_ctrls.wrQLenPdf.61    Unit: Count
mem_ctrls.wrQLenPdf.61.min=0.0
mem_ctrls.wrQLenPdf.61.max=36.0

# Name: tol2bus.transDist.WriteClean    Unit: Count
tol2bus.transDist.WriteClean.min=0.0
tol2bus.transDist.WriteClean.max=1.0

# Name: tol2bus.transDist.CleanEvict    Unit: Count
tol2bus.transDist.CleanEvict.min=0.0
tol2bus.transDist.CleanEvict.max=39.0

# Name: mem_ctrls.dram.perBankWrBursts.23    Unit: Count
mem_ctrls.dram.perBankWrBursts.23.min=0.0
mem_ctrls.dram.perBankWrBursts.23.max=33.0

# Name: tol2bus.snoop_filter.totRequests    Unit: Count
# Description: Total number of requests made to the snoop filter.
tol2bus.snoop_filter.totRequests.min=0.0
tol2bus.snoop_filter.totRequests.max=2429.0

# Name: mem_ctrls.dram.numWrites.writebacks    Unit: Count
mem_ctrls.dram.numWrites.writebacks.min=0.0
mem_ctrls.dram.numWrites.writebacks.max=620.0

# Name: cpu.branchPred.RASUsed    Unit: Count
# Description: Number of times the RAS was used to get a target.
cpu.branchPred.RASUsed.min=0.0
cpu.branchPred.RASUsed.max=3790.0

# Name: mem_ctrls.dram.perBankRdBursts.25    Unit: Count
mem_ctrls.dram.perBankRdBursts.25.min=0.0
mem_ctrls.dram.perBankRdBursts.25.max=34.0

# Name: mem_ctrls.dram.writeBursts    Unit: Count
# Description: Number of DRAM write bursts
mem_ctrls.dram.writeBursts.min=0.0
mem_ctrls.dram.writeBursts.max=625.0

# Name: cpu.fpRegfileWrites    Unit: Count
# Description: Number of floating regfile writes
cpu.fpRegfileWrites.min=0.0
cpu.fpRegfileWrites.max=6500.0

# Name: cpu.commit.branchMispredicts    Unit: Count
# Description: The number of times a branch was mispredicted
cpu.commit.branchMispredicts.min=0.0
cpu.commit.branchMispredicts.max=82.0

# Name: cpu.dcache.tags.dataAccesses    Unit: Count
# Description: Number of data accesses
cpu.dcache.tags.dataAccesses.min=0.0
cpu.dcache.tags.dataAccesses.max=289275.0

# Name: cpu.dcache.CleanInvalidReq.missLatency.cpu.data    Unit: Tick
cpu.dcache.CleanInvalidReq.missLatency.cpu.data.min=0.0
cpu.dcache.CleanInvalidReq.missLatency.cpu.data.max=36500.0

# Name: mem_ctrls.dram.perBankWrBursts.30    Unit: Count
mem_ctrls.dram.perBankWrBursts.30.min=0.0
mem_ctrls.dram.perBankWrBursts.30.max=33.0

# Name: tol2bus.snoop_filter.totSnoops    Unit: Count
# Description: Total number of snoops made to the snoop filter.
tol2bus.snoop_filter.totSnoops.min=0.0
tol2bus.snoop_filter.totSnoops.max=17.0

# Name: l2.CleanInvalidReq.mshrMisses.cpu.data    Unit: Count
l2.CleanInvalidReq.mshrMisses.cpu.data.min=0.0
l2.CleanInvalidReq.mshrMisses.cpu.data.max=2.0

# Name: mem_ctrls.dram.perBankRdBursts.7    Unit: Count
mem_ctrls.dram.perBankRdBursts.7.min=0.0
mem_ctrls.dram.perBankRdBursts.7.max=34.0

# Name: mem_ctrls.dram.rank1.pwrStateTime.REF    Unit: Tick
mem_ctrls.dram.rank1.pwrStateTime.REF.min=4200000.0
mem_ctrls.dram.rank1.pwrStateTime.REF.max=4550000.0

# Name: cpu.icache.tags.occupancies.cpu.inst    Unit: (Count/Tick)
cpu.icache.tags.occupancies.cpu.inst.min=507.0
cpu.icache.tags.occupancies.cpu.inst.max=512.0

# Name: cpu.commit.opsCommitted.0    Unit: Count
cpu.commit.opsCommitted.0.min=159926.0
cpu.commit.opsCommitted.0.max=196124.0

# Name: tol2bus.snoop_filter.hitSingleSnoops    Unit: Count
# Description: Number of snoops hitting in the snoop filter with a single holder of the requested data.
tol2bus.snoop_filter.hitSingleSnoops.min=0.0
tol2bus.snoop_filter.hitSingleSnoops.max=17.0

# Name: cpu.squashedInstsIssued    Unit: Count
# Description: Number of squashed instructions issued
cpu.squashedInstsIssued.min=0.0
cpu.squashedInstsIssued.max=1.0

# Name: mem_ctrls.writePktSize.6    Unit: Count
mem_ctrls.writePktSize.6.min=0.0
mem_ctrls.writePktSize.6.max=620.0

# Name: cpu.icache.tags.tagAccesses    Unit: Count
# Description: Number of tag accesses
cpu.icache.tags.tagAccesses.min=0.0
cpu.icache.tags.tagAccesses.max=143912.0

# Name: l2.tags.occupancies.cpu.data    Unit: (Count/Tick)
l2.tags.occupancies.cpu.data.min=1589.0
l2.tags.occupancies.cpu.data.max=32768.0

# Name: mem_ctrls.bytesWrittenSys    Unit: Byte
# Description: Total written bytes from the system interface side
mem_ctrls.bytesWrittenSys.min=0.0
mem_ctrls.bytesWrittenSys.max=39680.0

# Name: cpu.icache.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.icache.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.icache.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.rank0.preBackEnergy    Unit: Joule
# Description: Energy for precharge background per rank (pJ)
mem_ctrls.dram.rank0.preBackEnergy.min=118000.78079999998
mem_ctrls.dram.rank0.preBackEnergy.max=31321866.240000002

# Name: mem_ctrls.bytesReadWrQ    Unit: Byte
# Description: Total number of bytes read from write queue
mem_ctrls.bytesReadWrQ.min=0.0
mem_ctrls.bytesReadWrQ.max=320.0

# Name: mem_ctrls.wrQLenPdf.53    Unit: Count
mem_ctrls.wrQLenPdf.53.min=0.0
mem_ctrls.wrQLenPdf.53.max=36.0

# Name: cpu.ccRegfileWrites    Unit: Count
# Description: number of cc regfile writes
cpu.ccRegfileWrites.min=72872.0
cpu.ccRegfileWrites.max=107882.0

# Name: mem_ctrls.wrQLenPdf.57    Unit: Count
mem_ctrls.wrQLenPdf.57.min=0.0
mem_ctrls.wrQLenPdf.57.max=36.0

# Name: cpu.fetch.squashCycles    Unit: Cycle
# Description: Number of cycles fetch has spent squashing
cpu.fetch.squashCycles.min=0.0
cpu.fetch.squashCycles.max=164.0

# Name: mem_ctrls.dram.perBankRdBursts.3    Unit: Count
mem_ctrls.dram.perBankRdBursts.3.min=0.0
mem_ctrls.dram.perBankRdBursts.3.max=33.0

# Name: mem_ctrls.avgRdQLen    Unit: (Count/Tick)
# Description: Average read queue length when enqueuing
mem_ctrls.avgRdQLen.min=1.0
mem_ctrls.avgRdQLen.max=3.0

# Name: cpu.commit.branches.0    Unit: Count
cpu.commit.branches.0.min=17391.0
cpu.commit.branches.0.max=22130.0

# Name: membus.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
membus.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
membus.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.totGap    Unit: Tick
# Description: Total gap between requests
mem_ctrls.totGap.min=0.0
mem_ctrls.totGap.max=3600001000.0

# Name: cpu.MemDepUnit__0.insertedLoads    Unit: Count
# Description: Number of loads inserted to the mem dependence unit.
cpu.MemDepUnit__0.insertedLoads.min=0.0
cpu.MemDepUnit__0.insertedLoads.max=24807.0

# Name: mem_ctrls.requestorWriteBytes.writebacks    Unit: Byte
mem_ctrls.requestorWriteBytes.writebacks.min=0.0
mem_ctrls.requestorWriteBytes.writebacks.max=40000.0

# Name: mem_ctrls.dram.perBankWrBursts.1    Unit: Count
mem_ctrls.dram.perBankWrBursts.1.min=0.0
mem_ctrls.dram.perBankWrBursts.1.max=32.0

# Name: l2.tags.sampledRefs    Unit: Count
# Description: Sample count of references to valid blocks.
l2.tags.sampledRefs.min=0.0
l2.tags.sampledRefs.max=626.0

# Name: mem_ctrls.dram.perBankWrBursts.2    Unit: Count
mem_ctrls.dram.perBankWrBursts.2.min=0.0
mem_ctrls.dram.perBankWrBursts.2.max=34.0

# Name: cpu.icache.tags.tagsInUse    Unit: (Tick/Count)
# Description: Average ticks per tags in use
cpu.icache.tags.tagsInUse.min=507.0
cpu.icache.tags.tagsInUse.max=512.0

# Name: mem_ctrls.dram.perBankWrBursts.0    Unit: Count
mem_ctrls.dram.perBankWrBursts.0.min=0.0
mem_ctrls.dram.perBankWrBursts.0.max=35.0

# Name: mem_ctrls.dram.perBankWrBursts.18    Unit: Count
mem_ctrls.dram.perBankWrBursts.18.min=0.0
mem_ctrls.dram.perBankWrBursts.18.max=33.0

# Name: cpu.fetch.icacheSquashes    Unit: Count
# Description: Number of outstanding Icache misses that were squashed
cpu.fetch.icacheSquashes.min=0.0
cpu.fetch.icacheSquashes.max=2.0

# Name: cpu.rob.writes    Unit: Count
# Description: The number of ROB writes
cpu.rob.writes.min=319882.0
cpu.rob.writes.max=395404.0

# Name: mem_ctrls.dram.rank1.actBackEnergy    Unit: Joule
# Description: Energy for active background per rank (pJ)
mem_ctrls.dram.rank1.actBackEnergy.min=1909347.9552000004
mem_ctrls.dram.rank1.actBackEnergy.max=47927469.3408

# Name: mem_ctrls.avgWrQLen    Unit: (Count/Tick)
# Description: Average write queue length when enqueuing
mem_ctrls.avgWrQLen.min=0.0
mem_ctrls.avgWrQLen.max=65.0

# Name: cpu.rename.serializing    Unit: Count
# Description: count of serializing insts renamed
cpu.rename.serializing.min=1119.0
cpu.rename.serializing.max=17978.0

# Name: tol2bus.snoops    Unit: Count
# Description: Total snoops
tol2bus.snoops.min=0.0
tol2bus.snoops.max=626.0

# Name: cpu.commit.integer.0    Unit: Count
cpu.commit.integer.0.min=159913.0
cpu.commit.integer.0.max=187472.0

# Name: mem_ctrls.wrQLenPdf.63    Unit: Count
mem_ctrls.wrQLenPdf.63.min=0.0
mem_ctrls.wrQLenPdf.63.max=36.0

# Name: l2.WritebackDirty.hits.writebacks    Unit: Count
l2.WritebackDirty.hits.writebacks.min=0.0
l2.WritebackDirty.hits.writebacks.max=1215.0

# Name: cpu.numRefs.0    Unit: Count
cpu.numRefs.0.min=0.0
cpu.numRefs.0.max=38403.0

# Name: mem_ctrls.dram.perBankRdBursts.31    Unit: Count
mem_ctrls.dram.perBankRdBursts.31.min=0.0
mem_ctrls.dram.perBankRdBursts.31.max=33.0

# Name: cpu.rename.skidInsts    Unit: Count
# Description: count of insts added to the skid buffer
cpu.rename.skidInsts.min=8952.0
cpu.rename.skidInsts.max=101136.0

# Name: l2.tags.occupanciesTaskId.1024    Unit: Count
l2.tags.occupanciesTaskId.1024.min=2434.0
l2.tags.occupanciesTaskId.1024.max=32768.0

# Name: mem_ctrls.dram.rank1.preBackEnergy    Unit: Joule
# Description: Energy for precharge background per rank (pJ)
mem_ctrls.dram.rank1.preBackEnergy.min=145189.90079999997
mem_ctrls.dram.rank1.preBackEnergy.max=31321866.240000002

# Name: cpu.rename.undoneMaps    Unit: Count
# Description: Number of HB maps that are undone due to squashing
cpu.rename.undoneMaps.min=0.0
cpu.rename.undoneMaps.max=1864.0

# Name: l2.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
l2.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
l2.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.wrQLenPdf.62    Unit: Count
mem_ctrls.wrQLenPdf.62.min=0.0
mem_ctrls.wrQLenPdf.62.max=36.0

# Name: mem_ctrls.dram.perBankWrBursts.28    Unit: Count
mem_ctrls.dram.perBankWrBursts.28.min=0.0
mem_ctrls.dram.perBankWrBursts.28.max=35.0

# Name: mem_ctrls.dram.perBankWrBursts.3    Unit: Count
mem_ctrls.dram.perBankWrBursts.3.min=0.0
mem_ctrls.dram.perBankWrBursts.3.max=32.0

# Name: membus.transDist.ReadResp    Unit: Count
membus.transDist.ReadResp.min=0.0
membus.transDist.ReadResp.max=626.0

# Name: cpu.commit.commitEligibleSamples    Unit: Cycle
# Description: number cycles where commit BW limit reached
cpu.commit.commitEligibleSamples.min=0.0
cpu.commit.commitEligibleSamples.max=14672.0

# Name: cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.rank1.totalEnergy    Unit: Joule
# Description: Total energy per rank (pJ)
mem_ctrls.dram.rank1.totalEnergy.min=41257466.4096
mem_ctrls.dram.rank1.totalEnergy.max=61207111.3584

# Name: mem_ctrls.dram.bytesRead    Unit: Byte
# Description: Total bytes read
mem_ctrls.dram.bytesRead.min=0.0
mem_ctrls.dram.bytesRead.max=40000.0

# Name: mem_ctrls.numReadWriteTurnArounds    Unit: Count
# Description: Number of turnarounds from READ to WRITE
mem_ctrls.numReadWriteTurnArounds.min=0.0
mem_ctrls.numReadWriteTurnArounds.max=36.0

# Name: membus.transDist.ReadSharedReq    Unit: Count
membus.transDist.ReadSharedReq.min=0.0
membus.transDist.ReadSharedReq.max=626.0

# Name: mem_ctrls.dram.rank0.actEnergy    Unit: Joule
# Description: Energy for activate commands per rank (pJ)
mem_ctrls.dram.rank0.actEnergy.min=0.0
mem_ctrls.dram.rank0.actEnergy.max=979288.1279999999

# Name: mem_ctrls.rdQLenPdf.3    Unit: Count
mem_ctrls.rdQLenPdf.3.min=0.0
mem_ctrls.rdQLenPdf.3.max=2.0

# Name: cpu.commit.floating.0    Unit: Count
cpu.commit.floating.0.min=0.0
cpu.commit.floating.0.max=8652.0

# Name: l2.tags.dataAccesses    Unit: Count
# Description: Number of data accesses
l2.tags.dataAccesses.min=0.0
l2.tags.dataAccesses.max=19994.0

# Name: cpu.rob.reads    Unit: Count
# Description: The number of ROB reads
cpu.rob.reads.min=359927.0
cpu.rob.reads.max=382724.0

# Name: mem_ctrls.dram.perBankRdBursts.28    Unit: Count
mem_ctrls.dram.perBankRdBursts.28.min=0.0
mem_ctrls.dram.perBankRdBursts.28.max=35.0

# Name: cpu.iew.producerInst.0    Unit: Count
cpu.iew.producerInst.0.min=130156.0
cpu.iew.producerInst.0.max=152178.0

# Name: mem_ctrls.dram.perBankRdBursts.18    Unit: Count
mem_ctrls.dram.perBankRdBursts.18.min=0.0
mem_ctrls.dram.perBankRdBursts.18.max=33.0

# Name: mem_ctrls.dram.writeRowHits    Unit: Count
# Description: Number of row buffer hits during writes
mem_ctrls.dram.writeRowHits.min=0.0
mem_ctrls.dram.writeRowHits.max=122.0

# Name: tol2bus.transDist.CleanInvalidResp    Unit: Count
tol2bus.transDist.CleanInvalidResp.min=0.0
tol2bus.transDist.CleanInvalidResp.max=2.0

# Name: cpu.dcache.ReadReq.hits.cpu.data    Unit: Count
cpu.dcache.ReadReq.hits.cpu.data.min=0.0
cpu.dcache.ReadReq.hits.cpu.data.max=21200.0

# Name: l2.tags.occupancies.writebacks    Unit: (Count/Tick)
l2.tags.occupancies.writebacks.min=0.0
l2.tags.occupancies.writebacks.max=2.0

# Name: mem_ctrls.dram.perBankRdBursts.24    Unit: Count
mem_ctrls.dram.perBankRdBursts.24.min=0.0
mem_ctrls.dram.perBankRdBursts.24.max=33.0

# Name: cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.dcache.ReadReq.mshrMissLatency.cpu.data    Unit: Tick
cpu.dcache.ReadReq.mshrMissLatency.cpu.data.min=0.0
cpu.dcache.ReadReq.mshrMissLatency.cpu.data.max=68567000.0

# Name: cpu.dcache.tags.sampledRefs    Unit: Count
# Description: Sample count of references to valid blocks.
cpu.dcache.tags.sampledRefs.min=0.0
cpu.dcache.tags.sampledRefs.max=1215.0

# Name: mem_ctrls.wrQLenPdf.54    Unit: Count
mem_ctrls.wrQLenPdf.54.min=0.0
mem_ctrls.wrQLenPdf.54.max=36.0

# Name: mem_ctrls.dram.perBankWrBursts.31    Unit: Count
mem_ctrls.dram.perBankWrBursts.31.min=0.0
mem_ctrls.dram.perBankWrBursts.31.max=33.0

# Name: cpu.branchPred.lookups    Unit: Count
# Description: Number of BP lookups
cpu.branchPred.lookups.min=17390.0
cpu.branchPred.lookups.max=22504.0

# Name: mem_ctrls.dram.perBankWrBursts.22    Unit: Count
mem_ctrls.dram.perBankWrBursts.22.min=0.0
mem_ctrls.dram.perBankWrBursts.22.max=33.0

# Name: cpu.branchPred.condPredicted    Unit: Count
# Description: Number of conditional branches predicted
cpu.branchPred.condPredicted.min=10215.0
cpu.branchPred.condPredicted.max=17989.0

# Name: cpu.decode.runCycles    Unit: Cycle
# Description: Number of cycles decode is running
cpu.decode.runCycles.min=0.0
cpu.decode.runCycles.max=31158.0

# Name: l2.tags.tagsInUse    Unit: (Tick/Count)
# Description: Average ticks per tags in use
l2.tags.tagsInUse.min=2434.0
l2.tags.tagsInUse.max=32768.0

# Name: cpu.commit.instsCommitted.0    Unit: Count
cpu.commit.instsCommitted.0.min=88859.0
cpu.commit.instsCommitted.0.max=104900.0

# Name: cpu.fetch.branches    Unit: Count
# Description: Number of branches that fetch encountered
cpu.fetch.branches.min=17390.0
cpu.fetch.branches.max=22504.0

# Name: cpu.mmu.dtb.wrAccesses    Unit: Count
# Description: TLB accesses on write requests
cpu.mmu.dtb.wrAccesses.min=0.0
cpu.mmu.dtb.wrAccesses.max=13598.0

# Name: cpu.dcache.writebacks.writebacks    Unit: Count
cpu.dcache.writebacks.writebacks.min=0.0
cpu.dcache.writebacks.writebacks.max=1215.0

# Name: membus.transDist.WritebackDirty    Unit: Count
membus.transDist.WritebackDirty.min=0.0
membus.transDist.WritebackDirty.max=620.0

# Name: mem_ctrls.dram.perBankWrBursts.9    Unit: Count
mem_ctrls.dram.perBankWrBursts.9.min=0.0
mem_ctrls.dram.perBankWrBursts.9.max=33.0

# Name: cpu.fuBusy.0    Unit: Count
cpu.fuBusy.0.min=0.0
cpu.fuBusy.0.max=2472.0

# Name: mem_ctrls.dram.perBankRdBursts.1    Unit: Count
mem_ctrls.dram.perBankRdBursts.1.min=0.0
mem_ctrls.dram.perBankRdBursts.1.max=35.0

# Name: cpu.fetch.insts    Unit: Count
# Description: Number of instructions fetch has processed
cpu.fetch.insts.min=88886.0
cpu.fetch.insts.max=106540.0

# Name: mem_ctrls.dram.rank1.preEnergy    Unit: Joule
# Description: Energy for precharge commands per rank (pJ)
mem_ctrls.dram.rank1.preEnergy.min=0.0
mem_ctrls.dram.rank1.preEnergy.max=1723314.3983999996

# Name: membus.transDist.CleanEvict    Unit: Count
membus.transDist.CleanEvict.min=0.0
membus.transDist.CleanEvict.max=18.0

# Name: cpu.rename.renamedInsts    Unit: Count
# Description: Number of instructions processed by rename
cpu.rename.renamedInsts.min=159939.0
cpu.rename.renamedInsts.max=198015.0

# Name: l2.tags.tagAccesses    Unit: Count
# Description: Number of tag accesses
l2.tags.tagAccesses.min=0.0
l2.tags.tagAccesses.max=19994.0

# Name: mem_ctrls.dram.rank1.writeEnergy    Unit: Joule
# Description: Energy for write commands per rank (pJ)
mem_ctrls.dram.rank1.writeEnergy.min=0.0
mem_ctrls.dram.rank1.writeEnergy.max=856337.3280000001

# Name: cpu.committedInsts.0    Unit: Count
cpu.committedInsts.0.min=88859.0
cpu.committedInsts.0.max=104900.0

# Name: mem_ctrls.dram.rank0.averagePower    Unit: Watt
# Description: Core power per rank (mW)
mem_ctrls.dram.rank0.averagePower.min=412.574664096
mem_ctrls.dram.rank0.averagePower.max=611.764636224

# Name: mem_ctrls.readBursts    Unit: Count
# Description: Number of controller read bursts, including those serviced by the write queue
mem_ctrls.readBursts.min=0.0
mem_ctrls.readBursts.max=626.0

# Name: mem_ctrls.wrQLenPdf.48    Unit: Count
mem_ctrls.wrQLenPdf.48.min=0.0
mem_ctrls.wrQLenPdf.48.max=34.0

# Name: cpu.iew.blockCycles    Unit: Cycle
# Description: Number of cycles IEW is blocking
cpu.iew.blockCycles.min=0.0
cpu.iew.blockCycles.max=126.0

# Name: mem_ctrls.dram.perBankWrBursts.7    Unit: Count
mem_ctrls.dram.perBankWrBursts.7.min=0.0
mem_ctrls.dram.perBankWrBursts.7.max=34.0

# Name: cpu.dcache.CleanInvalidReq.mshrMissLatency.cpu.data    Unit: Tick
cpu.dcache.CleanInvalidReq.mshrMissLatency.cpu.data.min=0.0
cpu.dcache.CleanInvalidReq.mshrMissLatency.cpu.data.max=65500.0

# Name: cpu.dcache.tags.totalRefs    Unit: Count
# Description: Total number of references to valid blocks.
cpu.dcache.tags.totalRefs.min=0.0
cpu.dcache.tags.totalRefs.max=2471.0

# Name: mem_ctrls.dram.perBankWrBursts.17    Unit: Count
mem_ctrls.dram.perBankWrBursts.17.min=0.0
mem_ctrls.dram.perBankWrBursts.17.max=35.0

# Name: cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.dcache.tags.occupancies.cpu.data    Unit: (Count/Tick)
cpu.dcache.tags.occupancies.cpu.data.min=1023.0
cpu.dcache.tags.occupancies.cpu.data.max=1024.0

# Name: membus.transDist.CleanInvalidReq    Unit: Count
membus.transDist.CleanInvalidReq.min=0.0
membus.transDist.CleanInvalidReq.max=2.0

# Name: membus.snoop_filter.hitSingleRequests    Unit: Count
# Description: Number of requests hitting in the snoop filter with a single holder of the requested data.
membus.snoop_filter.hitSingleRequests.min=0.0
membus.snoop_filter.hitSingleRequests.max=626.0

# Name: cpu.statFuBusy.IntAlu    Unit: Count
cpu.statFuBusy.IntAlu.min=0.0
cpu.statFuBusy.IntAlu.max=1236.0

# Name: mem_ctrls.wrQLenPdf.65    Unit: Count
mem_ctrls.wrQLenPdf.65.min=0.0
mem_ctrls.wrQLenPdf.65.max=1.0

# Name: mem_ctrls.dram.perBankRdBursts.20    Unit: Count
mem_ctrls.dram.perBankRdBursts.20.min=0.0
mem_ctrls.dram.perBankRdBursts.20.max=34.0

# Name: cpu.dcache.ReadReq.mshrHits.cpu.data    Unit: Count
cpu.dcache.ReadReq.mshrHits.cpu.data.min=0.0
cpu.dcache.ReadReq.mshrHits.cpu.data.max=1.0

# Name: mem_ctrls.dram.perBankRdBursts.29    Unit: Count
mem_ctrls.dram.perBankRdBursts.29.min=0.0
mem_ctrls.dram.perBankRdBursts.29.max=34.0

# Name: cpu.fpInstQueueWakeupAccesses    Unit: Count
# Description: Number of floating instruction queue wakeup accesses
cpu.fpInstQueueWakeupAccesses.min=0.0
cpu.fpInstQueueWakeupAccesses.max=8972.0

# Name: mem_ctrls.dram.perBankRdBursts.26    Unit: Count
mem_ctrls.dram.perBankRdBursts.26.min=0.0
mem_ctrls.dram.perBankRdBursts.26.max=35.0

# Name: mem_ctrls.dram.rank1.averagePower    Unit: Watt
# Description: Core power per rank (mW)
mem_ctrls.dram.rank1.averagePower.min=412.574664096
mem_ctrls.dram.rank1.averagePower.max=612.071113584

# Name: cpu.lsq0.memOrderViolation    Unit: Count
# Description: Number of memory ordering violations
cpu.lsq0.memOrderViolation.min=0.0
cpu.lsq0.memOrderViolation.max=1.0

# Name: cpu.intRegfileReads    Unit: Count
# Description: Number of integer regfile reads
cpu.intRegfileReads.min=231212.0
cpu.intRegfileReads.max=276428.0

# Name: mem_ctrls.requestorReadTotalLat.cpu.data    Unit: Tick
mem_ctrls.requestorReadTotalLat.cpu.data.min=0.0
mem_ctrls.requestorReadTotalLat.cpu.data.max=29779080.0

# Name: mem_ctrls.dram.rank0.actBackEnergy    Unit: Joule
# Description: Energy for active background per rank (pJ)
mem_ctrls.dram.rank0.actBackEnergy.min=1909347.9552000004
mem_ctrls.dram.rank0.actBackEnergy.max=48003087.0816

# Name: cpu.commit.commitSquashedInsts    Unit: Count
# Description: The number of squashed insts skipped by commit
cpu.commit.commitSquashedInsts.min=0.0
cpu.commit.commitSquashedInsts.max=1492.0

# Name: cpu.lsq0.squashedLoads    Unit: Count
# Description: Number of loads squashed
cpu.lsq0.squashedLoads.min=0.0
cpu.lsq0.squashedLoads.max=94.0

# Name: mem_ctrls.dram.totMemAccLat    Unit: Tick
# Description: Total ticks spent from burst creation until serviced by the DRAM
mem_ctrls.dram.totMemAccLat.min=0.0
mem_ctrls.dram.totMemAccLat.max=29779080.0

# Name: cpu.numInsts    Unit: Count
# Description: Number of executed instructions
cpu.numInsts.min=160031.0
cpu.numInsts.max=197184.0

# Name: cpu.dcache.tags.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.dcache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.dcache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.iew.instsToCommit.0    Unit: Count
cpu.iew.instsToCommit.0.min=159940.0
cpu.iew.instsToCommit.0.max=197101.0

# Name: mem_ctrls.dram.perBankWrBursts.27    Unit: Count
mem_ctrls.dram.perBankWrBursts.27.min=0.0
mem_ctrls.dram.perBankWrBursts.27.max=32.0

# Name: cpu.instsIssued    Unit: Count
# Description: Number of instructions issued
cpu.instsIssued.min=160030.0
cpu.instsIssued.max=197349.0

# Name: cpu.icache.tags.dataAccesses    Unit: Count
# Description: Number of data accesses
cpu.icache.tags.dataAccesses.min=0.0
cpu.icache.tags.dataAccesses.max=143912.0

# Name: l2.replacements    Unit: Count
# Description: number of replacements
l2.replacements.min=0.0
l2.replacements.max=626.0

# Name: cpu.rename.serializeStallCycles    Unit: Cycle
# Description: count of cycles rename stalled for serializing inst
cpu.rename.serializeStallCycles.min=147820.0
cpu.rename.serializeStallCycles.max=161082.0

# Name: cpu.iew.dispLoadInsts    Unit: Count
# Description: Number of dispatched load instructions
cpu.iew.dispLoadInsts.min=0.0
cpu.iew.dispLoadInsts.max=24807.0

# Name: cpu.dcache.ReadReq.missLatency.cpu.data    Unit: Tick
cpu.dcache.ReadReq.missLatency.cpu.data.min=0.0
cpu.dcache.ReadReq.missLatency.cpu.data.max=69693000.0

# Name: cpu.dcache.WriteReq.hits.cpu.data    Unit: Count
cpu.dcache.WriteReq.hits.cpu.data.min=0.0
cpu.dcache.WriteReq.hits.cpu.data.max=13596.0

# Name: tol2bus.transDist.WritebackDirty    Unit: Count
tol2bus.transDist.WritebackDirty.min=0.0
tol2bus.transDist.WritebackDirty.max=1790.0

# Name: cpu.numBranches.0    Unit: Count
cpu.numBranches.0.min=17391.0
cpu.numBranches.0.max=22254.0

# Name: cpu.rename.renamedOperands    Unit: Count
# Description: Number of destination operands rename has renamed
cpu.rename.renamedOperands.min=216144.0
cpu.rename.renamedOperands.max=260880.0

# Name: mem_ctrls.requestorWriteAccesses.writebacks    Unit: Count
mem_ctrls.requestorWriteAccesses.writebacks.min=0.0
mem_ctrls.requestorWriteAccesses.writebacks.max=620.0

# Name: cpu.decode.unblockCycles    Unit: Cycle
# Description: Number of cycles decode is unblocking
cpu.decode.unblockCycles.min=1155.0
cpu.decode.unblockCycles.max=21740.0

# Name: cpu.branchPred.indirectHits    Unit: Count
# Description: Number of indirect target hits.
cpu.branchPred.indirectHits.min=0.0
cpu.branchPred.indirectHits.max=1240.0

# Name: cpu.miscRegfileReads    Unit: Count
# Description: number of misc regfile reads
cpu.miscRegfileReads.min=53433.0
cpu.miscRegfileReads.max=84149.0

# Name: cpu.lsq0.squashedStores    Unit: Count
# Description: Number of stores squashed
cpu.lsq0.squashedStores.min=0.0
cpu.lsq0.squashedStores.max=167.0

# Name: cpu.squashedInstsExamined    Unit: Count
# Description: Number of squashed instructions iterated over during squash; mainly for profiling
cpu.squashedInstsExamined.min=0.0
cpu.squashedInstsExamined.max=1492.0

# Name: mem_ctrls.dram.perBankWrBursts.4    Unit: Count
mem_ctrls.dram.perBankWrBursts.4.min=0.0
mem_ctrls.dram.perBankWrBursts.4.max=35.0

# Name: cpu.dcache.ReadReq.misses.cpu.data    Unit: Count
cpu.dcache.ReadReq.misses.cpu.data.min=0.0
cpu.dcache.ReadReq.misses.cpu.data.max=1214.0

# Name: cpu.branchPred.indirectLookups    Unit: Count
# Description: Number of indirect predictor lookups.
cpu.branchPred.indirectLookups.min=0.0
cpu.branchPred.indirectLookups.max=1240.0

# Name: cpu.iew.predictedNotTakenIncorrect    Unit: Count
# Description: Number of branches that were predicted not taken incorrectly
cpu.iew.predictedNotTakenIncorrect.min=0.0
cpu.iew.predictedNotTakenIncorrect.max=41.0

# Name: cpu.fpAluAccesses    Unit: Count
# Description: Number of floating point alu accesses
cpu.fpAluAccesses.min=0.0
cpu.fpAluAccesses.max=9052.0

# Name: cpu.intRegfileWrites    Unit: Count
# Description: Number of integer regfile writes
cpu.intRegfileWrites.min=136724.0
cpu.intRegfileWrites.max=156526.0

# Name: cpu.numLoadInsts.0    Unit: Count
cpu.numLoadInsts.0.min=0.0
cpu.numLoadInsts.0.max=24805.0

# Name: cpu.iew.writebackCount.0    Unit: Count
cpu.iew.writebackCount.0.min=159940.0
cpu.iew.writebackCount.0.max=197101.0

# Name: tol2bus.respLayer1.occupancy    Unit: Tick
# Description: Layer occupancy (ticks)
tol2bus.respLayer1.occupancy.min=0.0
tol2bus.respLayer1.occupancy.max=1822500.0

# Name: cpu.branchPred.condIncorrect    Unit: Count
# Description: Number of conditional branches incorrect
cpu.branchPred.condIncorrect.min=0.0
cpu.branchPred.condIncorrect.max=82.0

# Name: cpu.rename.intLookups    Unit: Count
# Description: Number of integer rename lookups
cpu.rename.intLookups.min=231035.0
cpu.rename.intLookups.max=277595.0

# Name: mem_ctrls.dram.perBankRdBursts.22    Unit: Count
mem_ctrls.dram.perBankRdBursts.22.min=0.0
mem_ctrls.dram.perBankRdBursts.22.max=35.0

# Name: cpu.icache.ReadReq.hits.cpu.inst    Unit: Count
cpu.icache.ReadReq.hits.cpu.inst.min=0.0
cpu.icache.ReadReq.hits.cpu.inst.max=35978.0

# Name: l2.CleanInvalidReq.missLatency.cpu.data    Unit: Tick
l2.CleanInvalidReq.missLatency.cpu.data.min=0.0
l2.CleanInvalidReq.missLatency.cpu.data.max=34000.0

# Name: cpu.dcache.replacements    Unit: Count
# Description: number of replacements
cpu.dcache.replacements.min=0.0
cpu.dcache.replacements.max=1215.0

# Name: cpu.nonSpecInstsAdded    Unit: Count
# Description: Number of non-speculative instructions added to the IQ
cpu.nonSpecInstsAdded.min=0.0
cpu.nonSpecInstsAdded.max=7.0

# Name: mem_ctrls.wrQLenPdf.51    Unit: Count
mem_ctrls.wrQLenPdf.51.min=0.0
mem_ctrls.wrQLenPdf.51.max=36.0

# Name: cpu.commit.functionCalls.0    Unit: Count
cpu.commit.functionCalls.0.min=0.0
cpu.commit.functionCalls.0.max=3709.0

# Name: mem_ctrls.dram.perBankRdBursts.11    Unit: Count
mem_ctrls.dram.perBankRdBursts.11.min=0.0
mem_ctrls.dram.perBankRdBursts.11.max=37.0

# Name: cpu.branchPred.indirectMispredicted    Unit: Count
# Description: Number of mispredicted indirect branches.
cpu.branchPred.indirectMispredicted.min=0.0
cpu.branchPred.indirectMispredicted.max=1.0

# Name: mem_ctrls.dram.perBankRdBursts.30    Unit: Count
mem_ctrls.dram.perBankRdBursts.30.min=0.0
mem_ctrls.dram.perBankRdBursts.30.max=33.0

# Name: cpu.dcache.CleanInvalidReq.mshrMisses.cpu.data    Unit: Count
cpu.dcache.CleanInvalidReq.mshrMisses.cpu.data.min=0.0
cpu.dcache.CleanInvalidReq.mshrMisses.cpu.data.max=2.0

# Name: cpu.iew.dispatchedInsts    Unit: Count
# Description: Number of instructions dispatched to IQ
cpu.iew.dispatchedInsts.min=159939.0
cpu.iew.dispatchedInsts.max=197599.0

# Name: cpu.commit.memRefs.0    Unit: Count
cpu.commit.memRefs.0.min=0.0
cpu.commit.memRefs.0.max=38318.0

# Name: cpu.instsAdded    Unit: Count
# Description: Number of instructions added to the IQ (excludes non-spec)
cpu.instsAdded.min=159935.0
cpu.instsAdded.max=197598.0

# Name: l2.ReadSharedReq.mshrMisses.cpu.data    Unit: Count
l2.ReadSharedReq.mshrMisses.cpu.data.min=0.0
l2.ReadSharedReq.mshrMisses.cpu.data.max=626.0

# Name: mem_ctrls.rdQLenPdf.0    Unit: Count
mem_ctrls.rdQLenPdf.0.min=0.0
mem_ctrls.rdQLenPdf.0.max=617.0

# Name: mem_ctrls.dram.perBankWrBursts.13    Unit: Count
mem_ctrls.dram.perBankWrBursts.13.min=0.0
mem_ctrls.dram.perBankWrBursts.13.max=35.0

# Name: mem_ctrls.requestorWriteTotalLat.writebacks    Unit: Tick
mem_ctrls.requestorWriteTotalLat.writebacks.min=0.0
mem_ctrls.requestorWriteTotalLat.writebacks.max=5953153650.0

# Name: cpu.committedOps.0    Unit: Count
cpu.committedOps.0.min=159926.0
cpu.committedOps.0.max=196124.0

# Name: mem_ctrls.wrQLenPdf.64    Unit: Count
mem_ctrls.wrQLenPdf.64.min=0.0
mem_ctrls.wrQLenPdf.64.max=36.0

# Name: tol2bus.transDist.CleanInvalidReq    Unit: Count
tol2bus.transDist.CleanInvalidReq.min=0.0
tol2bus.transDist.CleanInvalidReq.max=2.0

# Name: mem_ctrls.dram.perBankRdBursts.8    Unit: Count
mem_ctrls.dram.perBankRdBursts.8.min=0.0
mem_ctrls.dram.perBankRdBursts.8.max=32.0

# Name: membus.transDist.WriteClean    Unit: Count
membus.transDist.WriteClean.min=0.0
membus.transDist.WriteClean.max=1.0

# Name: mem_ctrls.dram.rank0.totalEnergy    Unit: Joule
# Description: Total energy per rank (pJ)
mem_ctrls.dram.rank0.totalEnergy.min=41257466.4096
mem_ctrls.dram.rank0.totalEnergy.max=61176463.6224

# Name: l2.ReadSharedReq.missLatency.cpu.data    Unit: Tick
l2.ReadSharedReq.missLatency.cpu.data.min=0.0
l2.ReadSharedReq.missLatency.cpu.data.max=61582000.0

# Name: l2.CleanInvalidReq.mshrMissLatency.cpu.data    Unit: Tick
l2.CleanInvalidReq.mshrMissLatency.cpu.data.min=0.0
l2.CleanInvalidReq.mshrMissLatency.cpu.data.max=42500.0

# Name: mem_ctrls.numStayWriteState    Unit: Count
# Description: Number of times bus staying in WRITE state
mem_ctrls.numStayWriteState.min=0.0
mem_ctrls.numStayWriteState.max=589.0

# Name: mem_ctrls.numWriteReadTurnArounds    Unit: Count
# Description: Number of turnarounds from WRITE to READ
mem_ctrls.numWriteReadTurnArounds.min=0.0
mem_ctrls.numWriteReadTurnArounds.max=36.0

# Name: cpu.icache.tags.occupanciesTaskId.1024    Unit: Count
cpu.icache.tags.occupanciesTaskId.1024.min=507.0
cpu.icache.tags.occupanciesTaskId.1024.max=512.0

# Name: cpu.commit.commitNonSpecStalls    Unit: Count
# Description: The number of times commit has been forced to stall to communicate backwards
cpu.commit.commitNonSpecStalls.min=0.0
cpu.commit.commitNonSpecStalls.max=6.0

# Name: cpu.decode.branchResolved    Unit: Count
# Description: Number of times decode resolved a branch
cpu.decode.branchResolved.min=8952.0
cpu.decode.branchResolved.max=17981.0

# Name: membus.reqLayer2.occupancy    Unit: Tick
# Description: Layer occupancy (ticks)
membus.reqLayer2.occupancy.min=0.0
membus.reqLayer2.occupancy.max=3938000.0

# Name: mem_ctrls.dram.rank1.refreshEnergy    Unit: Joule
# Description: Energy for refresh commands per rank (pJ)
mem_ctrls.dram.rank1.refreshEnergy.min=8110266.5951999985
mem_ctrls.dram.rank1.refreshEnergy.max=8786122.144799998

# Name: cpu.iew.predictedTakenIncorrect    Unit: Count
# Description: Number of branches that were predicted taken incorrectly
cpu.iew.predictedTakenIncorrect.min=0.0
cpu.iew.predictedTakenIncorrect.max=42.0

# Name: cpu.branchPred.indirectMisses    Unit: Count
# Description: Number of indirect misses.
cpu.branchPred.indirectMisses.min=0.0
cpu.branchPred.indirectMisses.max=7.0

# Name: cpu.icache.tags.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.icache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.icache.tags.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.perBankRdBursts.2    Unit: Count
mem_ctrls.dram.perBankRdBursts.2.min=0.0
mem_ctrls.dram.perBankRdBursts.2.max=33.0

# Name: membus.respLayer1.occupancy    Unit: Tick
# Description: Layer occupancy (ticks)
membus.respLayer1.occupancy.min=0.0
membus.respLayer1.occupancy.max=3317456.0

# Name: mem_ctrls.dram.perBankRdBursts.5    Unit: Count
mem_ctrls.dram.perBankRdBursts.5.min=0.0
mem_ctrls.dram.perBankRdBursts.5.max=33.0

# Name: cpu.iew.squashCycles    Unit: Cycle
# Description: Number of cycles IEW is squashing
cpu.iew.squashCycles.min=0.0
cpu.iew.squashCycles.max=82.0

# Name: mem_ctrls.dram.perBankWrBursts.25    Unit: Count
mem_ctrls.dram.perBankWrBursts.25.min=0.0
mem_ctrls.dram.perBankWrBursts.25.max=35.0

# Name: mem_ctrls.dram.rank0.writeEnergy    Unit: Joule
# Description: Energy for write commands per rank (pJ)
mem_ctrls.dram.rank0.writeEnergy.min=0.0
mem_ctrls.dram.rank0.writeEnergy.max=842182.9919999999

# Name: mem_ctrls.dram.perBankRdBursts.4    Unit: Count
mem_ctrls.dram.perBankRdBursts.4.min=0.0
mem_ctrls.dram.perBankRdBursts.4.max=33.0

# Name: cpu.mmu.dtb.rdAccesses    Unit: Count
# Description: TLB accesses on read requests
cpu.mmu.dtb.rdAccesses.min=0.0
cpu.mmu.dtb.rdAccesses.max=24805.0

# Name: mem_ctrls.writeReqs    Unit: Count
# Description: Number of write requests accepted
mem_ctrls.writeReqs.min=0.0
mem_ctrls.writeReqs.max=620.0

# Name: mem_ctrls.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
mem_ctrls.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
mem_ctrls.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.decode.idleCycles    Unit: Cycle
# Description: Number of cycles decode is idle
cpu.decode.idleCycles.min=6675.0
cpu.decode.idleCycles.max=10168.0

# Name: l2.ReadSharedReq.mshrMissLatency.cpu.data    Unit: Tick
l2.ReadSharedReq.mshrMissLatency.cpu.data.min=0.0
l2.ReadSharedReq.mshrMissLatency.cpu.data.max=55362000.0

# Name: mem_ctrls.requestorReadBytes.cpu.data    Unit: Byte
mem_ctrls.requestorReadBytes.cpu.data.min=0.0
mem_ctrls.requestorReadBytes.cpu.data.max=40000.0

# Name: cpu.rename.idleCycles    Unit: Cycle
# Description: Number of cycles rename is idle
cpu.rename.idleCycles.min=9322.0
cpu.rename.idleCycles.max=13507.0

# Name: mem_ctrls.wrQLenPdf.49    Unit: Count
mem_ctrls.wrQLenPdf.49.min=0.0
mem_ctrls.wrQLenPdf.49.max=36.0

# Name: mem_ctrls.dram.rank0.preEnergy    Unit: Joule
# Description: Energy for precharge commands per rank (pJ)
mem_ctrls.dram.rank0.preEnergy.min=0.0
mem_ctrls.dram.rank0.preEnergy.max=1750843.3823999995

# Name: cpu.decode.blockedCycles    Unit: Cycle
# Description: Number of cycles decode is blocked
cpu.decode.blockedCycles.min=157325.0
cpu.decode.blockedCycles.max=173322.0

# Name: cpu.mmu.dtb.wrMisses    Unit: Count
# Description: TLB misses on write requests
cpu.mmu.dtb.wrMisses.min=0.0
cpu.mmu.dtb.wrMisses.max=1.0

# Name: cpu.iew.consumerInst.0    Unit: Count
cpu.iew.consumerInst.0.min=213097.0
cpu.iew.consumerInst.0.max=237851.0

# Name: mem_ctrls.dram.rank0.pwrStateTime.REF    Unit: Tick
mem_ctrls.dram.rank0.pwrStateTime.REF.min=4200000.0
mem_ctrls.dram.rank0.pwrStateTime.REF.max=4550000.0

# Name: l2.WriteClean.hits.writebacks    Unit: Count
l2.WriteClean.hits.writebacks.min=0.0
l2.WriteClean.hits.writebacks.max=1.0

# Name: cpu.squashedOperandsExamined    Unit: Count
# Description: Number of squashed operands that are examined and possibly removed from graph
cpu.squashedOperandsExamined.min=0.0
cpu.squashedOperandsExamined.max=1277.0

# Name: cpu.MemDepUnit__0.insertedStores    Unit: Count
# Description: Number of stores inserted to the mem dependence unit.
cpu.MemDepUnit__0.insertedStores.min=0.0
cpu.MemDepUnit__0.insertedStores.max=13761.0

# Name: mem_ctrls.dram.perBankWrBursts.5    Unit: Count
mem_ctrls.dram.perBankWrBursts.5.min=0.0
mem_ctrls.dram.perBankWrBursts.5.max=36.0

# Name: mem_ctrls.wrQLenPdf.55    Unit: Count
mem_ctrls.wrQLenPdf.55.min=0.0
mem_ctrls.wrQLenPdf.55.max=36.0

# Name: l2.tags.occupancies.cpu.inst    Unit: (Count/Tick)
l2.tags.occupancies.cpu.inst.min=0.0
l2.tags.occupancies.cpu.inst.max=909.0

# Name: tol2bus.transDist.ReadResp    Unit: Count
tol2bus.transDist.ReadResp.min=0.0
tol2bus.transDist.ReadResp.max=1215.0

# Name: cpu.commit.membars.0    Unit: Count
cpu.commit.membars.0.min=0.0
cpu.commit.membars.0.max=6.0

# Name: mem_ctrls.dram.perBankWrBursts.8    Unit: Count
mem_ctrls.dram.perBankWrBursts.8.min=0.0
mem_ctrls.dram.perBankWrBursts.8.max=31.0

# Name: mem_ctrls.priorityMaxLatency.0    Unit: Second
mem_ctrls.priorityMaxLatency.0.min=0.0
mem_ctrls.priorityMaxLatency.0.max=8.7321652e-05

# Name: cpu.dcache.tags.occupanciesTaskId.1024    Unit: Count
cpu.dcache.tags.occupanciesTaskId.1024.min=1023.0
cpu.dcache.tags.occupanciesTaskId.1024.max=1024.0

# Name: cpu.lsq0.ignoredResponses    Unit: Count
# Description: Number of memory responses ignored because the instruction is squashed
cpu.lsq0.ignoredResponses.min=0.0
cpu.lsq0.ignoredResponses.max=80.0

# Name: mem_ctrls.dram.perBankWrBursts.10    Unit: Count
mem_ctrls.dram.perBankWrBursts.10.min=0.0
mem_ctrls.dram.perBankWrBursts.10.max=35.0

# Name: l2.tags.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
l2.tags.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
l2.tags.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.perBankRdBursts.6    Unit: Count
mem_ctrls.dram.perBankRdBursts.6.min=0.0
mem_ctrls.dram.perBankRdBursts.6.max=39.0

# Name: mem_ctrls.dram.bytesWritten    Unit: Byte
# Description: Total bytes written
mem_ctrls.dram.bytesWritten.min=0.0
mem_ctrls.dram.bytesWritten.max=40000.0

# Name: cpu.MemDepUnit__0.conflictingStores    Unit: Count
# Description: Number of conflicting stores.
cpu.MemDepUnit__0.conflictingStores.min=0.0
cpu.MemDepUnit__0.conflictingStores.max=3.0

# Name: tol2bus.snoopTraffic    Unit: Byte
# Description: Total snoop traffic
tol2bus.snoopTraffic.min=0.0
tol2bus.snoopTraffic.max=39680.0

# Name: mem_ctrls.writeBursts    Unit: Count
# Description: Number of controller write bursts, including those merged in the write queue
mem_ctrls.writeBursts.min=0.0
mem_ctrls.writeBursts.max=620.0

# Name: mem_ctrls.dram.perBankWrBursts.11    Unit: Count
mem_ctrls.dram.perBankWrBursts.11.min=0.0
mem_ctrls.dram.perBankWrBursts.11.max=35.0

# Name: l2.ReadSharedReq.hits.cpu.data    Unit: Count
l2.ReadSharedReq.hits.cpu.data.min=0.0
l2.ReadSharedReq.hits.cpu.data.max=652.0

# Name: cpu.fpInstQueueWrites    Unit: Count
# Description: Number of floating instruction queue writes
cpu.fpInstQueueWrites.min=0.0
cpu.fpInstQueueWrites.max=9772.0

# Name: cpu.power_state.pwrStateResidencyTicks.ON    Unit: Tick
cpu.power_state.pwrStateResidencyTicks.ON.min=100000000.0
cpu.power_state.pwrStateResidencyTicks.ON.max=10100000000.0

# Name: mem_ctrls.dram.perBankRdBursts.19    Unit: Count
mem_ctrls.dram.perBankRdBursts.19.min=0.0
mem_ctrls.dram.perBankRdBursts.19.max=35.0

# Name: cpu.rename.unblockCycles    Unit: Cycle
# Description: Number of cycles rename is unblocking
cpu.rename.unblockCycles.min=2238.0
cpu.rename.unblockCycles.max=24720.0

# Name: mem_ctrls.dram.rank1.readEnergy    Unit: Joule
# Description: Energy for read commands per rank (pJ)
mem_ctrls.dram.rank1.readEnergy.min=0.0
mem_ctrls.dram.rank1.readEnergy.max=935329.7184

# Name: mem_ctrls.dram.perBankWrBursts.15    Unit: Count
mem_ctrls.dram.perBankWrBursts.15.min=0.0
mem_ctrls.dram.perBankWrBursts.15.max=33.0

# Name: tol2bus.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
tol2bus.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
tol2bus.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.decode.decodedInsts    Unit: Count
# Description: Number of instructions handled by decode
cpu.decode.decodedInsts.min=159941.0
cpu.decode.decodedInsts.max=198672.0

# Name: mem_ctrls.dram.perBankWrBursts.24    Unit: Count
mem_ctrls.dram.perBankWrBursts.24.min=0.0
mem_ctrls.dram.perBankWrBursts.24.max=34.0

# Name: mem_ctrls.dram.totBusLat    Unit: Tick
# Description: Total ticks spent in databus transfers
mem_ctrls.dram.totBusLat.min=0.0
mem_ctrls.dram.totBusLat.max=2082500.0

# Name: mem_ctrls.dram.perBankRdBursts.16    Unit: Count
mem_ctrls.dram.perBankRdBursts.16.min=0.0
mem_ctrls.dram.perBankRdBursts.16.max=35.0

# Name: cpu.fetch.cacheLines    Unit: Count
# Description: Number of cache lines fetched
cpu.fetch.cacheLines.min=0.0
cpu.fetch.cacheLines.max=35978.0

# Name: cpu.statFuBusy.MemRead    Unit: Count
cpu.statFuBusy.MemRead.min=0.0
cpu.statFuBusy.MemRead.max=1236.0

# Name: mem_ctrls.dram.perBankWrBursts.12    Unit: Count
mem_ctrls.dram.perBankWrBursts.12.min=0.0
mem_ctrls.dram.perBankWrBursts.12.max=33.0

# Name: mem_ctrls.wrQLenPdf.60    Unit: Count
mem_ctrls.wrQLenPdf.60.min=0.0
mem_ctrls.wrQLenPdf.60.max=36.0

# Name: mem_ctrls.dram.rank1.actEnergy    Unit: Joule
# Description: Energy for activate commands per rank (pJ)
mem_ctrls.dram.rank1.actEnergy.min=0.0
mem_ctrls.dram.rank1.actEnergy.max=980847.504

# Name: mem_ctrls.priorityMinLatency.0    Unit: Second
mem_ctrls.priorityMinLatency.0.min=0.0
mem_ctrls.priorityMinLatency.0.max=7.18412e-07

# Name: mem_ctrls.dram.perBankRdBursts.0    Unit: Count
mem_ctrls.dram.perBankRdBursts.0.min=0.0
mem_ctrls.dram.perBankRdBursts.0.max=36.0

# Name: mem_ctrls.dram.perBankWrBursts.21    Unit: Count
mem_ctrls.dram.perBankWrBursts.21.min=0.0
mem_ctrls.dram.perBankWrBursts.21.max=33.0

# Name: mem_ctrls.wrQLenPdf.58    Unit: Count
mem_ctrls.wrQLenPdf.58.min=0.0
mem_ctrls.wrQLenPdf.58.max=36.0

# Name: cpu.decode.squashCycles    Unit: Cycle
# Description: Number of cycles decode is squashing
cpu.decode.squashCycles.min=0.0
cpu.decode.squashCycles.max=82.0

# Name: cpu.thread_0.numOps    Unit: Count
# Description: Number of Ops committed
cpu.thread_0.numOps.min=159926.0
cpu.thread_0.numOps.max=196124.0

# Name: cpu.thread_0.numInsts    Unit: Count
# Description: Number of Instructions committed
cpu.thread_0.numInsts.min=88859.0
cpu.thread_0.numInsts.max=104900.0

# Name: mem_ctrls.dram.perBankRdBursts.15    Unit: Count
mem_ctrls.dram.perBankRdBursts.15.min=0.0
mem_ctrls.dram.perBankRdBursts.15.max=35.0

# Name: mem_ctrls.numStayReadState    Unit: Count
# Description: Number of times bus staying in READ state
mem_ctrls.numStayReadState.min=24.0
mem_ctrls.numStayReadState.max=1863.0

# Name: mem_ctrls.dram.numReads.cpu.data    Unit: Count
mem_ctrls.dram.numReads.cpu.data.min=0.0
mem_ctrls.dram.numReads.cpu.data.max=626.0

# Name: cpu.dcache.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.dcache.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.dcache.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.readRowHits    Unit: Count
# Description: Number of row buffer hits during reads
mem_ctrls.dram.readRowHits.min=0.0
mem_ctrls.dram.readRowHits.max=30.0

# Name: mem_ctrls.requestorReadAccesses.cpu.data    Unit: Count
mem_ctrls.requestorReadAccesses.cpu.data.min=0.0
mem_ctrls.requestorReadAccesses.cpu.data.max=626.0

# Name: mem_ctrls.dram.perBankRdBursts.17    Unit: Count
mem_ctrls.dram.perBankRdBursts.17.min=0.0
mem_ctrls.dram.perBankRdBursts.17.max=32.0

# Name: cpu.lsq0.blockedByCache    Unit: Count
# Description: Number of times an access to memory failed due to the cache being blocked
cpu.lsq0.blockedByCache.min=0.0
cpu.lsq0.blockedByCache.max=13.0

# Name: mem_ctrls.wrQLenPdf.47    Unit: Count
mem_ctrls.wrQLenPdf.47.min=0.0
mem_ctrls.wrQLenPdf.47.max=31.0

# Name: cpu.fetch.icacheStallCycles    Unit: Cycle
# Description: Number of cycles fetch is stalled on an Icache miss
cpu.fetch.icacheStallCycles.min=0.0
cpu.fetch.icacheStallCycles.max=35980.0

# Name: membus.snoop_filter.totRequests    Unit: Count
# Description: Total number of requests made to the snoop filter.
membus.snoop_filter.totRequests.min=0.0
membus.snoop_filter.totRequests.max=1252.0

# Name: l2.tags.totalRefs    Unit: Count
# Description: Total number of references to valid blocks.
l2.tags.totalRefs.min=0.0
l2.tags.totalRefs.max=2568.0

# Name: mem_ctrls.dram.readBursts    Unit: Count
# Description: Number of DRAM read bursts
mem_ctrls.dram.readBursts.min=0.0
mem_ctrls.dram.readBursts.max=625.0

# Name: mem_ctrls.dram.perBankRdBursts.27    Unit: Count
mem_ctrls.dram.perBankRdBursts.27.min=0.0
mem_ctrls.dram.perBankRdBursts.27.max=32.0

# Name: cpu.rename.squashCycles    Unit: Cycle
# Description: Number of cycles rename is squashing
cpu.rename.squashCycles.min=0.0
cpu.rename.squashCycles.max=82.0

# Name: cpu.fetch.predictedBranches    Unit: Count
# Description: Number of branches that fetch has predicted taken
cpu.fetch.predictedBranches.min=13500.0
cpu.fetch.predictedBranches.max=17995.0

# Name: cpu.squashedNonSpecRemoved    Unit: Count
# Description: Number of squashed non-spec instructions that were removed
cpu.squashedNonSpecRemoved.min=0.0
cpu.squashedNonSpecRemoved.max=2.0

# Name: cpu.intInstQueueWrites    Unit: Count
# Description: Number of integer instruction queue writes
cpu.intInstQueueWrites.min=159932.0
cpu.intInstQueueWrites.max=189311.0

# Name: cpu.intInstQueueWakeupAccesses    Unit: Count
# Description: Number of integer instruction queue wakeup accesses
cpu.intInstQueueWakeupAccesses.min=159929.0
cpu.intInstQueueWakeupAccesses.max=188129.0

# Name: mem_ctrls.dram.perBankRdBursts.14    Unit: Count
mem_ctrls.dram.perBankRdBursts.14.min=0.0
mem_ctrls.dram.perBankRdBursts.14.max=33.0

# Name: cpu.dcache.ReadReq.mshrMisses.cpu.data    Unit: Count
cpu.dcache.ReadReq.mshrMisses.cpu.data.min=0.0
cpu.dcache.ReadReq.mshrMisses.cpu.data.max=1214.0

# Name: cpu.ccRegfileReads    Unit: Count
# Description: number of cc regfile reads
cpu.ccRegfileReads.min=78400.0
cpu.ccRegfileReads.max=125876.0

# Name: mem_ctrls.dram.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
mem_ctrls.dram.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
mem_ctrls.dram.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: cpu.rename.committedMaps    Unit: Count
# Description: Number of HB maps that are committed
cpu.rename.committedMaps.min=214512.0
cpu.rename.committedMaps.max=260878.0

# Name: cpu.fetch.cycles    Unit: Cycle
# Description: Number of cycles fetch has run and was not squashing or blocked
cpu.fetch.cycles.min=164016.0
cpu.fetch.cycles.max=200000.0

# Name: cpu.fpInstQueueReads    Unit: Count
# Description: Number of floating instruction queue reads
cpu.fpInstQueueReads.min=0.0
cpu.fpInstQueueReads.max=18104.0

# Name: cpu.mmu.dtb.rdMisses    Unit: Count
# Description: TLB misses on read requests
cpu.mmu.dtb.rdMisses.min=0.0
cpu.mmu.dtb.rdMisses.max=1173.0

# Name: mem_ctrls.rdQLenPdf.2    Unit: Count
mem_ctrls.rdQLenPdf.2.min=0.0
mem_ctrls.rdQLenPdf.2.max=13.0

# Name: mem_ctrls.rdQLenPdf.1    Unit: Count
mem_ctrls.rdQLenPdf.1.min=0.0
mem_ctrls.rdQLenPdf.1.max=3.0

# Name: cpu.intInstQueueReads    Unit: Count
# Description: Number of integer instruction queue reads
cpu.intInstQueueReads.min=520062.0
cpu.intInstQueueReads.max=579065.0

# Name: l2.ReadSharedReq.misses.cpu.data    Unit: Count
l2.ReadSharedReq.misses.cpu.data.min=0.0
l2.ReadSharedReq.misses.cpu.data.max=626.0

# Name: cpu.rename.fpLookups    Unit: Count
# Description: Number of floating rename lookups
cpu.rename.fpLookups.min=0.0
cpu.rename.fpLookups.max=7896.0

# Name: mem_ctrls.dram.rank0.refreshEnergy    Unit: Joule
# Description: Energy for refresh commands per rank (pJ)
mem_ctrls.dram.rank0.refreshEnergy.min=8110266.5951999985
mem_ctrls.dram.rank0.refreshEnergy.max=8786122.144799998

# Name: mem_ctrls.servicedByWrQ    Unit: Count
# Description: Number of controller read bursts serviced by the write queue
mem_ctrls.servicedByWrQ.min=0.0
mem_ctrls.servicedByWrQ.max=5.0

# Name: mem_ctrls.dram.rank0.readEnergy    Unit: Joule
# Description: Energy for read commands per rank (pJ)
mem_ctrls.dram.rank0.readEnergy.min=0.0
mem_ctrls.dram.rank0.readEnergy.max=927101.0112

# Name: tol2bus.snoop_filter.hitSingleRequests    Unit: Count
# Description: Number of requests hitting in the snoop filter with a single holder of the requested data.
tol2bus.snoop_filter.hitSingleRequests.min=0.0
tol2bus.snoop_filter.hitSingleRequests.max=1215.0

# Name: cpu.itb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED    Unit: Tick
cpu.itb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED.min=100000000.0
cpu.itb_walker_cache.power_state.pwrStateResidencyTicks.UNDEFINED.max=10100000000.0

# Name: mem_ctrls.dram.perBankRdBursts.13    Unit: Count
mem_ctrls.dram.perBankRdBursts.13.min=0.0
mem_ctrls.dram.perBankRdBursts.13.max=36.0

# Name: mem_ctrls.dram.rank0.pwrStateTime.ACT    Unit: Tick
mem_ctrls.dram.rank0.pwrStateTime.ACT.min=0.0
mem_ctrls.dram.rank0.pwrStateTime.ACT.max=97340180.0

# Name: mem_ctrls.dram.perBankRdBursts.21    Unit: Count
mem_ctrls.dram.perBankRdBursts.21.min=0.0
mem_ctrls.dram.perBankRdBursts.21.max=34.0

# Name: mem_ctrls.dram.perBankWrBursts.16    Unit: Count
mem_ctrls.dram.perBankWrBursts.16.min=0.0
mem_ctrls.dram.perBankWrBursts.16.max=38.0

# Name: mem_ctrls.dram.perBankWrBursts.19    Unit: Count
mem_ctrls.dram.perBankWrBursts.19.min=0.0
mem_ctrls.dram.perBankWrBursts.19.max=33.0

# Name: mem_ctrls.dram.rank0.pwrStateTime.IDLE    Unit: Tick
mem_ctrls.dram.rank0.pwrStateTime.IDLE.min=0.0
mem_ctrls.dram.rank0.pwrStateTime.IDLE.max=98081440.0

# Name: mem_ctrls.dram.perBankWrBursts.29    Unit: Count
mem_ctrls.dram.perBankWrBursts.29.min=0.0
mem_ctrls.dram.perBankWrBursts.29.max=35.0

# Name: cpu.commit.loads.0    Unit: Count
cpu.commit.loads.0.min=0.0
cpu.commit.loads.0.max=24722.0

# Name: mem_ctrls.dram.totQLat    Unit: Tick
# Description: Total ticks spent queuing
mem_ctrls.dram.totQLat.min=0.0
mem_ctrls.dram.totQLat.max=19087402.0

# Name: cpu.dcache.tags.tagAccesses    Unit: Count
# Description: Number of tag accesses
cpu.dcache.tags.tagAccesses.min=0.0
cpu.dcache.tags.tagAccesses.max=289275.0

# Name: mem_ctrls.readPktSize.6    Unit: Count
mem_ctrls.readPktSize.6.min=0.0
mem_ctrls.readPktSize.6.max=626.0

