Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/carry_skip_adder_isim_beh.exe -prj G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/carry_skip_adder_beh.prj work.carry_skip_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/../../csla/Csla/Full_Adder.vhd" into library work
Parsing VHDL file "G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/Multiplexer.vhd" into library work
Parsing VHDL file "G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/Cska.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture add of entity full_adder [full_adder_default]
Compiling architecture selection of entity multiplexer [multiplexer_default]
Compiling architecture cska of entity carry_skip_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable G:/Project/VHDL/Workplace/Adders/Raw/Cska/Cska_try/carry_skip_adder_isim_beh.exe
Fuse Memory Usage: 27712 KB
Fuse CPU Usage: 389 ms
