<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Fri Apr  4 15:28:38 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Fri Apr  4 15:28:39 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot; (library work)
@W: CG1337 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:44:11:44:14|Net sioc is not declared.
@W: CG1337 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:45:11:45:14|Net siod is not declared.
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v&quot; (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Fri Apr  4 15:28:39 2025

###########################################################]
###########################################################[
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot; (library work)
@W: CG1337 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:44:11:44:14|Net sioc is not declared.
@W: CG1337 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:45:11:45:14|Net siod is not declared.
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v&quot; (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v changed - recompiling
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8&apos;b00110000
	DIVF=16&apos;b0011011000110110
	DIVQ=8&apos;b00110101
	DELAY_PORT_WIDTH=32&apos;b00000000000000000000000000000100
	FEEDBACK_PATH=48&apos;b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8&apos;b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40&apos;b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8&apos;b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40&apos;b0100011001001001010110000100010101000100
	FDA_RELATIVE=8&apos;b00110000
	SHIFTREG_DIV_MODE=8&apos;b00110000
	PLLOUT_SELECT_PORTA=48&apos;b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48&apos;b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32&apos;b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8&apos;b00110000
	ENABLE_ICEGATE_PORTB=8&apos;b00110000
	FREQUENCY_PIN_REFERENCECLK=72&apos;b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot;:1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v&quot;:1:7:1:14|Synthesizing module sevenseg in library work.
Running optimization stage 1 on sevenseg .......
Finished optimization stage 1 on sevenseg (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:4:7:4:9|Synthesizing module top in library work.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:32:12:32:25|Removing wire CAMERA_DATA_IN, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:34:15:34:22|Removing wire rom_addr, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:35:16:35:23|Removing wire rom_dout, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:36:15:36:23|Removing wire SCCB_addr, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:37:15:37:23|Removing wire SCCB_data, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:38:9:38:18|Removing wire SCCB_start, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:39:9:39:18|Removing wire SCCB_ready, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:40:9:40:20|Removing wire SCCB_SIOC_oe, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:41:9:41:20|Removing wire SCCB_SIOD_oe, as there is no assignment to it.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:42:6:42:13|Removing wire fast_clk, as there is no assignment to it.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on sevenseg .......
Finished optimization stage 2 on sevenseg (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 .......
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:130:10:130:19|Input feedback_i is unused.
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Process completed successfully.
# Fri Apr  4 15:28:41 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr  4 15:28:41 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr  4 15:28:42 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr  4 15:28:43 2025

###########################################################]
# Fri Apr  4 15:28:44 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt 
See clock summary report &quot;Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt&quot;
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 189MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     38   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin        Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example      Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                -                 -            
                                                                                                                                                                      
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     38        my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     start_prev.C     -                 -            
======================================================================================================================================================================

@W: MT530 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v&quot;:10:4:10:9|Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 38 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
0 instances converted, 38 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  38                     count[15:0]         Clock Optimization not enabled
===========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 191MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Apr  4 15:28:46 2025

###########################################################]
Map &amp; Optimize Report

# Fri Apr  4 15:28:46 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: BZ173 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v&quot;:7:8:7:11|ROM count_display.segments_1[6:0] (in view: work.top(verilog)) mapped in logic.
@N: BZ173 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v&quot;:7:8:7:11|ROM count_display.segments_1[6:0] (in view: work.top(verilog)) mapped in logic.
@N: MO106 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v&quot;:7:8:7:11|Found ROM count_display.segments_1[6:0] (in view: work.top(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: MO231 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v&quot;:147:4:147:9|Found counter in view:work.top(verilog) instance count[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.21ns		  73 /        38
   2		0h:00m:00s		    -2.21ns		  73 /        38

   3		0h:00m:00s		    -2.21ns		  83 /        38


   4		0h:00m:00s		    -0.09ns		  85 /        38

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 194MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

@W: MT246 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v&quot;:124:8:124:13|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v&quot;:202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Apr  4 15:28:49 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.401

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     119.0 MHz     5.000         8.401         -3.401     inferred     Inferred_clkgroup_0_1
System                                                      200.0 MHz     249.9 MHz     5.000         4.002         0.999      system       system_clkgroup      
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       0.999   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -7.401  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -3.401  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                   Arrival           
Instance            Reference                                                   Type        Pin     Net        Time        Slack 
                    Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
vga_inst.col[0]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[0]     0.796       -7.401
vga_inst.col[1]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[1]     0.796       -7.391
vga_inst.col[2]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[2]     0.796       -7.349
vga_inst.col[3]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[3]     0.796       -7.256
vga_inst.col[4]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[4]     0.796       -5.389
vga_inst.col[7]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[7]     0.796       -5.389
vga_inst.col[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[5]     0.796       -5.358
vga_inst.col[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[8]     0.796       -5.317
vga_inst.row[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]     0.796       -5.296
vga_inst.row[6]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[6]     0.796       -5.286
=================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                                        Required           
Instance            Reference                                                   Type        Pin     Net             Time         Slack 
                    Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[0]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[0]        5.000        -7.401
RGB_obuf[1]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[1]        5.000        -7.401
RGB_obuf[2]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[2]        5.000        -7.401
RGB_obuf[3]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[3]        5.000        -7.401
RGB_obuf[4]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[4]        5.000        -7.401
RGB_obuf[5]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[5]        5.000        -7.401
VGA_HSYNC_obuf      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       VGA_HSYNC_c     5.000        -5.389
vga_inst.col[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[5]        4.845        -3.401
vga_inst.col[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[8]        4.845        -3.401
vga_inst.col[9]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[9]        4.845        -3.401
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.401
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.401

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[0] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.col[0]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[0]                         Net         -        -       1.599     -            5         
vga_inst.col_RNI2GO71_0[1]     LUT4        A        In      -         2.395 r      -         
vga_inst.col_RNI2GO71_0[1]     LUT4        Z        Out     0.569     2.963 f      -         
N_108                          Net         -        -       1.371     -            1         
vga_inst.col_RNIU6J52[5]       LUT4        A        In      -         4.334 f      -         
vga_inst.col_RNIU6J52[5]       LUT4        Z        Out     0.661     4.996 r      -         
N_120                          Net         -        -       1.371     -            2         
vga_inst.col_RNI37E33[7]       LUT4        A        In      -         6.367 r      -         
vga_inst.col_RNI37E33[7]       LUT4        Z        Out     0.661     7.028 r      -         
N_21                           Net         -        -       1.371     -            4         
RGB_obuf_RNO[4]                LUT4        A        In      -         8.399 r      -         
RGB_obuf_RNO[4]                LUT4        Z        Out     0.661     9.061 r      -         
RGB_c[4]                       Net         -        -       3.340     -            1         
RGB_obuf[4]                    OB          I        In      -         12.401 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.401 is 3.349(27.0%) logic and 9.052(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.401
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.401

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[0] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.col[0]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[0]                         Net         -        -       1.599     -            5         
vga_inst.col_RNI2GO71_0[1]     LUT4        A        In      -         2.395 r      -         
vga_inst.col_RNI2GO71_0[1]     LUT4        Z        Out     0.569     2.963 f      -         
N_108                          Net         -        -       1.371     -            1         
vga_inst.col_RNIU6J52[5]       LUT4        A        In      -         4.334 f      -         
vga_inst.col_RNIU6J52[5]       LUT4        Z        Out     0.661     4.996 r      -         
N_120                          Net         -        -       1.371     -            2         
vga_inst.col_RNI37E33[7]       LUT4        A        In      -         6.367 r      -         
vga_inst.col_RNI37E33[7]       LUT4        Z        Out     0.661     7.028 r      -         
N_21                           Net         -        -       1.371     -            4         
vga_inst.col_RNI794B3[7]       LUT4        A        In      -         8.399 r      -         
vga_inst.col_RNI794B3[7]       LUT4        Z        Out     0.661     9.061 r      -         
RGB_c[3]                       Net         -        -       3.340     -            1         
RGB_obuf[3]                    OB          I        In      -         12.401 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.401 is 3.349(27.0%) logic and 9.052(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.401
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.401

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[0] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.col[0]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[0]                         Net         -        -       1.599     -            5         
vga_inst.col_RNI2GO71_0[1]     LUT4        A        In      -         2.395 r      -         
vga_inst.col_RNI2GO71_0[1]     LUT4        Z        Out     0.569     2.963 f      -         
N_108                          Net         -        -       1.371     -            1         
vga_inst.col_RNIU6J52[5]       LUT4        A        In      -         4.334 f      -         
vga_inst.col_RNIU6J52[5]       LUT4        Z        Out     0.661     4.996 r      -         
N_120                          Net         -        -       1.371     -            2         
vga_inst.col_RNI37E33[7]       LUT4        A        In      -         6.367 r      -         
vga_inst.col_RNI37E33[7]       LUT4        Z        Out     0.661     7.028 r      -         
N_21                           Net         -        -       1.371     -            4         
vga_inst.col_RNI794B3_0[7]     LUT4        A        In      -         8.399 r      -         
vga_inst.col_RNI794B3_0[7]     LUT4        Z        Out     0.661     9.061 r      -         
RGB_c[2]                       Net         -        -       3.340     -            1         
RGB_obuf[2]                    OB          I        In      -         12.401 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.401 is 3.349(27.0%) logic and 9.052(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.401
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.401

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[0] / Q
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.col[0]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[0]                         Net         -        -       1.599     -            5         
vga_inst.col_RNI2GO71_0[1]     LUT4        A        In      -         2.395 r      -         
vga_inst.col_RNI2GO71_0[1]     LUT4        Z        Out     0.569     2.963 f      -         
N_108                          Net         -        -       1.371     -            1         
vga_inst.col_RNIU6J52[5]       LUT4        A        In      -         4.334 f      -         
vga_inst.col_RNIU6J52[5]       LUT4        Z        Out     0.661     4.996 r      -         
N_120                          Net         -        -       1.371     -            2         
vga_inst.col_RNI37E33[7]       LUT4        A        In      -         6.367 r      -         
vga_inst.col_RNI37E33[7]       LUT4        Z        Out     0.661     7.028 r      -         
N_21                           Net         -        -       1.371     -            4         
RGB_obuf_RNO[5]                LUT4        A        In      -         8.399 r      -         
RGB_obuf_RNO[5]                LUT4        Z        Out     0.661     9.061 r      -         
RGB_c[5]                       Net         -        -       3.340     -            1         
RGB_obuf[5]                    OB          I        In      -         12.401 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.401 is 3.349(27.0%) logic and 9.052(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.390
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.390

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[1] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.col[1]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[1]                         Net         -        -       1.599     -            3         
vga_inst.col_RNI2GO71_0[1]     LUT4        B        In      -         2.395 r      -         
vga_inst.col_RNI2GO71_0[1]     LUT4        Z        Out     0.558     2.953 f      -         
N_108                          Net         -        -       1.371     -            1         
vga_inst.col_RNIU6J52[5]       LUT4        A        In      -         4.324 f      -         
vga_inst.col_RNIU6J52[5]       LUT4        Z        Out     0.661     4.986 r      -         
N_120                          Net         -        -       1.371     -            2         
vga_inst.col_RNI37E33[7]       LUT4        A        In      -         6.356 r      -         
vga_inst.col_RNI37E33[7]       LUT4        Z        Out     0.661     7.018 r      -         
N_21                           Net         -        -       1.371     -            4         
RGB_obuf_RNO[4]                LUT4        A        In      -         8.389 r      -         
RGB_obuf_RNO[4]                LUT4        Z        Out     0.661     9.050 r      -         
RGB_c[4]                       Net         -        -       3.340     -            1         
RGB_obuf[4]                    OB          I        In      -         12.390 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.390 is 3.339(26.9%) logic and 9.052(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                 Arrival           
Instance                         Reference     Type       Pin          Net                Time        Slack 
                                 Clock                                                                      
------------------------------------------------------------------------------------------------------------
start_ibuf                       System        IB         O            start_c            0.000       -4.040
SPRAM1                           System        SP256K     DO[0]        address_out[0]     0.000       0.999 
SPRAM1                           System        SP256K     DO[1]        address_out[1]     0.000       1.071 
SPRAM1                           System        SP256K     DO[2]        address_out[2]     0.000       1.102 
SPRAM1                           System        SP256K     DO[3]        address_out[3]     0.000       1.102 
SPRAM1                           System        SP256K     DO[4]        address_out[4]     0.000       1.102 
SPRAM1                           System        SP256K     DO[5]        address_out[5]     0.000       1.102 
clk_12MHz_ibuf                   System        IB         O            clk_12MHz_c        0.000       5.000 
my_pll.lscc_pll_inst.u_PLL_B     System        PLL_B      INTFBOUT     intfbout_w         0.000       5.000 
============================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                     Required           
Instance     Reference     Type        Pin     Net        Time         Slack 
             Clock                                                           
-----------------------------------------------------------------------------
WR           System        FD1P3DZ     D       count9     4.845        -4.040
count[0]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[1]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[2]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[3]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[4]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[5]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[6]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[7]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[8]     System        FD1P3DZ     SP      count9     4.845        -4.040
=============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            WR / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
WR                     FD1P3DZ     D        In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[0]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[1] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[1]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[2] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[2]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[3] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[3]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          19 uses
FD1P3DZ         38 uses
PLL_B           1 use
SP256K          1 use
VHI             4 uses
VLO             4 uses
LUT4            51 uses

I/O ports: 17
I/O primitives: 17
IB             2 uses
OB             15 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 of 5280 (0%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 39

@S |Mapping Summary:
Total  LUTs: 51 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 195MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Apr  4 15:28:49 2025

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

