set ::env(PROJECT_NAME) ac97
set ::env(DESIGN_TOP) ac97_top
set ::env(DESIGN_DIR) RTL_Benchmark/controller/ac97/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/controller/ac97/rtl/verilog/ac97_top.v
set ::env(CLOCK_PORT) clk_i
set ::env(DOMAIN) controller
