Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ExecutionStage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ExecutionStage.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ExecutionStage"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ExecutionStage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v" into library work
Parsing module <SignExtender>.
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" into library work
Parsing module <RegFile>.
INFO:HDLCompiler:693 - "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" Line 47. parameter declaration becomes local in RegFile with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v" Line 41. parameter declaration becomes local in ALU with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v" into library work
Parsing module <ExecutionStage>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ExecutionStage>.

Elaborating module <RegFile>.
WARNING:HDLCompiler:413 - "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" Line 47: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <Mux>.

Elaborating module <ALU>.

Elaborating module <Shifter>.

Elaborating module <SignExtender>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ExecutionStage>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        ALUOPBITS = 3
        WIDTH = 32
WARNING:Xst:647 - Input <opCode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <functCode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RaWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RtSrcReg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ExecutionStage> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v".
        REGBITS = 5
        WIDTH = 32
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RAM<31><30>>.
    Found 1-bit register for signal <RAM<31><29>>.
    Found 1-bit register for signal <RAM<31><28>>.
    Found 1-bit register for signal <RAM<31><27>>.
    Found 1-bit register for signal <RAM<31><26>>.
    Found 1-bit register for signal <RAM<31><25>>.
    Found 1-bit register for signal <RAM<31><24>>.
    Found 1-bit register for signal <RAM<31><23>>.
    Found 1-bit register for signal <RAM<31><22>>.
    Found 1-bit register for signal <RAM<31><21>>.
    Found 1-bit register for signal <RAM<31><20>>.
    Found 1-bit register for signal <RAM<31><19>>.
    Found 1-bit register for signal <RAM<31><18>>.
    Found 1-bit register for signal <RAM<31><17>>.
    Found 1-bit register for signal <RAM<31><16>>.
    Found 1-bit register for signal <RAM<31><15>>.
    Found 1-bit register for signal <RAM<31><14>>.
    Found 1-bit register for signal <RAM<31><13>>.
    Found 1-bit register for signal <RAM<31><12>>.
    Found 1-bit register for signal <RAM<31><11>>.
    Found 1-bit register for signal <RAM<31><10>>.
    Found 1-bit register for signal <RAM<31><9>>.
    Found 1-bit register for signal <RAM<31><8>>.
    Found 1-bit register for signal <RAM<31><7>>.
    Found 1-bit register for signal <RAM<31><6>>.
    Found 1-bit register for signal <RAM<31><5>>.
    Found 1-bit register for signal <RAM<31><4>>.
    Found 1-bit register for signal <RAM<31><3>>.
    Found 1-bit register for signal <RAM<31><2>>.
    Found 1-bit register for signal <RAM<31><1>>.
    Found 1-bit register for signal <RAM<31><0>>.
    Found 1-bit register for signal <RAM<30><31>>.
    Found 1-bit register for signal <RAM<30><30>>.
    Found 1-bit register for signal <RAM<30><29>>.
    Found 1-bit register for signal <RAM<30><28>>.
    Found 1-bit register for signal <RAM<30><27>>.
    Found 1-bit register for signal <RAM<30><26>>.
    Found 1-bit register for signal <RAM<30><25>>.
    Found 1-bit register for signal <RAM<30><24>>.
    Found 1-bit register for signal <RAM<30><23>>.
    Found 1-bit register for signal <RAM<30><22>>.
    Found 1-bit register for signal <RAM<30><21>>.
    Found 1-bit register for signal <RAM<30><20>>.
    Found 1-bit register for signal <RAM<30><19>>.
    Found 1-bit register for signal <RAM<30><18>>.
    Found 1-bit register for signal <RAM<30><17>>.
    Found 1-bit register for signal <RAM<30><16>>.
    Found 1-bit register for signal <RAM<30><15>>.
    Found 1-bit register for signal <RAM<30><14>>.
    Found 1-bit register for signal <RAM<30><13>>.
    Found 1-bit register for signal <RAM<30><12>>.
    Found 1-bit register for signal <RAM<30><11>>.
    Found 1-bit register for signal <RAM<30><10>>.
    Found 1-bit register for signal <RAM<30><9>>.
    Found 1-bit register for signal <RAM<30><8>>.
    Found 1-bit register for signal <RAM<30><7>>.
    Found 1-bit register for signal <RAM<30><6>>.
    Found 1-bit register for signal <RAM<30><5>>.
    Found 1-bit register for signal <RAM<30><4>>.
    Found 1-bit register for signal <RAM<30><3>>.
    Found 1-bit register for signal <RAM<30><2>>.
    Found 1-bit register for signal <RAM<30><1>>.
    Found 1-bit register for signal <RAM<30><0>>.
    Found 1-bit register for signal <RAM<29><31>>.
    Found 1-bit register for signal <RAM<29><30>>.
    Found 1-bit register for signal <RAM<29><29>>.
    Found 1-bit register for signal <RAM<29><28>>.
    Found 1-bit register for signal <RAM<29><27>>.
    Found 1-bit register for signal <RAM<29><26>>.
    Found 1-bit register for signal <RAM<29><25>>.
    Found 1-bit register for signal <RAM<29><24>>.
    Found 1-bit register for signal <RAM<29><23>>.
    Found 1-bit register for signal <RAM<29><22>>.
    Found 1-bit register for signal <RAM<29><21>>.
    Found 1-bit register for signal <RAM<29><20>>.
    Found 1-bit register for signal <RAM<29><19>>.
    Found 1-bit register for signal <RAM<29><18>>.
    Found 1-bit register for signal <RAM<29><17>>.
    Found 1-bit register for signal <RAM<29><16>>.
    Found 1-bit register for signal <RAM<29><15>>.
    Found 1-bit register for signal <RAM<29><14>>.
    Found 1-bit register for signal <RAM<29><13>>.
    Found 1-bit register for signal <RAM<29><12>>.
    Found 1-bit register for signal <RAM<29><11>>.
    Found 1-bit register for signal <RAM<29><10>>.
    Found 1-bit register for signal <RAM<29><9>>.
    Found 1-bit register for signal <RAM<29><8>>.
    Found 1-bit register for signal <RAM<29><7>>.
    Found 1-bit register for signal <RAM<29><6>>.
    Found 1-bit register for signal <RAM<29><5>>.
    Found 1-bit register for signal <RAM<29><4>>.
    Found 1-bit register for signal <RAM<29><3>>.
    Found 1-bit register for signal <RAM<29><2>>.
    Found 1-bit register for signal <RAM<29><1>>.
    Found 1-bit register for signal <RAM<29><0>>.
    Found 1-bit register for signal <RAM<28><31>>.
    Found 1-bit register for signal <RAM<28><30>>.
    Found 1-bit register for signal <RAM<28><29>>.
    Found 1-bit register for signal <RAM<28><28>>.
    Found 1-bit register for signal <RAM<28><27>>.
    Found 1-bit register for signal <RAM<28><26>>.
    Found 1-bit register for signal <RAM<28><25>>.
    Found 1-bit register for signal <RAM<28><24>>.
    Found 1-bit register for signal <RAM<28><23>>.
    Found 1-bit register for signal <RAM<28><22>>.
    Found 1-bit register for signal <RAM<28><21>>.
    Found 1-bit register for signal <RAM<28><20>>.
    Found 1-bit register for signal <RAM<28><19>>.
    Found 1-bit register for signal <RAM<28><18>>.
    Found 1-bit register for signal <RAM<28><17>>.
    Found 1-bit register for signal <RAM<28><16>>.
    Found 1-bit register for signal <RAM<28><15>>.
    Found 1-bit register for signal <RAM<28><14>>.
    Found 1-bit register for signal <RAM<28><13>>.
    Found 1-bit register for signal <RAM<28><12>>.
    Found 1-bit register for signal <RAM<28><11>>.
    Found 1-bit register for signal <RAM<28><10>>.
    Found 1-bit register for signal <RAM<28><9>>.
    Found 1-bit register for signal <RAM<28><8>>.
    Found 1-bit register for signal <RAM<28><7>>.
    Found 1-bit register for signal <RAM<28><6>>.
    Found 1-bit register for signal <RAM<28><5>>.
    Found 1-bit register for signal <RAM<28><4>>.
    Found 1-bit register for signal <RAM<28><3>>.
    Found 1-bit register for signal <RAM<28><2>>.
    Found 1-bit register for signal <RAM<28><1>>.
    Found 1-bit register for signal <RAM<28><0>>.
    Found 1-bit register for signal <RAM<27><31>>.
    Found 1-bit register for signal <RAM<27><30>>.
    Found 1-bit register for signal <RAM<27><29>>.
    Found 1-bit register for signal <RAM<27><28>>.
    Found 1-bit register for signal <RAM<27><27>>.
    Found 1-bit register for signal <RAM<27><26>>.
    Found 1-bit register for signal <RAM<27><25>>.
    Found 1-bit register for signal <RAM<27><24>>.
    Found 1-bit register for signal <RAM<27><23>>.
    Found 1-bit register for signal <RAM<27><22>>.
    Found 1-bit register for signal <RAM<27><21>>.
    Found 1-bit register for signal <RAM<27><20>>.
    Found 1-bit register for signal <RAM<27><19>>.
    Found 1-bit register for signal <RAM<27><18>>.
    Found 1-bit register for signal <RAM<27><17>>.
    Found 1-bit register for signal <RAM<27><16>>.
    Found 1-bit register for signal <RAM<27><15>>.
    Found 1-bit register for signal <RAM<27><14>>.
    Found 1-bit register for signal <RAM<27><13>>.
    Found 1-bit register for signal <RAM<27><12>>.
    Found 1-bit register for signal <RAM<27><11>>.
    Found 1-bit register for signal <RAM<27><10>>.
    Found 1-bit register for signal <RAM<27><9>>.
    Found 1-bit register for signal <RAM<27><8>>.
    Found 1-bit register for signal <RAM<27><7>>.
    Found 1-bit register for signal <RAM<27><6>>.
    Found 1-bit register for signal <RAM<27><5>>.
    Found 1-bit register for signal <RAM<27><4>>.
    Found 1-bit register for signal <RAM<27><3>>.
    Found 1-bit register for signal <RAM<27><2>>.
    Found 1-bit register for signal <RAM<27><1>>.
    Found 1-bit register for signal <RAM<27><0>>.
    Found 1-bit register for signal <RAM<26><31>>.
    Found 1-bit register for signal <RAM<26><30>>.
    Found 1-bit register for signal <RAM<26><29>>.
    Found 1-bit register for signal <RAM<26><28>>.
    Found 1-bit register for signal <RAM<26><27>>.
    Found 1-bit register for signal <RAM<26><26>>.
    Found 1-bit register for signal <RAM<26><25>>.
    Found 1-bit register for signal <RAM<26><24>>.
    Found 1-bit register for signal <RAM<26><23>>.
    Found 1-bit register for signal <RAM<26><22>>.
    Found 1-bit register for signal <RAM<26><21>>.
    Found 1-bit register for signal <RAM<26><20>>.
    Found 1-bit register for signal <RAM<26><19>>.
    Found 1-bit register for signal <RAM<26><18>>.
    Found 1-bit register for signal <RAM<26><17>>.
    Found 1-bit register for signal <RAM<26><16>>.
    Found 1-bit register for signal <RAM<26><15>>.
    Found 1-bit register for signal <RAM<26><14>>.
    Found 1-bit register for signal <RAM<26><13>>.
    Found 1-bit register for signal <RAM<26><12>>.
    Found 1-bit register for signal <RAM<26><11>>.
    Found 1-bit register for signal <RAM<26><10>>.
    Found 1-bit register for signal <RAM<26><9>>.
    Found 1-bit register for signal <RAM<26><8>>.
    Found 1-bit register for signal <RAM<26><7>>.
    Found 1-bit register for signal <RAM<26><6>>.
    Found 1-bit register for signal <RAM<26><5>>.
    Found 1-bit register for signal <RAM<26><4>>.
    Found 1-bit register for signal <RAM<26><3>>.
    Found 1-bit register for signal <RAM<26><2>>.
    Found 1-bit register for signal <RAM<26><1>>.
    Found 1-bit register for signal <RAM<26><0>>.
    Found 1-bit register for signal <RAM<25><31>>.
    Found 1-bit register for signal <RAM<25><30>>.
    Found 1-bit register for signal <RAM<25><29>>.
    Found 1-bit register for signal <RAM<25><28>>.
    Found 1-bit register for signal <RAM<25><27>>.
    Found 1-bit register for signal <RAM<25><26>>.
    Found 1-bit register for signal <RAM<25><25>>.
    Found 1-bit register for signal <RAM<25><24>>.
    Found 1-bit register for signal <RAM<25><23>>.
    Found 1-bit register for signal <RAM<25><22>>.
    Found 1-bit register for signal <RAM<25><21>>.
    Found 1-bit register for signal <RAM<25><20>>.
    Found 1-bit register for signal <RAM<25><19>>.
    Found 1-bit register for signal <RAM<25><18>>.
    Found 1-bit register for signal <RAM<25><17>>.
    Found 1-bit register for signal <RAM<25><16>>.
    Found 1-bit register for signal <RAM<25><15>>.
    Found 1-bit register for signal <RAM<25><14>>.
    Found 1-bit register for signal <RAM<25><13>>.
    Found 1-bit register for signal <RAM<25><12>>.
    Found 1-bit register for signal <RAM<25><11>>.
    Found 1-bit register for signal <RAM<25><10>>.
    Found 1-bit register for signal <RAM<25><9>>.
    Found 1-bit register for signal <RAM<25><8>>.
    Found 1-bit register for signal <RAM<25><7>>.
    Found 1-bit register for signal <RAM<25><6>>.
    Found 1-bit register for signal <RAM<25><5>>.
    Found 1-bit register for signal <RAM<25><4>>.
    Found 1-bit register for signal <RAM<25><3>>.
    Found 1-bit register for signal <RAM<25><2>>.
    Found 1-bit register for signal <RAM<25><1>>.
    Found 1-bit register for signal <RAM<25><0>>.
    Found 1-bit register for signal <RAM<24><31>>.
    Found 1-bit register for signal <RAM<24><30>>.
    Found 1-bit register for signal <RAM<24><29>>.
    Found 1-bit register for signal <RAM<24><28>>.
    Found 1-bit register for signal <RAM<24><27>>.
    Found 1-bit register for signal <RAM<24><26>>.
    Found 1-bit register for signal <RAM<24><25>>.
    Found 1-bit register for signal <RAM<24><24>>.
    Found 1-bit register for signal <RAM<24><23>>.
    Found 1-bit register for signal <RAM<24><22>>.
    Found 1-bit register for signal <RAM<24><21>>.
    Found 1-bit register for signal <RAM<24><20>>.
    Found 1-bit register for signal <RAM<24><19>>.
    Found 1-bit register for signal <RAM<24><18>>.
    Found 1-bit register for signal <RAM<24><17>>.
    Found 1-bit register for signal <RAM<24><16>>.
    Found 1-bit register for signal <RAM<24><15>>.
    Found 1-bit register for signal <RAM<24><14>>.
    Found 1-bit register for signal <RAM<24><13>>.
    Found 1-bit register for signal <RAM<24><12>>.
    Found 1-bit register for signal <RAM<24><11>>.
    Found 1-bit register for signal <RAM<24><10>>.
    Found 1-bit register for signal <RAM<24><9>>.
    Found 1-bit register for signal <RAM<24><8>>.
    Found 1-bit register for signal <RAM<24><7>>.
    Found 1-bit register for signal <RAM<24><6>>.
    Found 1-bit register for signal <RAM<24><5>>.
    Found 1-bit register for signal <RAM<24><4>>.
    Found 1-bit register for signal <RAM<24><3>>.
    Found 1-bit register for signal <RAM<24><2>>.
    Found 1-bit register for signal <RAM<24><1>>.
    Found 1-bit register for signal <RAM<24><0>>.
    Found 1-bit register for signal <RAM<23><31>>.
    Found 1-bit register for signal <RAM<23><30>>.
    Found 1-bit register for signal <RAM<23><29>>.
    Found 1-bit register for signal <RAM<23><28>>.
    Found 1-bit register for signal <RAM<23><27>>.
    Found 1-bit register for signal <RAM<23><26>>.
    Found 1-bit register for signal <RAM<23><25>>.
    Found 1-bit register for signal <RAM<23><24>>.
    Found 1-bit register for signal <RAM<23><23>>.
    Found 1-bit register for signal <RAM<23><22>>.
    Found 1-bit register for signal <RAM<23><21>>.
    Found 1-bit register for signal <RAM<23><20>>.
    Found 1-bit register for signal <RAM<23><19>>.
    Found 1-bit register for signal <RAM<23><18>>.
    Found 1-bit register for signal <RAM<23><17>>.
    Found 1-bit register for signal <RAM<23><16>>.
    Found 1-bit register for signal <RAM<23><15>>.
    Found 1-bit register for signal <RAM<23><14>>.
    Found 1-bit register for signal <RAM<23><13>>.
    Found 1-bit register for signal <RAM<23><12>>.
    Found 1-bit register for signal <RAM<23><11>>.
    Found 1-bit register for signal <RAM<23><10>>.
    Found 1-bit register for signal <RAM<23><9>>.
    Found 1-bit register for signal <RAM<23><8>>.
    Found 1-bit register for signal <RAM<23><7>>.
    Found 1-bit register for signal <RAM<23><6>>.
    Found 1-bit register for signal <RAM<23><5>>.
    Found 1-bit register for signal <RAM<23><4>>.
    Found 1-bit register for signal <RAM<23><3>>.
    Found 1-bit register for signal <RAM<23><2>>.
    Found 1-bit register for signal <RAM<23><1>>.
    Found 1-bit register for signal <RAM<23><0>>.
    Found 1-bit register for signal <RAM<22><31>>.
    Found 1-bit register for signal <RAM<22><30>>.
    Found 1-bit register for signal <RAM<22><29>>.
    Found 1-bit register for signal <RAM<22><28>>.
    Found 1-bit register for signal <RAM<22><27>>.
    Found 1-bit register for signal <RAM<22><26>>.
    Found 1-bit register for signal <RAM<22><25>>.
    Found 1-bit register for signal <RAM<22><24>>.
    Found 1-bit register for signal <RAM<22><23>>.
    Found 1-bit register for signal <RAM<22><22>>.
    Found 1-bit register for signal <RAM<22><21>>.
    Found 1-bit register for signal <RAM<22><20>>.
    Found 1-bit register for signal <RAM<22><19>>.
    Found 1-bit register for signal <RAM<22><18>>.
    Found 1-bit register for signal <RAM<22><17>>.
    Found 1-bit register for signal <RAM<22><16>>.
    Found 1-bit register for signal <RAM<22><15>>.
    Found 1-bit register for signal <RAM<22><14>>.
    Found 1-bit register for signal <RAM<22><13>>.
    Found 1-bit register for signal <RAM<22><12>>.
    Found 1-bit register for signal <RAM<22><11>>.
    Found 1-bit register for signal <RAM<22><10>>.
    Found 1-bit register for signal <RAM<22><9>>.
    Found 1-bit register for signal <RAM<22><8>>.
    Found 1-bit register for signal <RAM<22><7>>.
    Found 1-bit register for signal <RAM<22><6>>.
    Found 1-bit register for signal <RAM<22><5>>.
    Found 1-bit register for signal <RAM<22><4>>.
    Found 1-bit register for signal <RAM<22><3>>.
    Found 1-bit register for signal <RAM<22><2>>.
    Found 1-bit register for signal <RAM<22><1>>.
    Found 1-bit register for signal <RAM<22><0>>.
    Found 1-bit register for signal <RAM<21><31>>.
    Found 1-bit register for signal <RAM<21><30>>.
    Found 1-bit register for signal <RAM<21><29>>.
    Found 1-bit register for signal <RAM<21><28>>.
    Found 1-bit register for signal <RAM<21><27>>.
    Found 1-bit register for signal <RAM<21><26>>.
    Found 1-bit register for signal <RAM<21><25>>.
    Found 1-bit register for signal <RAM<21><24>>.
    Found 1-bit register for signal <RAM<21><23>>.
    Found 1-bit register for signal <RAM<21><22>>.
    Found 1-bit register for signal <RAM<21><21>>.
    Found 1-bit register for signal <RAM<21><20>>.
    Found 1-bit register for signal <RAM<21><19>>.
    Found 1-bit register for signal <RAM<21><18>>.
    Found 1-bit register for signal <RAM<21><17>>.
    Found 1-bit register for signal <RAM<21><16>>.
    Found 1-bit register for signal <RAM<21><15>>.
    Found 1-bit register for signal <RAM<21><14>>.
    Found 1-bit register for signal <RAM<21><13>>.
    Found 1-bit register for signal <RAM<21><12>>.
    Found 1-bit register for signal <RAM<21><11>>.
    Found 1-bit register for signal <RAM<21><10>>.
    Found 1-bit register for signal <RAM<21><9>>.
    Found 1-bit register for signal <RAM<21><8>>.
    Found 1-bit register for signal <RAM<21><7>>.
    Found 1-bit register for signal <RAM<21><6>>.
    Found 1-bit register for signal <RAM<21><5>>.
    Found 1-bit register for signal <RAM<21><4>>.
    Found 1-bit register for signal <RAM<21><3>>.
    Found 1-bit register for signal <RAM<21><2>>.
    Found 1-bit register for signal <RAM<21><1>>.
    Found 1-bit register for signal <RAM<21><0>>.
    Found 1-bit register for signal <RAM<20><31>>.
    Found 1-bit register for signal <RAM<20><30>>.
    Found 1-bit register for signal <RAM<20><29>>.
    Found 1-bit register for signal <RAM<20><28>>.
    Found 1-bit register for signal <RAM<20><27>>.
    Found 1-bit register for signal <RAM<20><26>>.
    Found 1-bit register for signal <RAM<20><25>>.
    Found 1-bit register for signal <RAM<20><24>>.
    Found 1-bit register for signal <RAM<20><23>>.
    Found 1-bit register for signal <RAM<20><22>>.
    Found 1-bit register for signal <RAM<20><21>>.
    Found 1-bit register for signal <RAM<20><20>>.
    Found 1-bit register for signal <RAM<20><19>>.
    Found 1-bit register for signal <RAM<20><18>>.
    Found 1-bit register for signal <RAM<20><17>>.
    Found 1-bit register for signal <RAM<20><16>>.
    Found 1-bit register for signal <RAM<20><15>>.
    Found 1-bit register for signal <RAM<20><14>>.
    Found 1-bit register for signal <RAM<20><13>>.
    Found 1-bit register for signal <RAM<20><12>>.
    Found 1-bit register for signal <RAM<20><11>>.
    Found 1-bit register for signal <RAM<20><10>>.
    Found 1-bit register for signal <RAM<20><9>>.
    Found 1-bit register for signal <RAM<20><8>>.
    Found 1-bit register for signal <RAM<20><7>>.
    Found 1-bit register for signal <RAM<20><6>>.
    Found 1-bit register for signal <RAM<20><5>>.
    Found 1-bit register for signal <RAM<20><4>>.
    Found 1-bit register for signal <RAM<20><3>>.
    Found 1-bit register for signal <RAM<20><2>>.
    Found 1-bit register for signal <RAM<20><1>>.
    Found 1-bit register for signal <RAM<20><0>>.
    Found 1-bit register for signal <RAM<19><31>>.
    Found 1-bit register for signal <RAM<19><30>>.
    Found 1-bit register for signal <RAM<19><29>>.
    Found 1-bit register for signal <RAM<19><28>>.
    Found 1-bit register for signal <RAM<19><27>>.
    Found 1-bit register for signal <RAM<19><26>>.
    Found 1-bit register for signal <RAM<19><25>>.
    Found 1-bit register for signal <RAM<19><24>>.
    Found 1-bit register for signal <RAM<19><23>>.
    Found 1-bit register for signal <RAM<19><22>>.
    Found 1-bit register for signal <RAM<19><21>>.
    Found 1-bit register for signal <RAM<19><20>>.
    Found 1-bit register for signal <RAM<19><19>>.
    Found 1-bit register for signal <RAM<19><18>>.
    Found 1-bit register for signal <RAM<19><17>>.
    Found 1-bit register for signal <RAM<19><16>>.
    Found 1-bit register for signal <RAM<19><15>>.
    Found 1-bit register for signal <RAM<19><14>>.
    Found 1-bit register for signal <RAM<19><13>>.
    Found 1-bit register for signal <RAM<19><12>>.
    Found 1-bit register for signal <RAM<19><11>>.
    Found 1-bit register for signal <RAM<19><10>>.
    Found 1-bit register for signal <RAM<19><9>>.
    Found 1-bit register for signal <RAM<19><8>>.
    Found 1-bit register for signal <RAM<19><7>>.
    Found 1-bit register for signal <RAM<19><6>>.
    Found 1-bit register for signal <RAM<19><5>>.
    Found 1-bit register for signal <RAM<19><4>>.
    Found 1-bit register for signal <RAM<19><3>>.
    Found 1-bit register for signal <RAM<19><2>>.
    Found 1-bit register for signal <RAM<19><1>>.
    Found 1-bit register for signal <RAM<19><0>>.
    Found 1-bit register for signal <RAM<18><31>>.
    Found 1-bit register for signal <RAM<18><30>>.
    Found 1-bit register for signal <RAM<18><29>>.
    Found 1-bit register for signal <RAM<18><28>>.
    Found 1-bit register for signal <RAM<18><27>>.
    Found 1-bit register for signal <RAM<18><26>>.
    Found 1-bit register for signal <RAM<18><25>>.
    Found 1-bit register for signal <RAM<18><24>>.
    Found 1-bit register for signal <RAM<18><23>>.
    Found 1-bit register for signal <RAM<18><22>>.
    Found 1-bit register for signal <RAM<18><21>>.
    Found 1-bit register for signal <RAM<18><20>>.
    Found 1-bit register for signal <RAM<18><19>>.
    Found 1-bit register for signal <RAM<18><18>>.
    Found 1-bit register for signal <RAM<18><17>>.
    Found 1-bit register for signal <RAM<18><16>>.
    Found 1-bit register for signal <RAM<18><15>>.
    Found 1-bit register for signal <RAM<18><14>>.
    Found 1-bit register for signal <RAM<18><13>>.
    Found 1-bit register for signal <RAM<18><12>>.
    Found 1-bit register for signal <RAM<18><11>>.
    Found 1-bit register for signal <RAM<18><10>>.
    Found 1-bit register for signal <RAM<18><9>>.
    Found 1-bit register for signal <RAM<18><8>>.
    Found 1-bit register for signal <RAM<18><7>>.
    Found 1-bit register for signal <RAM<18><6>>.
    Found 1-bit register for signal <RAM<18><5>>.
    Found 1-bit register for signal <RAM<18><4>>.
    Found 1-bit register for signal <RAM<18><3>>.
    Found 1-bit register for signal <RAM<18><2>>.
    Found 1-bit register for signal <RAM<18><1>>.
    Found 1-bit register for signal <RAM<18><0>>.
    Found 1-bit register for signal <RAM<17><31>>.
    Found 1-bit register for signal <RAM<17><30>>.
    Found 1-bit register for signal <RAM<17><29>>.
    Found 1-bit register for signal <RAM<17><28>>.
    Found 1-bit register for signal <RAM<17><27>>.
    Found 1-bit register for signal <RAM<17><26>>.
    Found 1-bit register for signal <RAM<17><25>>.
    Found 1-bit register for signal <RAM<17><24>>.
    Found 1-bit register for signal <RAM<17><23>>.
    Found 1-bit register for signal <RAM<17><22>>.
    Found 1-bit register for signal <RAM<17><21>>.
    Found 1-bit register for signal <RAM<17><20>>.
    Found 1-bit register for signal <RAM<17><19>>.
    Found 1-bit register for signal <RAM<17><18>>.
    Found 1-bit register for signal <RAM<17><17>>.
    Found 1-bit register for signal <RAM<17><16>>.
    Found 1-bit register for signal <RAM<17><15>>.
    Found 1-bit register for signal <RAM<17><14>>.
    Found 1-bit register for signal <RAM<17><13>>.
    Found 1-bit register for signal <RAM<17><12>>.
    Found 1-bit register for signal <RAM<17><11>>.
    Found 1-bit register for signal <RAM<17><10>>.
    Found 1-bit register for signal <RAM<17><9>>.
    Found 1-bit register for signal <RAM<17><8>>.
    Found 1-bit register for signal <RAM<17><7>>.
    Found 1-bit register for signal <RAM<17><6>>.
    Found 1-bit register for signal <RAM<17><5>>.
    Found 1-bit register for signal <RAM<17><4>>.
    Found 1-bit register for signal <RAM<17><3>>.
    Found 1-bit register for signal <RAM<17><2>>.
    Found 1-bit register for signal <RAM<17><1>>.
    Found 1-bit register for signal <RAM<17><0>>.
    Found 1-bit register for signal <RAM<16><31>>.
    Found 1-bit register for signal <RAM<16><30>>.
    Found 1-bit register for signal <RAM<16><29>>.
    Found 1-bit register for signal <RAM<16><28>>.
    Found 1-bit register for signal <RAM<16><27>>.
    Found 1-bit register for signal <RAM<16><26>>.
    Found 1-bit register for signal <RAM<16><25>>.
    Found 1-bit register for signal <RAM<16><24>>.
    Found 1-bit register for signal <RAM<16><23>>.
    Found 1-bit register for signal <RAM<16><22>>.
    Found 1-bit register for signal <RAM<16><21>>.
    Found 1-bit register for signal <RAM<16><20>>.
    Found 1-bit register for signal <RAM<16><19>>.
    Found 1-bit register for signal <RAM<16><18>>.
    Found 1-bit register for signal <RAM<16><17>>.
    Found 1-bit register for signal <RAM<16><16>>.
    Found 1-bit register for signal <RAM<16><15>>.
    Found 1-bit register for signal <RAM<16><14>>.
    Found 1-bit register for signal <RAM<16><13>>.
    Found 1-bit register for signal <RAM<16><12>>.
    Found 1-bit register for signal <RAM<16><11>>.
    Found 1-bit register for signal <RAM<16><10>>.
    Found 1-bit register for signal <RAM<16><9>>.
    Found 1-bit register for signal <RAM<16><8>>.
    Found 1-bit register for signal <RAM<16><7>>.
    Found 1-bit register for signal <RAM<16><6>>.
    Found 1-bit register for signal <RAM<16><5>>.
    Found 1-bit register for signal <RAM<16><4>>.
    Found 1-bit register for signal <RAM<16><3>>.
    Found 1-bit register for signal <RAM<16><2>>.
    Found 1-bit register for signal <RAM<16><1>>.
    Found 1-bit register for signal <RAM<16><0>>.
    Found 1-bit register for signal <RAM<15><31>>.
    Found 1-bit register for signal <RAM<15><30>>.
    Found 1-bit register for signal <RAM<15><29>>.
    Found 1-bit register for signal <RAM<15><28>>.
    Found 1-bit register for signal <RAM<15><27>>.
    Found 1-bit register for signal <RAM<15><26>>.
    Found 1-bit register for signal <RAM<15><25>>.
    Found 1-bit register for signal <RAM<15><24>>.
    Found 1-bit register for signal <RAM<15><23>>.
    Found 1-bit register for signal <RAM<15><22>>.
    Found 1-bit register for signal <RAM<15><21>>.
    Found 1-bit register for signal <RAM<15><20>>.
    Found 1-bit register for signal <RAM<15><19>>.
    Found 1-bit register for signal <RAM<15><18>>.
    Found 1-bit register for signal <RAM<15><17>>.
    Found 1-bit register for signal <RAM<15><16>>.
    Found 1-bit register for signal <RAM<15><15>>.
    Found 1-bit register for signal <RAM<15><14>>.
    Found 1-bit register for signal <RAM<15><13>>.
    Found 1-bit register for signal <RAM<15><12>>.
    Found 1-bit register for signal <RAM<15><11>>.
    Found 1-bit register for signal <RAM<15><10>>.
    Found 1-bit register for signal <RAM<15><9>>.
    Found 1-bit register for signal <RAM<15><8>>.
    Found 1-bit register for signal <RAM<15><7>>.
    Found 1-bit register for signal <RAM<15><6>>.
    Found 1-bit register for signal <RAM<15><5>>.
    Found 1-bit register for signal <RAM<15><4>>.
    Found 1-bit register for signal <RAM<15><3>>.
    Found 1-bit register for signal <RAM<15><2>>.
    Found 1-bit register for signal <RAM<15><1>>.
    Found 1-bit register for signal <RAM<15><0>>.
    Found 1-bit register for signal <RAM<14><31>>.
    Found 1-bit register for signal <RAM<14><30>>.
    Found 1-bit register for signal <RAM<14><29>>.
    Found 1-bit register for signal <RAM<14><28>>.
    Found 1-bit register for signal <RAM<14><27>>.
    Found 1-bit register for signal <RAM<14><26>>.
    Found 1-bit register for signal <RAM<14><25>>.
    Found 1-bit register for signal <RAM<14><24>>.
    Found 1-bit register for signal <RAM<14><23>>.
    Found 1-bit register for signal <RAM<14><22>>.
    Found 1-bit register for signal <RAM<14><21>>.
    Found 1-bit register for signal <RAM<14><20>>.
    Found 1-bit register for signal <RAM<14><19>>.
    Found 1-bit register for signal <RAM<14><18>>.
    Found 1-bit register for signal <RAM<14><17>>.
    Found 1-bit register for signal <RAM<14><16>>.
    Found 1-bit register for signal <RAM<14><15>>.
    Found 1-bit register for signal <RAM<14><14>>.
    Found 1-bit register for signal <RAM<14><13>>.
    Found 1-bit register for signal <RAM<14><12>>.
    Found 1-bit register for signal <RAM<14><11>>.
    Found 1-bit register for signal <RAM<14><10>>.
    Found 1-bit register for signal <RAM<14><9>>.
    Found 1-bit register for signal <RAM<14><8>>.
    Found 1-bit register for signal <RAM<14><7>>.
    Found 1-bit register for signal <RAM<14><6>>.
    Found 1-bit register for signal <RAM<14><5>>.
    Found 1-bit register for signal <RAM<14><4>>.
    Found 1-bit register for signal <RAM<14><3>>.
    Found 1-bit register for signal <RAM<14><2>>.
    Found 1-bit register for signal <RAM<14><1>>.
    Found 1-bit register for signal <RAM<14><0>>.
    Found 1-bit register for signal <RAM<13><31>>.
    Found 1-bit register for signal <RAM<13><30>>.
    Found 1-bit register for signal <RAM<13><29>>.
    Found 1-bit register for signal <RAM<13><28>>.
    Found 1-bit register for signal <RAM<13><27>>.
    Found 1-bit register for signal <RAM<13><26>>.
    Found 1-bit register for signal <RAM<13><25>>.
    Found 1-bit register for signal <RAM<13><24>>.
    Found 1-bit register for signal <RAM<13><23>>.
    Found 1-bit register for signal <RAM<13><22>>.
    Found 1-bit register for signal <RAM<13><21>>.
    Found 1-bit register for signal <RAM<13><20>>.
    Found 1-bit register for signal <RAM<13><19>>.
    Found 1-bit register for signal <RAM<13><18>>.
    Found 1-bit register for signal <RAM<13><17>>.
    Found 1-bit register for signal <RAM<13><16>>.
    Found 1-bit register for signal <RAM<13><15>>.
    Found 1-bit register for signal <RAM<13><14>>.
    Found 1-bit register for signal <RAM<13><13>>.
    Found 1-bit register for signal <RAM<13><12>>.
    Found 1-bit register for signal <RAM<13><11>>.
    Found 1-bit register for signal <RAM<13><10>>.
    Found 1-bit register for signal <RAM<13><9>>.
    Found 1-bit register for signal <RAM<13><8>>.
    Found 1-bit register for signal <RAM<13><7>>.
    Found 1-bit register for signal <RAM<13><6>>.
    Found 1-bit register for signal <RAM<13><5>>.
    Found 1-bit register for signal <RAM<13><4>>.
    Found 1-bit register for signal <RAM<13><3>>.
    Found 1-bit register for signal <RAM<13><2>>.
    Found 1-bit register for signal <RAM<13><1>>.
    Found 1-bit register for signal <RAM<13><0>>.
    Found 1-bit register for signal <RAM<12><31>>.
    Found 1-bit register for signal <RAM<12><30>>.
    Found 1-bit register for signal <RAM<12><29>>.
    Found 1-bit register for signal <RAM<12><28>>.
    Found 1-bit register for signal <RAM<12><27>>.
    Found 1-bit register for signal <RAM<12><26>>.
    Found 1-bit register for signal <RAM<12><25>>.
    Found 1-bit register for signal <RAM<12><24>>.
    Found 1-bit register for signal <RAM<12><23>>.
    Found 1-bit register for signal <RAM<12><22>>.
    Found 1-bit register for signal <RAM<12><21>>.
    Found 1-bit register for signal <RAM<12><20>>.
    Found 1-bit register for signal <RAM<12><19>>.
    Found 1-bit register for signal <RAM<12><18>>.
    Found 1-bit register for signal <RAM<12><17>>.
    Found 1-bit register for signal <RAM<12><16>>.
    Found 1-bit register for signal <RAM<12><15>>.
    Found 1-bit register for signal <RAM<12><14>>.
    Found 1-bit register for signal <RAM<12><13>>.
    Found 1-bit register for signal <RAM<12><12>>.
    Found 1-bit register for signal <RAM<12><11>>.
    Found 1-bit register for signal <RAM<12><10>>.
    Found 1-bit register for signal <RAM<12><9>>.
    Found 1-bit register for signal <RAM<12><8>>.
    Found 1-bit register for signal <RAM<12><7>>.
    Found 1-bit register for signal <RAM<12><6>>.
    Found 1-bit register for signal <RAM<12><5>>.
    Found 1-bit register for signal <RAM<12><4>>.
    Found 1-bit register for signal <RAM<12><3>>.
    Found 1-bit register for signal <RAM<12><2>>.
    Found 1-bit register for signal <RAM<12><1>>.
    Found 1-bit register for signal <RAM<12><0>>.
    Found 1-bit register for signal <RAM<11><31>>.
    Found 1-bit register for signal <RAM<11><30>>.
    Found 1-bit register for signal <RAM<11><29>>.
    Found 1-bit register for signal <RAM<11><28>>.
    Found 1-bit register for signal <RAM<11><27>>.
    Found 1-bit register for signal <RAM<11><26>>.
    Found 1-bit register for signal <RAM<11><25>>.
    Found 1-bit register for signal <RAM<11><24>>.
    Found 1-bit register for signal <RAM<11><23>>.
    Found 1-bit register for signal <RAM<11><22>>.
    Found 1-bit register for signal <RAM<11><21>>.
    Found 1-bit register for signal <RAM<11><20>>.
    Found 1-bit register for signal <RAM<11><19>>.
    Found 1-bit register for signal <RAM<11><18>>.
    Found 1-bit register for signal <RAM<11><17>>.
    Found 1-bit register for signal <RAM<11><16>>.
    Found 1-bit register for signal <RAM<11><15>>.
    Found 1-bit register for signal <RAM<11><14>>.
    Found 1-bit register for signal <RAM<11><13>>.
    Found 1-bit register for signal <RAM<11><12>>.
    Found 1-bit register for signal <RAM<11><11>>.
    Found 1-bit register for signal <RAM<11><10>>.
    Found 1-bit register for signal <RAM<11><9>>.
    Found 1-bit register for signal <RAM<11><8>>.
    Found 1-bit register for signal <RAM<11><7>>.
    Found 1-bit register for signal <RAM<11><6>>.
    Found 1-bit register for signal <RAM<11><5>>.
    Found 1-bit register for signal <RAM<11><4>>.
    Found 1-bit register for signal <RAM<11><3>>.
    Found 1-bit register for signal <RAM<11><2>>.
    Found 1-bit register for signal <RAM<11><1>>.
    Found 1-bit register for signal <RAM<11><0>>.
    Found 1-bit register for signal <RAM<10><31>>.
    Found 1-bit register for signal <RAM<10><30>>.
    Found 1-bit register for signal <RAM<10><29>>.
    Found 1-bit register for signal <RAM<10><28>>.
    Found 1-bit register for signal <RAM<10><27>>.
    Found 1-bit register for signal <RAM<10><26>>.
    Found 1-bit register for signal <RAM<10><25>>.
    Found 1-bit register for signal <RAM<10><24>>.
    Found 1-bit register for signal <RAM<10><23>>.
    Found 1-bit register for signal <RAM<10><22>>.
    Found 1-bit register for signal <RAM<10><21>>.
    Found 1-bit register for signal <RAM<10><20>>.
    Found 1-bit register for signal <RAM<10><19>>.
    Found 1-bit register for signal <RAM<10><18>>.
    Found 1-bit register for signal <RAM<10><17>>.
    Found 1-bit register for signal <RAM<10><16>>.
    Found 1-bit register for signal <RAM<10><15>>.
    Found 1-bit register for signal <RAM<10><14>>.
    Found 1-bit register for signal <RAM<10><13>>.
    Found 1-bit register for signal <RAM<10><12>>.
    Found 1-bit register for signal <RAM<10><11>>.
    Found 1-bit register for signal <RAM<10><10>>.
    Found 1-bit register for signal <RAM<10><9>>.
    Found 1-bit register for signal <RAM<10><8>>.
    Found 1-bit register for signal <RAM<10><7>>.
    Found 1-bit register for signal <RAM<10><6>>.
    Found 1-bit register for signal <RAM<10><5>>.
    Found 1-bit register for signal <RAM<10><4>>.
    Found 1-bit register for signal <RAM<10><3>>.
    Found 1-bit register for signal <RAM<10><2>>.
    Found 1-bit register for signal <RAM<10><1>>.
    Found 1-bit register for signal <RAM<10><0>>.
    Found 1-bit register for signal <RAM<9><31>>.
    Found 1-bit register for signal <RAM<9><30>>.
    Found 1-bit register for signal <RAM<9><29>>.
    Found 1-bit register for signal <RAM<9><28>>.
    Found 1-bit register for signal <RAM<9><27>>.
    Found 1-bit register for signal <RAM<9><26>>.
    Found 1-bit register for signal <RAM<9><25>>.
    Found 1-bit register for signal <RAM<9><24>>.
    Found 1-bit register for signal <RAM<9><23>>.
    Found 1-bit register for signal <RAM<9><22>>.
    Found 1-bit register for signal <RAM<9><21>>.
    Found 1-bit register for signal <RAM<9><20>>.
    Found 1-bit register for signal <RAM<9><19>>.
    Found 1-bit register for signal <RAM<9><18>>.
    Found 1-bit register for signal <RAM<9><17>>.
    Found 1-bit register for signal <RAM<9><16>>.
    Found 1-bit register for signal <RAM<9><15>>.
    Found 1-bit register for signal <RAM<9><14>>.
    Found 1-bit register for signal <RAM<9><13>>.
    Found 1-bit register for signal <RAM<9><12>>.
    Found 1-bit register for signal <RAM<9><11>>.
    Found 1-bit register for signal <RAM<9><10>>.
    Found 1-bit register for signal <RAM<9><9>>.
    Found 1-bit register for signal <RAM<9><8>>.
    Found 1-bit register for signal <RAM<9><7>>.
    Found 1-bit register for signal <RAM<9><6>>.
    Found 1-bit register for signal <RAM<9><5>>.
    Found 1-bit register for signal <RAM<9><4>>.
    Found 1-bit register for signal <RAM<9><3>>.
    Found 1-bit register for signal <RAM<9><2>>.
    Found 1-bit register for signal <RAM<9><1>>.
    Found 1-bit register for signal <RAM<9><0>>.
    Found 1-bit register for signal <RAM<8><31>>.
    Found 1-bit register for signal <RAM<8><30>>.
    Found 1-bit register for signal <RAM<8><29>>.
    Found 1-bit register for signal <RAM<8><28>>.
    Found 1-bit register for signal <RAM<8><27>>.
    Found 1-bit register for signal <RAM<8><26>>.
    Found 1-bit register for signal <RAM<8><25>>.
    Found 1-bit register for signal <RAM<8><24>>.
    Found 1-bit register for signal <RAM<8><23>>.
    Found 1-bit register for signal <RAM<8><22>>.
    Found 1-bit register for signal <RAM<8><21>>.
    Found 1-bit register for signal <RAM<8><20>>.
    Found 1-bit register for signal <RAM<8><19>>.
    Found 1-bit register for signal <RAM<8><18>>.
    Found 1-bit register for signal <RAM<8><17>>.
    Found 1-bit register for signal <RAM<8><16>>.
    Found 1-bit register for signal <RAM<8><15>>.
    Found 1-bit register for signal <RAM<8><14>>.
    Found 1-bit register for signal <RAM<8><13>>.
    Found 1-bit register for signal <RAM<8><12>>.
    Found 1-bit register for signal <RAM<8><11>>.
    Found 1-bit register for signal <RAM<8><10>>.
    Found 1-bit register for signal <RAM<8><9>>.
    Found 1-bit register for signal <RAM<8><8>>.
    Found 1-bit register for signal <RAM<8><7>>.
    Found 1-bit register for signal <RAM<8><6>>.
    Found 1-bit register for signal <RAM<8><5>>.
    Found 1-bit register for signal <RAM<8><4>>.
    Found 1-bit register for signal <RAM<8><3>>.
    Found 1-bit register for signal <RAM<8><2>>.
    Found 1-bit register for signal <RAM<8><1>>.
    Found 1-bit register for signal <RAM<8><0>>.
    Found 1-bit register for signal <RAM<7><31>>.
    Found 1-bit register for signal <RAM<7><30>>.
    Found 1-bit register for signal <RAM<7><29>>.
    Found 1-bit register for signal <RAM<7><28>>.
    Found 1-bit register for signal <RAM<7><27>>.
    Found 1-bit register for signal <RAM<7><26>>.
    Found 1-bit register for signal <RAM<7><25>>.
    Found 1-bit register for signal <RAM<7><24>>.
    Found 1-bit register for signal <RAM<7><23>>.
    Found 1-bit register for signal <RAM<7><22>>.
    Found 1-bit register for signal <RAM<7><21>>.
    Found 1-bit register for signal <RAM<7><20>>.
    Found 1-bit register for signal <RAM<7><19>>.
    Found 1-bit register for signal <RAM<7><18>>.
    Found 1-bit register for signal <RAM<7><17>>.
    Found 1-bit register for signal <RAM<7><16>>.
    Found 1-bit register for signal <RAM<7><15>>.
    Found 1-bit register for signal <RAM<7><14>>.
    Found 1-bit register for signal <RAM<7><13>>.
    Found 1-bit register for signal <RAM<7><12>>.
    Found 1-bit register for signal <RAM<7><11>>.
    Found 1-bit register for signal <RAM<7><10>>.
    Found 1-bit register for signal <RAM<7><9>>.
    Found 1-bit register for signal <RAM<7><8>>.
    Found 1-bit register for signal <RAM<7><7>>.
    Found 1-bit register for signal <RAM<7><6>>.
    Found 1-bit register for signal <RAM<7><5>>.
    Found 1-bit register for signal <RAM<7><4>>.
    Found 1-bit register for signal <RAM<7><3>>.
    Found 1-bit register for signal <RAM<7><2>>.
    Found 1-bit register for signal <RAM<7><1>>.
    Found 1-bit register for signal <RAM<7><0>>.
    Found 1-bit register for signal <RAM<6><31>>.
    Found 1-bit register for signal <RAM<6><30>>.
    Found 1-bit register for signal <RAM<6><29>>.
    Found 1-bit register for signal <RAM<6><28>>.
    Found 1-bit register for signal <RAM<6><27>>.
    Found 1-bit register for signal <RAM<6><26>>.
    Found 1-bit register for signal <RAM<6><25>>.
    Found 1-bit register for signal <RAM<6><24>>.
    Found 1-bit register for signal <RAM<6><23>>.
    Found 1-bit register for signal <RAM<6><22>>.
    Found 1-bit register for signal <RAM<6><21>>.
    Found 1-bit register for signal <RAM<6><20>>.
    Found 1-bit register for signal <RAM<6><19>>.
    Found 1-bit register for signal <RAM<6><18>>.
    Found 1-bit register for signal <RAM<6><17>>.
    Found 1-bit register for signal <RAM<6><16>>.
    Found 1-bit register for signal <RAM<6><15>>.
    Found 1-bit register for signal <RAM<6><14>>.
    Found 1-bit register for signal <RAM<6><13>>.
    Found 1-bit register for signal <RAM<6><12>>.
    Found 1-bit register for signal <RAM<6><11>>.
    Found 1-bit register for signal <RAM<6><10>>.
    Found 1-bit register for signal <RAM<6><9>>.
    Found 1-bit register for signal <RAM<6><8>>.
    Found 1-bit register for signal <RAM<6><7>>.
    Found 1-bit register for signal <RAM<6><6>>.
    Found 1-bit register for signal <RAM<6><5>>.
    Found 1-bit register for signal <RAM<6><4>>.
    Found 1-bit register for signal <RAM<6><3>>.
    Found 1-bit register for signal <RAM<6><2>>.
    Found 1-bit register for signal <RAM<6><1>>.
    Found 1-bit register for signal <RAM<6><0>>.
    Found 1-bit register for signal <RAM<5><31>>.
    Found 1-bit register for signal <RAM<5><30>>.
    Found 1-bit register for signal <RAM<5><29>>.
    Found 1-bit register for signal <RAM<5><28>>.
    Found 1-bit register for signal <RAM<5><27>>.
    Found 1-bit register for signal <RAM<5><26>>.
    Found 1-bit register for signal <RAM<5><25>>.
    Found 1-bit register for signal <RAM<5><24>>.
    Found 1-bit register for signal <RAM<5><23>>.
    Found 1-bit register for signal <RAM<5><22>>.
    Found 1-bit register for signal <RAM<5><21>>.
    Found 1-bit register for signal <RAM<5><20>>.
    Found 1-bit register for signal <RAM<5><19>>.
    Found 1-bit register for signal <RAM<5><18>>.
    Found 1-bit register for signal <RAM<5><17>>.
    Found 1-bit register for signal <RAM<5><16>>.
    Found 1-bit register for signal <RAM<5><15>>.
    Found 1-bit register for signal <RAM<5><14>>.
    Found 1-bit register for signal <RAM<5><13>>.
    Found 1-bit register for signal <RAM<5><12>>.
    Found 1-bit register for signal <RAM<5><11>>.
    Found 1-bit register for signal <RAM<5><10>>.
    Found 1-bit register for signal <RAM<5><9>>.
    Found 1-bit register for signal <RAM<5><8>>.
    Found 1-bit register for signal <RAM<5><7>>.
    Found 1-bit register for signal <RAM<5><6>>.
    Found 1-bit register for signal <RAM<5><5>>.
    Found 1-bit register for signal <RAM<5><4>>.
    Found 1-bit register for signal <RAM<5><3>>.
    Found 1-bit register for signal <RAM<5><2>>.
    Found 1-bit register for signal <RAM<5><1>>.
    Found 1-bit register for signal <RAM<5><0>>.
    Found 1-bit register for signal <RAM<4><31>>.
    Found 1-bit register for signal <RAM<4><30>>.
    Found 1-bit register for signal <RAM<4><29>>.
    Found 1-bit register for signal <RAM<4><28>>.
    Found 1-bit register for signal <RAM<4><27>>.
    Found 1-bit register for signal <RAM<4><26>>.
    Found 1-bit register for signal <RAM<4><25>>.
    Found 1-bit register for signal <RAM<4><24>>.
    Found 1-bit register for signal <RAM<4><23>>.
    Found 1-bit register for signal <RAM<4><22>>.
    Found 1-bit register for signal <RAM<4><21>>.
    Found 1-bit register for signal <RAM<4><20>>.
    Found 1-bit register for signal <RAM<4><19>>.
    Found 1-bit register for signal <RAM<4><18>>.
    Found 1-bit register for signal <RAM<4><17>>.
    Found 1-bit register for signal <RAM<4><16>>.
    Found 1-bit register for signal <RAM<4><15>>.
    Found 1-bit register for signal <RAM<4><14>>.
    Found 1-bit register for signal <RAM<4><13>>.
    Found 1-bit register for signal <RAM<4><12>>.
    Found 1-bit register for signal <RAM<4><11>>.
    Found 1-bit register for signal <RAM<4><10>>.
    Found 1-bit register for signal <RAM<4><9>>.
    Found 1-bit register for signal <RAM<4><8>>.
    Found 1-bit register for signal <RAM<4><7>>.
    Found 1-bit register for signal <RAM<4><6>>.
    Found 1-bit register for signal <RAM<4><5>>.
    Found 1-bit register for signal <RAM<4><4>>.
    Found 1-bit register for signal <RAM<4><3>>.
    Found 1-bit register for signal <RAM<4><2>>.
    Found 1-bit register for signal <RAM<4><1>>.
    Found 1-bit register for signal <RAM<4><0>>.
    Found 1-bit register for signal <RAM<3><31>>.
    Found 1-bit register for signal <RAM<3><30>>.
    Found 1-bit register for signal <RAM<3><29>>.
    Found 1-bit register for signal <RAM<3><28>>.
    Found 1-bit register for signal <RAM<3><27>>.
    Found 1-bit register for signal <RAM<3><26>>.
    Found 1-bit register for signal <RAM<3><25>>.
    Found 1-bit register for signal <RAM<3><24>>.
    Found 1-bit register for signal <RAM<3><23>>.
    Found 1-bit register for signal <RAM<3><22>>.
    Found 1-bit register for signal <RAM<3><21>>.
    Found 1-bit register for signal <RAM<3><20>>.
    Found 1-bit register for signal <RAM<3><19>>.
    Found 1-bit register for signal <RAM<3><18>>.
    Found 1-bit register for signal <RAM<3><17>>.
    Found 1-bit register for signal <RAM<3><16>>.
    Found 1-bit register for signal <RAM<3><15>>.
    Found 1-bit register for signal <RAM<3><14>>.
    Found 1-bit register for signal <RAM<3><13>>.
    Found 1-bit register for signal <RAM<3><12>>.
    Found 1-bit register for signal <RAM<3><11>>.
    Found 1-bit register for signal <RAM<3><10>>.
    Found 1-bit register for signal <RAM<3><9>>.
    Found 1-bit register for signal <RAM<3><8>>.
    Found 1-bit register for signal <RAM<3><7>>.
    Found 1-bit register for signal <RAM<3><6>>.
    Found 1-bit register for signal <RAM<3><5>>.
    Found 1-bit register for signal <RAM<3><4>>.
    Found 1-bit register for signal <RAM<3><3>>.
    Found 1-bit register for signal <RAM<3><2>>.
    Found 1-bit register for signal <RAM<3><1>>.
    Found 1-bit register for signal <RAM<3><0>>.
    Found 1-bit register for signal <RAM<2><31>>.
    Found 1-bit register for signal <RAM<2><30>>.
    Found 1-bit register for signal <RAM<2><29>>.
    Found 1-bit register for signal <RAM<2><28>>.
    Found 1-bit register for signal <RAM<2><27>>.
    Found 1-bit register for signal <RAM<2><26>>.
    Found 1-bit register for signal <RAM<2><25>>.
    Found 1-bit register for signal <RAM<2><24>>.
    Found 1-bit register for signal <RAM<2><23>>.
    Found 1-bit register for signal <RAM<2><22>>.
    Found 1-bit register for signal <RAM<2><21>>.
    Found 1-bit register for signal <RAM<2><20>>.
    Found 1-bit register for signal <RAM<2><19>>.
    Found 1-bit register for signal <RAM<2><18>>.
    Found 1-bit register for signal <RAM<2><17>>.
    Found 1-bit register for signal <RAM<2><16>>.
    Found 1-bit register for signal <RAM<2><15>>.
    Found 1-bit register for signal <RAM<2><14>>.
    Found 1-bit register for signal <RAM<2><13>>.
    Found 1-bit register for signal <RAM<2><12>>.
    Found 1-bit register for signal <RAM<2><11>>.
    Found 1-bit register for signal <RAM<2><10>>.
    Found 1-bit register for signal <RAM<2><9>>.
    Found 1-bit register for signal <RAM<2><8>>.
    Found 1-bit register for signal <RAM<2><7>>.
    Found 1-bit register for signal <RAM<2><6>>.
    Found 1-bit register for signal <RAM<2><5>>.
    Found 1-bit register for signal <RAM<2><4>>.
    Found 1-bit register for signal <RAM<2><3>>.
    Found 1-bit register for signal <RAM<2><2>>.
    Found 1-bit register for signal <RAM<2><1>>.
    Found 1-bit register for signal <RAM<2><0>>.
    Found 1-bit register for signal <RAM<1><31>>.
    Found 1-bit register for signal <RAM<1><30>>.
    Found 1-bit register for signal <RAM<1><29>>.
    Found 1-bit register for signal <RAM<1><28>>.
    Found 1-bit register for signal <RAM<1><27>>.
    Found 1-bit register for signal <RAM<1><26>>.
    Found 1-bit register for signal <RAM<1><25>>.
    Found 1-bit register for signal <RAM<1><24>>.
    Found 1-bit register for signal <RAM<1><23>>.
    Found 1-bit register for signal <RAM<1><22>>.
    Found 1-bit register for signal <RAM<1><21>>.
    Found 1-bit register for signal <RAM<1><20>>.
    Found 1-bit register for signal <RAM<1><19>>.
    Found 1-bit register for signal <RAM<1><18>>.
    Found 1-bit register for signal <RAM<1><17>>.
    Found 1-bit register for signal <RAM<1><16>>.
    Found 1-bit register for signal <RAM<1><15>>.
    Found 1-bit register for signal <RAM<1><14>>.
    Found 1-bit register for signal <RAM<1><13>>.
    Found 1-bit register for signal <RAM<1><12>>.
    Found 1-bit register for signal <RAM<1><11>>.
    Found 1-bit register for signal <RAM<1><10>>.
    Found 1-bit register for signal <RAM<1><9>>.
    Found 1-bit register for signal <RAM<1><8>>.
    Found 1-bit register for signal <RAM<1><7>>.
    Found 1-bit register for signal <RAM<1><6>>.
    Found 1-bit register for signal <RAM<1><5>>.
    Found 1-bit register for signal <RAM<1><4>>.
    Found 1-bit register for signal <RAM<1><3>>.
    Found 1-bit register for signal <RAM<1><2>>.
    Found 1-bit register for signal <RAM<1><1>>.
    Found 1-bit register for signal <RAM<1><0>>.
    Found 1-bit register for signal <RAM<0><31>>.
    Found 1-bit register for signal <RAM<0><30>>.
    Found 1-bit register for signal <RAM<0><29>>.
    Found 1-bit register for signal <RAM<0><28>>.
    Found 1-bit register for signal <RAM<0><27>>.
    Found 1-bit register for signal <RAM<0><26>>.
    Found 1-bit register for signal <RAM<0><25>>.
    Found 1-bit register for signal <RAM<0><24>>.
    Found 1-bit register for signal <RAM<0><23>>.
    Found 1-bit register for signal <RAM<0><22>>.
    Found 1-bit register for signal <RAM<0><21>>.
    Found 1-bit register for signal <RAM<0><20>>.
    Found 1-bit register for signal <RAM<0><19>>.
    Found 1-bit register for signal <RAM<0><18>>.
    Found 1-bit register for signal <RAM<0><17>>.
    Found 1-bit register for signal <RAM<0><16>>.
    Found 1-bit register for signal <RAM<0><15>>.
    Found 1-bit register for signal <RAM<0><14>>.
    Found 1-bit register for signal <RAM<0><13>>.
    Found 1-bit register for signal <RAM<0><12>>.
    Found 1-bit register for signal <RAM<0><11>>.
    Found 1-bit register for signal <RAM<0><10>>.
    Found 1-bit register for signal <RAM<0><9>>.
    Found 1-bit register for signal <RAM<0><8>>.
    Found 1-bit register for signal <RAM<0><7>>.
    Found 1-bit register for signal <RAM<0><6>>.
    Found 1-bit register for signal <RAM<0><5>>.
    Found 1-bit register for signal <RAM<0><4>>.
    Found 1-bit register for signal <RAM<0><3>>.
    Found 1-bit register for signal <RAM<0><2>>.
    Found 1-bit register for signal <RAM<0><1>>.
    Found 1-bit register for signal <RAM<0><0>>.
    Found 1-bit register for signal <RAM<31><31>>.
    Found 32-bit 32-to-1 multiplexer for signal <Rs[4]_RAM[31][31]_wide_mux_36_OUT> created at line 64.
    Found 32-bit 32-to-1 multiplexer for signal <Rt[4]_RAM[31][31]_wide_mux_39_OUT> created at line 65.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v".
        ALUOPBITS = 3
        REGBITS = 5
        WIDTH = 32
    Found 32-bit subtractor for signal <diff> created at line 61.
    Found 33-bit adder for signal <n0047> created at line 52.
    Found 1-bit adder for signal <n0039> created at line 67.
    Found 32x32-bit multiplier for signal <n0036> created at line 112.
    Found 32-bit 8-to-1 multiplexer for signal <aluop[2]_diff[31]_wide_mux_11_OUT> created at line 85.
    Found 32-bit comparator greater for signal <L> created at line 70
    Found 32-bit comparator greater for signal <N> created at line 73
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Shifter>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Shifter.v".
        WIDTH = 32
    Found 32-bit adder for signal <shiftmag> created at line 34.
    Found 32-bit shifter logical right for signal <arg[31]_shiftmag[31]_shift_right_5_OUT[31:0]> created at line 47
    Found 32-bit shifter logical left for signal <arg[31]_shiftamount[31]_shift_left_8_OUT[31:0]> created at line 54
    Found 32-bit shifter arithmetic right for signal <arg[31]_shiftmag[31]_shift_right_9_OUT[31:0]> created at line 58
    Found 32-bit comparator lessequal for signal <n0005> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Shifter> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "C:\Users\u0791587\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v".
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <SignExtender> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Registers                                            : 32
 32-bit register                                       : 32
# Comparators                                          : 3
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 24
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 3
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 86
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00363> of sequential type is unconnected in block <ALU>.

Optimizing unit <ExecutionStage> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <Shifter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ExecutionStage, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ExecutionStage.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1784
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 67
#      LUT4                        : 182
#      LUT5                        : 172
#      LUT6                        : 1093
#      MUXCY                       : 124
#      MUXF7                       : 46
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 1024
#      FDE_1                       : 992
#      FDR_1                       : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 274
#      IBUF                        : 141
#      OBUF                        : 133
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  18224     5%  
 Number of Slice LUTs:                 1516  out of   9112    16%  
    Number used as Logic:              1516  out of   9112    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2468
   Number with an unused Flip Flop:    1444  out of   2468    58%  
   Number with an unused LUT:           952  out of   2468    38%  
   Number of fully used LUT-FF pairs:    72  out of   2468     2%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         316
 Number of bonded IOBs:                 275  out of    232   118% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     32     9%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.026ns (Maximum Frequency: 62.397MHz)
   Minimum input arrival time before clock: 18.750ns
   Maximum output required time after clock: 19.319ns
   Maximum combinational path delay: 22.043ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.026ns (frequency: 62.397MHz)
  Total number of paths / destination ports: 1280961536 / 1024
-------------------------------------------------------------------------
Delay:               16.026ns (Levels of Logic = 7)
  Source:            regfile/RAM_165 (FF)
  Destination:       regfile/RAM_3131 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regfile/RAM_165 to regfile/RAM_3131
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.864  regfile/RAM_165 (regfile/RAM_165)
     LUT6:I2->O            1   0.203   0.827  regfile/mux7_81 (regfile/mux7_81)
     LUT6:I2->O            3   0.203   0.755  regfile/mux7_3 (regfile/mux7_3)
     LUT4:I2->O           16   0.203   1.004  regfile/Mmux_RsData81 (RsData<16>)
     DSP48A1:A16->P47     18   4.560   1.049  alu/Mmult_n0036 (alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  alu/Mmult_n00361 (alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P14    3   2.264   0.651  alu/Mmult_n00362 (alu/n0036<31>)
     LUT6:I5->O           17   0.205   0.000  RaWriteEnMUX/Mmux_out252 (writeData<31>)
     FDE_1:D                   0.102          regfile/RAM_31
    ----------------------------------------
    Total                     16.026ns (10.876ns logic, 5.150ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1082005024 / 2048
-------------------------------------------------------------------------
Offset:              18.750ns (Levels of Logic = 7)
  Source:            Rs<0> (PAD)
  Destination:       regfile/RAM_3131 (FF)
  Destination Clock: clk rising

  Data Path: Rs<0> to regfile/RAM_3131
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.222   2.413  Rs_0_IBUF (Rs_0_IBUF)
     LUT5:I0->O          123   0.203   2.185  regfile/out1 (regfile/Rs[4]_reduce_or_36_o)
     LUT4:I0->O           16   0.203   1.004  regfile/Mmux_RsData210 (RsData<10>)
     DSP48A1:A10->P47     18   4.560   1.049  alu/Mmult_n0036 (alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  alu/Mmult_n00361 (alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P14    3   2.264   0.651  alu/Mmult_n00362 (alu/n0036<31>)
     LUT6:I5->O           17   0.205   0.000  RaWriteEnMUX/Mmux_out252 (writeData<31>)
     FDE_1:D                   0.102          regfile/RAM_31
    ----------------------------------------
    Total                     18.750ns (11.448ns logic, 7.302ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 39514048 / 101
-------------------------------------------------------------------------
Offset:              19.319ns (Levels of Logic = 8)
  Source:            regfile/RAM_165 (FF)
  Destination:       memAddr<31> (PAD)
  Source Clock:      clk rising

  Data Path: regfile/RAM_165 to memAddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.864  regfile/RAM_165 (regfile/RAM_165)
     LUT6:I2->O            1   0.203   0.827  regfile/mux7_81 (regfile/mux7_81)
     LUT6:I2->O            3   0.203   0.755  regfile/mux7_3 (regfile/mux7_3)
     LUT4:I2->O           16   0.203   1.004  regfile/Mmux_RsData81 (RsData<16>)
     DSP48A1:A16->P47     18   4.560   1.049  alu/Mmult_n0036 (alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  alu/Mmult_n00361 (alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P14    3   2.264   0.898  alu/Mmult_n00362 (alu/n0036<31>)
     LUT6:I2->O            1   0.203   0.579  memSrcMUX/Mmux_out2512 (memAddr_31_OBUF)
     OBUF:I->O                 2.571          memAddr_31_OBUF (memAddr<31>)
    ----------------------------------------
    Total                     19.319ns (13.343ns logic, 5.976ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33359087 / 101
-------------------------------------------------------------------------
Delay:               22.043ns (Levels of Logic = 8)
  Source:            Rs<0> (PAD)
  Destination:       memAddr<31> (PAD)

  Data Path: Rs<0> to memAddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.222   2.413  Rs_0_IBUF (Rs_0_IBUF)
     LUT5:I0->O          123   0.203   2.185  regfile/out1 (regfile/Rs[4]_reduce_or_36_o)
     LUT4:I0->O           16   0.203   1.004  regfile/Mmux_RsData210 (RsData<10>)
     DSP48A1:A10->P47     18   4.560   1.049  alu/Mmult_n0036 (alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  alu/Mmult_n00361 (alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P14    3   2.264   0.898  alu/Mmult_n00362 (alu/n0036<31>)
     LUT6:I2->O            1   0.203   0.579  memSrcMUX/Mmux_out2512 (memAddr_31_OBUF)
     OBUF:I->O                 2.571          memAddr_31_OBUF (memAddr<31>)
    ----------------------------------------
    Total                     22.043ns (13.915ns logic, 8.128ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.026|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.26 secs
 
--> 

Total memory usage is 273452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

