
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001275                       # Number of seconds simulated
sim_ticks                                  1275443571                       # Number of ticks simulated
final_tick                                 1275443571                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222924                       # Simulator instruction rate (inst/s)
host_op_rate                                   222923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              129138093                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694720                       # Number of bytes of host memory used
host_seconds                                     9.88                       # Real time elapsed on the host
sim_insts                                     2201719                       # Number of instructions simulated
sim_ops                                       2201719                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             623296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        80448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           80448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         96894918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        296656009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9734653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5369112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           953394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4716790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1003572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5519648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           602143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5268755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          2207859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4365540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          3261610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5218577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           351250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3913932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           301072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3913932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           250893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3612861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1254466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5218577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1103930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4766969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           250893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5218577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2157681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4817148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           752679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5068041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           451608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3512503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             488689593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     96894918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9734653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       953394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1003572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       602143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      2207859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      3261610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       351250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       301072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       250893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1254466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1103930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       250893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2157681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       752679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       451608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121532621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63074527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63074527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63074527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        96894918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       296656009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9734653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5369112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          953394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4716790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1003572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5519648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          602143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5268755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         2207859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4365540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         3261610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5218577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          351250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3913932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          301072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3913932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          250893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3612861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1254466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5218577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1103930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4766969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          250893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5218577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2157681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4817148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          752679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5068041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          451608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3512503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551764120                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132227                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73580                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5683                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88532                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66328                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.919803                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26424                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               87                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3665                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2898                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            767                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182026                       # DTB read hits
system.cpu00.dtb.read_misses                      627                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 182653                       # DTB read accesses
system.cpu00.dtb.write_hits                    127810                       # DTB write hits
system.cpu00.dtb.write_misses                    1088                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128898                       # DTB write accesses
system.cpu00.dtb.data_hits                     309836                       # DTB hits
system.cpu00.dtb.data_misses                     1715                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311551                       # DTB accesses
system.cpu00.itb.fetch_hits                    149004                       # ITB hits
system.cpu00.itb.fetch_misses                     157                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149161                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2107                       # Number of system calls
system.cpu00.numCycles                        1031012                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            83004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1187926                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132227                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95650                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      726584                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12740                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                565                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6228                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          654                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149004                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2610                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           823405                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.442700                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.713226                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 605840     73.58%     73.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16360      1.99%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17499      2.13%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17004      2.07%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38022      4.62%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15669      1.90%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18844      2.29%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11277      1.37%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82890     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             823405                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128250                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.152194                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  90188                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              566219                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129016                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33346                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4636                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26392                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1764                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123248                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7264                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4636                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 106027                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 90328                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220871                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146639                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              254904                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104294                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2794                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22647                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2201                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               219576                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757041                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1367784                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1209653                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155844                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668747                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88294                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4047                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1669                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149137                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179480                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135266                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32028                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12294                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2733                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952434                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1692                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       823405                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.156702                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.926054                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            524471     63.70%     63.70% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             74364      9.03%     72.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60888      7.39%     80.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45504      5.53%     85.65% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43773      5.32%     90.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28565      3.47%     94.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26685      3.24%     97.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11485      1.39%     99.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7670      0.93%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        823405                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4956     15.98%     15.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.21%     29.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  79      0.25%     29.44% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.44% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.44% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5855     18.87%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9795     31.57%     79.88% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6241     20.12%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550507     57.80%     57.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35719      3.75%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37110      3.90%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             185891     19.52%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130394     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952434                       # Type of FU issued
system.cpu00.iq.rate                         0.923786                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31023                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032572                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2517520                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          948348                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813050                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243468                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123390                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116996                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858403                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125054                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21322                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18537                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15751                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          217                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4636                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22812                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               58903                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078050                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1457                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179480                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135266                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1570                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  134                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               58660                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1586                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3102                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4688                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945007                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              182667                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7427                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107509                       # number of nop insts executed
system.cpu00.iew.exec_refs                     311574                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110256                       # Number of branches executed
system.cpu00.iew.exec_stores                   128907                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.916582                       # Inst execution rate
system.cpu00.iew.wb_sent                       933580                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930046                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545264                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776975                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.902071                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701778                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105061                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3949                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       806850                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.200180                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.301903                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       558946     69.28%     69.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51503      6.38%     75.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        50990      6.32%     81.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29956      3.71%     85.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35285      4.37%     90.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8930      1.11%     91.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12857      1.59%     92.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4982      0.62%     93.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53401      6.62%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       806850                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968365                       # Number of instructions committed
system.cpu00.commit.committedOps               968365                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280458                       # Number of memory references committed
system.cpu00.commit.loads                      160943                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100080                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791899                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22214                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98600     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503148     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161975     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119516     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968365                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53401                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1822884                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2163550                       # The number of ROB writes
system.cpu00.timesIdled                          1454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        207607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      69458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869765                       # Number of Instructions Simulated
system.cpu00.committedOps                      869765                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.185391                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.185391                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.843603                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.843603                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141279                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612153                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151828                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102916                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4727                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2248                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14920                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.094726                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224025                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14984                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.950948                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26575870                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.094726                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.985855                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.985855                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1099052                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1099052                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       138808                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        138808                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        83119                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        83119                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          881                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          881                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1102                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       221927                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         221927                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       221927                       # number of overall hits
system.cpu00.dcache.overall_hits::total        221927                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11482                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11482                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35275                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35275                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          303                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          303                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           19                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46757                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46757                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46757                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46757                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    461182326                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    461182326                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5442822062                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5442822062                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3063237                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3063237                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       373198                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       373198                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5904004388                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5904004388                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5904004388                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5904004388                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150290                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150290                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118394                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118394                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268684                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268684                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268684                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268684                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076399                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076399                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.297946                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.297946                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.255912                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.255912                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016949                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016949                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174022                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174022                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174022                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174022                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 40165.678976                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 40165.678976                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 154296.869227                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 154296.869227                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10109.693069                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10109.693069                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        19642                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        19642                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 126269.957183                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 126269.957183                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 126269.957183                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 126269.957183                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       162289                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3385                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    47.943575                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10787                       # number of writebacks
system.cpu00.dcache.writebacks::total           10787                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3615                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3615                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28145                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28145                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          134                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31760                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31760                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31760                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31760                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7867                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7867                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7130                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7130                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          169                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        14997                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        14997                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        14997                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        14997                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    261403178                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    261403178                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1154113516                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1154113516                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1486997                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1486997                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       351177                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       351177                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1415516694                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1415516694                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1415516694                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1415516694                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052345                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052345                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060223                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060223                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142736                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142736                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016949                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055816                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055816                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055816                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055816                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 33227.809584                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 33227.809584                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 161867.253296                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 161867.253296                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8798.798817                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8798.798817                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        18483                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        18483                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 94386.656931                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 94386.656931                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 94386.656931                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 94386.656931                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7388                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.568957                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140054                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7900                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.728354                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       784248940                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.568957                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921033                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921033                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305894                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305894                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140054                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140054                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140054                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140054                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140054                       # number of overall hits
system.cpu00.icache.overall_hits::total        140054                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8943                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8943                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8943                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8943                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8943                       # number of overall misses
system.cpu00.icache.overall_misses::total         8943                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    673252655                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    673252655                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    673252655                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    673252655                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    673252655                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    673252655                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148997                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148997                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148997                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148997                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148997                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148997                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060021                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060021                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060021                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060021                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060021                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060021                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 75282.640613                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 75282.640613                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 75282.640613                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 75282.640613                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 75282.640613                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 75282.640613                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1283                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    44.241379                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7388                       # number of writebacks
system.cpu00.icache.writebacks::total            7388                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1043                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1043                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1043                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1043                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1043                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1043                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7900                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7900                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7900                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7900                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7900                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7900                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    488350431                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    488350431                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    488350431                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    488350431                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    488350431                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    488350431                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053021                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053021                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053021                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053021                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053021                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053021                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61816.510253                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61816.510253                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61816.510253                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61816.510253                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61816.510253                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61816.510253                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 34007                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27950                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1335                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24382                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 17671                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           72.475597                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2603                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      25049                       # DTB read hits
system.cpu01.dtb.read_misses                      406                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  25455                       # DTB read accesses
system.cpu01.dtb.write_hits                      6687                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6713                       # DTB write accesses
system.cpu01.dtb.data_hits                      31736                       # DTB hits
system.cpu01.dtb.data_misses                      432                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  32168                       # DTB accesses
system.cpu01.itb.fetch_hits                     30899                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 30966                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         148201                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       186058                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     34007                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            20278                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       54183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2937                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        49916                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2304                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   30899                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 582                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           120226                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.547569                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.595170                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  82721     68.80%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1642      1.37%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2467      2.05%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6806      5.66%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   9101      7.57%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    952      0.79%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6517      5.42%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1362      1.13%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8658      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             120226                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.229465                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.255444                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13822                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               22728                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   30767                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1992                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1001                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2759                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 479                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               170673                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1932                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1001                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15127                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8861                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        11564                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   31354                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2403                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               166292                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  393                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  960                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  237                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            110033                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              199478                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         186706                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12765                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               88288                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  21745                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              341                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6667                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              25779                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              8268                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1417                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1096                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   142534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               523                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  137621                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             426                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         24135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        11782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       120226                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.144686                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.024874                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             83234     69.23%     69.23% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4107      3.42%     72.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8735      7.27%     79.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7404      6.16%     86.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3317      2.76%     88.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3260      2.71%     91.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7859      6.54%     98.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1370      1.14%     99.22% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               940      0.78%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        120226                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1137     37.30%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  80      2.62%     39.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                317     10.40%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     50.33% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  974     31.96%     82.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 540     17.72%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               99496     72.30%     72.30% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                185      0.13%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2920      2.12%     74.56% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.56% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.56% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.41%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.96% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              26036     18.92%     94.88% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              7045      5.12%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               137621                       # Type of FU issued
system.cpu01.iq.rate                         0.928610                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3048                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.022148                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           375061                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          153784                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       123357                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23881                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13444                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10377                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               128379                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12286                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            694                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4235                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2747                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1000                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1001                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3474                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1876                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            160665                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             239                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               25779                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               8268                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              289                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1837                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          280                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          726                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1006                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              135888                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               25455                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1733                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       17608                       # number of nop insts executed
system.cpu01.iew.exec_refs                      32168                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  28826                       # Number of branches executed
system.cpu01.iew.exec_stores                     6713                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.916917                       # Inst execution rate
system.cpu01.iew.wb_sent                       134549                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      133734                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   78595                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   94052                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.902383                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.835655                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         24808                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             868                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        66534                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.019674                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.834927                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35895     53.95%     53.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7866     11.82%     65.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3114      4.68%     70.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1359      2.04%     72.50% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1751      2.63%     75.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         5499      8.26%     83.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          631      0.95%     84.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5431      8.16%     92.50% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4988      7.50%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        66534                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             134377                       # Number of instructions committed
system.cpu01.commit.committedOps               134377                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        27065                       # Number of memory references committed
system.cpu01.commit.loads                       21544                       # Number of loads committed
system.cpu01.commit.membars                       166                       # Number of memory barriers committed
system.cpu01.commit.branches                    26012                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  114002                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1558                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        15459     11.50%     11.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          86765     64.57%     76.07% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.09%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.14%     78.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.43%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         21710     16.16%     95.88% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         5530      4.12%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          134377                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4988                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     219405                       # The number of ROB reads
system.cpu01.rob.rob_writes                    322140                       # The number of ROB writes
system.cpu01.timesIdled                           275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         27975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     952268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    118922                       # Number of Instructions Simulated
system.cpu01.committedOps                      118922                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.246203                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.246203                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.802437                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.802437                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 170229                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 92227                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11113                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   530                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  231                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             791                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.976545                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             26318                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             850                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           30.962353                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1135415509                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.976545                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.327759                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.327759                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          116945                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         116945                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        21326                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         21326                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4583                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4583                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           89                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           70                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        25909                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          25909                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        25909                       # number of overall hits
system.cpu01.dcache.overall_hits::total         25909                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1984                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1984                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          834                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          834                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           51                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           33                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2818                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2818                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2818                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2818                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    113884499                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    113884499                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     81999186                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     81999186                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1223904                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1223904                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       402173                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       402173                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        31293                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        31293                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    195883685                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    195883685                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    195883685                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    195883685                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        23310                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        23310                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        28727                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        28727                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        28727                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        28727                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.085114                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.085114                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.153960                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.153960                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.364286                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.364286                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.320388                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.320388                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.098096                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.098096                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.098096                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.098096                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 57401.461190                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 57401.461190                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 98320.366906                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 98320.366906                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 23998.117647                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 23998.117647                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12187.060606                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12187.060606                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 69511.598652                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 69511.598652                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 69511.598652                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 69511.598652                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2479                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.319672                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          413                       # number of writebacks
system.cpu01.dcache.writebacks::total             413                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1118                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1118                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1665                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1665                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1665                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1665                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          866                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          866                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          287                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          287                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           34                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           33                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1153                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1153                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1153                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1153                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     37622299                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     37622299                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     22281762                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     22281762                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       345382                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       345382                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       365085                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       365085                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        30134                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        30134                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     59904061                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     59904061                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     59904061                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     59904061                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.037151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.037151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.052981                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.052981                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.242857                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.242857                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.320388                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.320388                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.040136                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.040136                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.040136                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.040136                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 43443.763279                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 43443.763279                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 77636.801394                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 77636.801394                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10158.294118                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10158.294118                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 11063.181818                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 11063.181818                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 51954.953166                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 51954.953166                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 51954.953166                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 51954.953166                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             494                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.594400                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             29698                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             981                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           30.273191                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.594400                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237489                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237489                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           62777                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          62777                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        29698                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         29698                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        29698                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          29698                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        29698                       # number of overall hits
system.cpu01.icache.overall_hits::total         29698                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1200                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1200                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1200                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1200                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1200                       # number of overall misses
system.cpu01.icache.overall_misses::total         1200                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     94213951                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     94213951                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     94213951                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     94213951                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     94213951                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     94213951                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        30898                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        30898                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        30898                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        30898                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        30898                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        30898                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.038837                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.038837                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.038837                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.038837                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.038837                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.038837                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 78511.625833                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 78511.625833                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 78511.625833                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 78511.625833                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 78511.625833                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 78511.625833                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     8.142857                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          494                       # number of writebacks
system.cpu01.icache.writebacks::total             494                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          219                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          219                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          219                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          981                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          981                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          981                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          981                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          981                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          981                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     68291757                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     68291757                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     68291757                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     68291757                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     68291757                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     68291757                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.031750                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.031750                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.031750                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.031750                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.031750                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.031750                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 69614.431193                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 69614.431193                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 69614.431193                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 69614.431193                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 69614.431193                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 69614.431193                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 30756                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           25001                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1196                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              24186                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 15826                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           65.434549                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2521                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      22689                       # DTB read hits
system.cpu02.dtb.read_misses                      367                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  23056                       # DTB read accesses
system.cpu02.dtb.write_hits                      6252                       # DTB write hits
system.cpu02.dtb.write_misses                      29                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6281                       # DTB write accesses
system.cpu02.dtb.data_hits                      28941                       # DTB hits
system.cpu02.dtb.data_misses                      396                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  29337                       # DTB accesses
system.cpu02.itb.fetch_hits                     27730                       # ITB hits
system.cpu02.itb.fetch_misses                      65                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 27795                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          71848                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       169860                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     30756                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            18352                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       51013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2635                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1978                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   27730                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 480                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            64044                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.652239                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.941955                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  29752     46.46%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1614      2.52%     48.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2449      3.82%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   5987      9.35%     62.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   8325     13.00%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    857      1.34%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5610      8.76%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1458      2.28%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7992     12.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              64044                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.428070                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.364158                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11235                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               22029                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   27963                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1915                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  892                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2617                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 440                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               155529                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1775                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  892                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12486                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8260                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10770                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   28524                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3102                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               151661                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 441                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  468                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1304                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  493                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            100817                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              183220                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         170446                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12768                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               81120                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  19697                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              326                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          301                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6768                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              23266                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7643                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1430                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            905                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   130159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               492                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  126040                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             332                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         21730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        10261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        64044                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.968022                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.318093                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             30019     46.87%     46.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3852      6.01%     52.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              7979     12.46%     65.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              6654     10.39%     75.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3241      5.06%     80.80% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3284      5.13%     85.92% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7079     11.05%     96.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1078      1.68%     98.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               858      1.34%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         64044                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1076     36.95%     36.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  90      3.09%     40.04% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     40.04% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     40.04% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                339     11.64%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     51.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  924     31.73%     83.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 483     16.59%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               90867     72.09%     72.10% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                177      0.14%     72.24% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     72.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2928      2.32%     74.56% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     74.56% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     74.56% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1927      1.53%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.09% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              23579     18.71%     94.80% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              6558      5.20%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               126040                       # Type of FU issued
system.cpu02.iq.rate                         1.754259                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2912                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.023104                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           295375                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          138907                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       112062                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23993                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13512                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               116589                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12359                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            690                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3810                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2402                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1026                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  892                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3063                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1460                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            146571                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               23266                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7643                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              270                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1438                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          658                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                929                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              124471                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               23056                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1569                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       15920                       # number of nop insts executed
system.cpu02.iew.exec_refs                      29337                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  26055                       # Number of branches executed
system.cpu02.iew.exec_stores                     6281                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.732421                       # Inst execution rate
system.cpu02.iew.wb_sent                       123183                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      122461                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   72014                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   86801                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.704445                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.829645                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         22528                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             771                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        60669                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.024362                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.836307                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        32679     53.86%     53.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         7005     11.55%     65.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3010      4.96%     70.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1295      2.13%     72.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1784      2.94%     75.45% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4790      7.90%     83.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          659      1.09%     84.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4710      7.76%     92.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4737      7.81%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        60669                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             122816                       # Number of instructions committed
system.cpu02.commit.committedOps               122816                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        24697                       # Number of memory references committed
system.cpu02.commit.loads                       19456                       # Number of loads committed
system.cpu02.commit.membars                       152                       # Number of memory barriers committed
system.cpu02.commit.branches                    23473                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  104040                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1555                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        13899     11.32%     11.32% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          79147     64.44%     75.76% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.09%     75.85% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.85% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.34%     78.20% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.20% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.20% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.56%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         19608     15.97%     95.73% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5249      4.27%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          122816                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4737                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     200132                       # The number of ROB reads
system.cpu02.rob.rob_writes                    294040                       # The number of ROB writes
system.cpu02.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     979197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    108921                       # Number of Instructions Simulated
system.cpu02.committedOps                      108921                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.659634                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.659634                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.515992                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.515992                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 156192                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 84020                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   484                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  229                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             746                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.849018                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             23718                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             805                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           29.463354                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       855322297                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.849018                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.310141                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.310141                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          106255                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         106255                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        19051                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         19051                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4356                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4356                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           87                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           64                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        23407                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          23407                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        23407                       # number of overall hits
system.cpu02.dcache.overall_hits::total         23407                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1899                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1899                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          784                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          784                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           41                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           33                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2683                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2683                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2683                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2683                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    113803369                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    113803369                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     84953465                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     84953465                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1310829                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1310829                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       392901                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       392901                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        38247                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        38247                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    198756834                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    198756834                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    198756834                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    198756834                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        20950                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        20950                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5140                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5140                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        26090                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        26090                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        26090                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        26090                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.090644                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.090644                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.152529                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.152529                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.320312                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.320312                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.340206                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.340206                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.102836                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.102836                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.102836                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.102836                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 59928.051080                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 59928.051080                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 108359.011480                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 108359.011480                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 31971.439024                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 31971.439024                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11906.090909                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11906.090909                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 74080.072307                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 74080.072307                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 74080.072307                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 74080.072307                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2563                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    18.845588                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          385                       # number of writebacks
system.cpu02.dcache.writebacks::total             385                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1092                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          547                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           15                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1639                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1639                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1639                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1639                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          807                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          807                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          237                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          237                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           26                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           33                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1044                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1044                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1044                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1044                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     35876845                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     35876845                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     21738187                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     21738187                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       504165                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       504165                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       356972                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       356972                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        35929                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        35929                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     57615032                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     57615032                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     57615032                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     57615032                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.038520                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.038520                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.046109                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.046109                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.203125                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.203125                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.340206                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.340206                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.040015                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.040015                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.040015                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.040015                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 44457.057001                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 44457.057001                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 91722.308017                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 91722.308017                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 19390.961538                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19390.961538                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10817.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10817.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 55186.812261                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 55186.812261                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 55186.812261                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 55186.812261                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             404                       # number of replacements
system.cpu02.icache.tags.tagsinuse         115.326843                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             26708                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             878                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           30.419134                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   115.326843                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.225248                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.225248                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           56332                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          56332                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        26708                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         26708                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        26708                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          26708                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        26708                       # number of overall hits
system.cpu02.icache.overall_hits::total         26708                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1019                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1019                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1019                       # number of overall misses
system.cpu02.icache.overall_misses::total         1019                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     40560363                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     40560363                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     40560363                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     40560363                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     40560363                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     40560363                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        27727                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        27727                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        27727                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        27727                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        27727                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        27727                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.036751                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.036751                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.036751                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.036751                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.036751                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.036751                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 39804.085378                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 39804.085378                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 39804.085378                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 39804.085378                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 39804.085378                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 39804.085378                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          404                       # number of writebacks
system.cpu02.icache.writebacks::total             404                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          141                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          141                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          878                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          878                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          878                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          878                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          878                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          878                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     29808320                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     29808320                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     29808320                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     29808320                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     29808320                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     29808320                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.031666                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.031666                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.031666                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.031666                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.031666                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.031666                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 33950.250569                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 33950.250569                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 33950.250569                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 33950.250569                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 33950.250569                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 33950.250569                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 23881                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           19511                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1023                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              17256                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 11429                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           66.232035                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1872                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      18341                       # DTB read hits
system.cpu03.dtb.read_misses                      393                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  18734                       # DTB read accesses
system.cpu03.dtb.write_hits                      6200                       # DTB write hits
system.cpu03.dtb.write_misses                      35                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6235                       # DTB write accesses
system.cpu03.dtb.data_hits                      24541                       # DTB hits
system.cpu03.dtb.data_misses                      428                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  24969                       # DTB accesses
system.cpu03.itb.fetch_hits                     19991                       # ITB hits
system.cpu03.itb.fetch_misses                      72                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 20063                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         118422                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             7942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       140742                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     23881                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            13301                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       49208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2269                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        50228                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1889                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   19991                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 441                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           110599                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.272543                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.510463                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  83739     75.71%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1131      1.02%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2110      1.91%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3755      3.40%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   6101      5.52%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    559      0.51%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3349      3.03%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2007      1.81%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7848      7.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             110599                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.201660                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.188478                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   9700                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               27556                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   20409                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1941                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  765                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1964                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 382                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               127596                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1587                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  765                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  10887                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8388                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        15897                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   21068                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3366                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               124421                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  715                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1364                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  424                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             84124                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              156821                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         144119                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12696                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               67391                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  16733                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              421                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          396                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7376                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              18823                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              7382                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            1941                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1935                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   108367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               701                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  104728                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             319                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         18745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         9436                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       110599                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.946916                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.903505                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             82770     74.84%     74.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4013      3.63%     78.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              5130      4.64%     83.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              4514      4.08%     87.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3690      3.34%     90.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3226      2.92%     93.44% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5522      4.99%     98.43% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               981      0.89%     99.32% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               753      0.68%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        110599                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1042     29.54%     29.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     29.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     29.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  93      2.64%     32.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     32.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     32.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                333      9.44%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     41.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1410     39.98%     81.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 649     18.40%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               74007     70.67%     70.67% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                186      0.18%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2914      2.78%     73.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      1.84%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.47% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              19285     18.41%     93.88% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6405      6.12%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               104728                       # Type of FU issued
system.cpu03.iq.rate                         0.884363                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3527                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.033678                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           299799                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          114461                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        91338                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24102                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13380                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10385                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                95834                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12417                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            301                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         3072                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1959                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  765                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3191                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1113                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            120555                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             222                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               18823                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               7382                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              383                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1080                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          190                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                762                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              103584                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               18734                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1144                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       11487                       # number of nop insts executed
system.cpu03.iew.exec_refs                      24969                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  19873                       # Number of branches executed
system.cpu03.iew.exec_stores                     6235                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.874702                       # Inst execution rate
system.cpu03.iew.wb_sent                       102380                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      101723                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   58267                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   73277                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.858987                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.795161                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         19587                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             654                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        57386                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.750078                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.704814                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        34018     59.28%     59.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5669      9.88%     69.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2805      4.89%     74.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1395      2.43%     76.48% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2393      4.17%     80.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2921      5.09%     85.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          679      1.18%     86.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3333      5.81%     92.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4173      7.27%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        57386                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             100430                       # Number of instructions committed
system.cpu03.commit.committedOps               100430                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        21174                       # Number of memory references committed
system.cpu03.commit.loads                       15751                       # Number of loads committed
system.cpu03.commit.membars                       261                       # Number of memory barriers committed
system.cpu03.commit.branches                    17739                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   85184                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1186                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        10111     10.07%     10.07% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          63968     63.69%     73.76% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.11%     73.88% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.87%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.91%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         16012     15.94%     94.60% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5426      5.40%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          100430                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4173                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     172073                       # The number of ROB reads
system.cpu03.rob.rob_writes                    243013                       # The number of ROB writes
system.cpu03.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     982047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     90323                       # Number of Instructions Simulated
system.cpu03.committedOps                       90323                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.311095                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.311095                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.762721                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.762721                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 133037                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 68886                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   474                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             604                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.557554                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             19852                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             663                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           29.942685                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1121397404                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.557554                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.289962                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.289962                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           91113                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          91113                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        14989                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         14989                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4402                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4402                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           50                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           31                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        19391                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          19391                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        19391                       # number of overall hits
system.cpu03.dcache.overall_hits::total         19391                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2055                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2055                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          969                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          969                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           24                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           19                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3024                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3024                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3024                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3024                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    127696302                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    127696302                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     91411408                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     91411408                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       819413                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       819413                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       172691                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       172691                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        18544                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        18544                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    219107710                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    219107710                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    219107710                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    219107710                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        17044                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        17044                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5371                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5371                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        22415                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        22415                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        22415                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        22415                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.120570                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.120570                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.180413                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.180413                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.380000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.380000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.134910                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.134910                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.134910                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.134910                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 62139.319708                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 62139.319708                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 94335.818369                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 94335.818369                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 34142.208333                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 34142.208333                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         9089                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         9089                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 72456.253307                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 72456.253307                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 72456.253307                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 72456.253307                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3470                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             133                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    26.090226                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          305                       # number of writebacks
system.cpu03.dcache.writebacks::total             305                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1266                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1266                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          600                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          600                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1866                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1866                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1866                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1866                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          789                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          789                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          369                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          369                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1158                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1158                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1158                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1158                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     37125088                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     37125088                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     26210764                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     26210764                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       117059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       117059                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        17385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        17385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     63335852                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     63335852                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     63335852                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     63335852                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.046292                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.046292                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.068702                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.068702                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.202703                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.202703                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.380000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.380000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.051662                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.051662                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.051662                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.051662                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 47053.343473                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 47053.343473                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 71031.880759                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 71031.880759                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  7803.933333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7803.933333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         7991                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         7991                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 54694.172712                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 54694.172712                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 54694.172712                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 54694.172712                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             301                       # number of replacements
system.cpu03.icache.tags.tagsinuse         109.552382                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             19103                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             768                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           24.873698                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   109.552382                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.213969                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.213969                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           40744                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          40744                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        19103                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         19103                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        19103                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          19103                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        19103                       # number of overall hits
system.cpu03.icache.overall_hits::total         19103                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          885                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          885                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          885                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          885                       # number of overall misses
system.cpu03.icache.overall_misses::total          885                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     36744935                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     36744935                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     36744935                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     36744935                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     36744935                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     36744935                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        19988                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        19988                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        19988                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        19988                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        19988                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        19988                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.044277                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.044277                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.044277                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.044277                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.044277                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.044277                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 41519.700565                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 41519.700565                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 41519.700565                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 41519.700565                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 41519.700565                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 41519.700565                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          301                       # number of writebacks
system.cpu03.icache.writebacks::total             301                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          117                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          117                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          117                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          768                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          768                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          768                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     27800932                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     27800932                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     27800932                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     27800932                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     27800932                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     27800932                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.038423                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.038423                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.038423                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.038423                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.038423                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.038423                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 36199.130208                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 36199.130208                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 36199.130208                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 36199.130208                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 36199.130208                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 36199.130208                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 42068                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           32354                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1609                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              28737                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 21686                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           75.463688                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  4252                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               21                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           152                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            133                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      32113                       # DTB read hits
system.cpu04.dtb.read_misses                      440                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  32553                       # DTB read accesses
system.cpu04.dtb.write_hits                     10133                       # DTB write hits
system.cpu04.dtb.write_misses                      44                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                 10177                       # DTB write accesses
system.cpu04.dtb.data_hits                      42246                       # DTB hits
system.cpu04.dtb.data_misses                      484                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  42730                       # DTB accesses
system.cpu04.itb.fetch_hits                     38534                       # ITB hits
system.cpu04.itb.fetch_misses                      87                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 38621                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         141630                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            11243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       233000                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     42068                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            25957                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       67861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3557                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        49256                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2469                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   38534                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 612                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           132843                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.753950                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.692455                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  85527     64.38%     64.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2391      1.80%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3375      2.54%     68.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   7959      5.99%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  11740      8.84%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1582      1.19%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   7578      5.70%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1884      1.42%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  10807      8.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             132843                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.297027                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.645132                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  13862                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               27861                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   38088                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2579                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1197                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               4539                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 604                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               212908                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2565                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1197                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  15629                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8875                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        15021                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   38804                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                4061                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               207515                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 331                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  956                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1809                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  625                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            136641                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              246348                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         233466                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12873                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps              110124                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  26517                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              516                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          490                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    8908                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              33396                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             12002                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2803                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1868                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   177227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               861                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  171084                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             486                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         29918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          195                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       132843                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.287866                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.092648                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             86316     64.98%     64.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5777      4.35%     69.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             10420      7.84%     77.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              9153      6.89%     84.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4769      3.59%     87.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4677      3.52%     91.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              8870      6.68%     97.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1561      1.18%     99.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1300      0.98%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        132843                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1273     31.36%     31.36% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     31.36% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  91      2.24%     33.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     33.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     33.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                323      7.96%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     41.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1395     34.37%     75.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 977     24.07%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              122067     71.35%     71.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                185      0.11%     71.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2942      1.72%     73.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 2      0.00%     73.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1926      1.13%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.31% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              33325     19.48%     93.78% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             10633      6.22%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               171084                       # Type of FU issued
system.cpu04.iq.rate                         1.207964                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4059                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.023725                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           455983                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          194517                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       156438                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23573                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13547                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               163011                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12128                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1409                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5149                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3697                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1197                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4563                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1070                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            200763                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               33396                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              12002                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              452                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1032                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          356                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          885                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1241                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              168997                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               32554                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2087                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       22675                       # number of nop insts executed
system.cpu04.iew.exec_refs                      42731                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  35456                       # Number of branches executed
system.cpu04.iew.exec_stores                    10177                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.193229                       # Inst execution rate
system.cpu04.iew.wb_sent                       167822                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      166838                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   96037                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  116527                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.177985                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.824161                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         31244                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1028                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        78917                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.127666                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.886921                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        40768     51.66%     51.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         9472     12.00%     63.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         4205      5.33%     68.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         2038      2.58%     71.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2527      3.20%     74.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         5970      7.56%     82.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          898      1.14%     83.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         5745      7.28%     90.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         7294      9.24%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        78917                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             167909                       # Number of instructions committed
system.cpu04.commit.committedOps               167909                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        36552                       # Number of memory references committed
system.cpu04.commit.loads                       28247                       # Number of loads committed
system.cpu04.commit.membars                       316                       # Number of memory barriers committed
system.cpu04.commit.branches                    31874                       # Number of branches committed
system.cpu04.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  143025                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2871                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        19743     11.76%     11.76% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         106357     63.34%     75.10% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           116      0.07%     75.17% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2887      1.72%     76.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            2      0.00%     76.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.89% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1921      1.14%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         28563     17.01%     95.04% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         8320      4.96%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          167909                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                7294                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     269255                       # The number of ROB reads
system.cpu04.rob.rob_writes                    402975                       # The number of ROB writes
system.cpu04.timesIdled                           157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     958839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    148170                       # Number of Instructions Simulated
system.cpu04.committedOps                      148170                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.955862                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.955862                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.046177                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.046177                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 213365                       # number of integer regfile reads
system.cpu04.int_regfile_writes                116979                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   939                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  459                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1104                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.864836                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             34852                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1164                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           29.941581                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1133811453                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.864836                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.279138                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.279138                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          154714                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         154714                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        27168                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         27168                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         7082                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         7082                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          182                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          144                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        34250                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          34250                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        34250                       # number of overall hits
system.cpu04.dcache.overall_hits::total         34250                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2587                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2587                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1011                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1011                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           69                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           64                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3598                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3598                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3598                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3598                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    144534254                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    144534254                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     89755205                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     89755205                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1265628                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1265628                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       688446                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       688446                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        84607                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        84607                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    234289459                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    234289459                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    234289459                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    234289459                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        29755                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        29755                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         8093                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         8093                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          208                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          208                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        37848                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        37848                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        37848                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        37848                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.086943                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.086943                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.124923                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.124923                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.274900                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.274900                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.095064                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.095064                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.095064                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.095064                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 55869.444917                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 55869.444917                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 88778.639960                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 88778.639960                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 18342.434783                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 18342.434783                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10756.968750                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10756.968750                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 65116.581156                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 65116.581156                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 65116.581156                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 65116.581156                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2448                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          216                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.473684                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          595                       # number of writebacks
system.cpu04.dcache.writebacks::total             595                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1360                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          678                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2038                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2038                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2038                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2038                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1227                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1227                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          333                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           50                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           63                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1560                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1560                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1560                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1560                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     42500530                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     42500530                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     22898348                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     22898348                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       508801                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       508801                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       620065                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       620065                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        79971                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        79971                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     65398878                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     65398878                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     65398878                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     65398878                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.041237                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.041237                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041147                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041147                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.199203                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.199203                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.302885                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.302885                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.041218                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.041218                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.041218                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.041218                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 34637.758761                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 34637.758761                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 68763.807808                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 68763.807808                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 10176.020000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10176.020000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9842.301587                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9842.301587                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 41922.357692                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 41922.357692                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 41922.357692                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 41922.357692                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             663                       # number of replacements
system.cpu04.icache.tags.tagsinuse         108.443581                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             37202                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1161                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           32.043066                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   108.443581                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.211804                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.211804                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           78217                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          78217                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        37202                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         37202                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        37202                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          37202                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        37202                       # number of overall hits
system.cpu04.icache.overall_hits::total         37202                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1326                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1326                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1326                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1326                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1326                       # number of overall misses
system.cpu04.icache.overall_misses::total         1326                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     41742543                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     41742543                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     41742543                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     41742543                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     41742543                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     41742543                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        38528                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        38528                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        38528                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        38528                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        38528                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        38528                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.034417                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.034417                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.034417                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.034417                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.034417                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.034417                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 31480.047511                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 31480.047511                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 31480.047511                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 31480.047511                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 31480.047511                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 31480.047511                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          663                       # number of writebacks
system.cpu04.icache.writebacks::total             663                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          165                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          165                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          165                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1161                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1161                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1161                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1161                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1161                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1161                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     31646495                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     31646495                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     31646495                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     31646495                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     31646495                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     31646495                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.030134                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.030134                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.030134                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.030134                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.030134                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.030134                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 27257.962963                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 27257.962963                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 27257.962963                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 27257.962963                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 27257.962963                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 27257.962963                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 33855                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           24817                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1524                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              23036                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 16754                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           72.729641                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  4032                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      26141                       # DTB read hits
system.cpu05.dtb.read_misses                      444                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  26585                       # DTB read accesses
system.cpu05.dtb.write_hits                      9116                       # DTB write hits
system.cpu05.dtb.write_misses                      33                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  9149                       # DTB write accesses
system.cpu05.dtb.data_hits                      35257                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  35734                       # DTB accesses
system.cpu05.itb.fetch_hits                     30478                       # ITB hits
system.cpu05.itb.fetch_misses                      77                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 30555                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         137671                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       194668                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     33855                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            20803                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       58906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3375                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        49583                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2047                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   30478                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 569                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           124039                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.569410                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.644834                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  85061     68.58%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2274      1.83%     70.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3274      2.64%     73.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5662      4.56%     77.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   9138      7.37%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1491      1.20%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5178      4.17%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1903      1.53%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  10058      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             124039                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.245912                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.414009                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  13690                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               26968                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   30248                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2412                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1138                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               4136                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 566                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               175794                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2424                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1138                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  15393                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9217                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        14682                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   30865                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3161                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               170560                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  415                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1232                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  436                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            113829                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              205687                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         192818                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12862                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               88632                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  25197                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              517                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          496                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    8379                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              27287                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             10776                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2445                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1388                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   145576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               829                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  139917                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             440                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         27822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        13064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          202                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       124039                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.128008                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.009995                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             85778     69.15%     69.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5597      4.51%     73.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              8092      6.52%     80.19% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              6633      5.35%     85.54% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              4421      3.56%     89.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              4378      3.53%     92.63% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              6499      5.24%     97.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1459      1.18%     99.05% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1182      0.95%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        124039                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1258     33.95%     33.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  65      1.75%     35.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     35.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     35.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                334      9.01%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     44.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1243     33.55%     78.27% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 805     21.73%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               97973     70.02%     70.03% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                220      0.16%     70.18% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2943      2.10%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      1.38%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              27315     19.52%     93.19% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              9535      6.81%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               139917                       # Type of FU issued
system.cpu05.iq.rate                         1.016314                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3705                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.026480                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           384273                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          160806                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       125497                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23745                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13472                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10422                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               131405                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12213                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           1213                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4863                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3176                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1138                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3725                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1444                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            163854                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             386                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               27287                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              10776                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              456                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1402                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          348                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          820                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1168                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              138006                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               26589                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1911                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       17449                       # number of nop insts executed
system.cpu05.iew.exec_refs                      35738                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  27545                       # Number of branches executed
system.cpu05.iew.exec_stores                     9149                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.002433                       # Inst execution rate
system.cpu05.iew.wb_sent                       136856                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      135919                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   77189                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   96456                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.987274                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.800251                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         29440                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             975                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        70103                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.900361                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.811478                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        39669     56.59%     56.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         7099     10.13%     66.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         4118      5.87%     72.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1857      2.65%     75.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2534      3.61%     78.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3715      5.30%     84.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          868      1.24%     85.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3548      5.06%     90.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         6695      9.55%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        70103                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             133221                       # Number of instructions committed
system.cpu05.commit.committedOps               133221                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        30024                       # Number of memory references committed
system.cpu05.commit.loads                       22424                       # Number of loads committed
system.cpu05.commit.membars                       286                       # Number of memory barriers committed
system.cpu05.commit.branches                    24228                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  113480                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2626                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        14642     10.99%     10.99% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          83303     62.53%     73.52% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           155      0.12%     73.64% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.16%     75.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.44%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         22710     17.05%     94.29% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         7613      5.71%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          133221                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                6695                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     224535                       # The number of ROB reads
system.cpu05.rob.rob_writes                    329678                       # The number of ROB writes
system.cpu05.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                         13632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     962798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    118583                       # Number of Instructions Simulated
system.cpu05.committedOps                      118583                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.160967                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.160967                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.861351                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.861351                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 174003                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 94625                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11172                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   892                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  412                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             941                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.945442                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             28774                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1000                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           28.774000                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       916042307                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.945442                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.264773                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.264773                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          128527                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         128527                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        21768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         21768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         6461                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         6461                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          151                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          123                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          123                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        28229                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          28229                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        28229                       # number of overall hits
system.cpu05.dcache.overall_hits::total         28229                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2208                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2208                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          952                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          952                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           78                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           61                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3160                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3160                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3160                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3160                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    107605037                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    107605037                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     79421565                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     79421565                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1366461                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1366461                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       531981                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       531981                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        41724                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        41724                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    187026602                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    187026602                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    187026602                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    187026602                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        23976                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        23976                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         7413                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         7413                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        31389                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        31389                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        31389                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        31389                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.092092                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.092092                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.128423                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.128423                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.340611                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.340611                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.331522                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.331522                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.100672                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.100672                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.100672                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.100672                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 48734.165308                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 48734.165308                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 83426.013655                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 83426.013655                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 17518.730769                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 17518.730769                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         8721                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         8721                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 59185.633544                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 59185.633544                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 59185.633544                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 59185.633544                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    20.763158                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          448                       # number of writebacks
system.cpu05.dcache.writebacks::total             448                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1140                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1140                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          622                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           25                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1762                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1762                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1068                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1068                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          330                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           53                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           58                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1398                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1398                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     36977895                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     36977895                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     20830687                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     20830687                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       525027                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       525027                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       468236                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       468236                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        38247                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        38247                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     57808582                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     57808582                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     57808582                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     57808582                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.044545                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.044545                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.044516                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.044516                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.231441                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.231441                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.315217                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.315217                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.044538                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.044538                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.044538                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.044538                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 34623.497191                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 34623.497191                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 63123.293939                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 63123.293939                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  9906.169811                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9906.169811                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8073.034483                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8073.034483                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 41350.917024                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 41350.917024                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 41350.917024                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 41350.917024                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             588                       # number of replacements
system.cpu05.icache.tags.tagsinuse         103.251381                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             29237                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1077                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           27.146704                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   103.251381                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.201663                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.201663                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           62029                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          62029                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        29237                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         29237                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        29237                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          29237                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        29237                       # number of overall hits
system.cpu05.icache.overall_hits::total         29237                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1239                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1239                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1239                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1239                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1239                       # number of overall misses
system.cpu05.icache.overall_misses::total         1239                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     55046704                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     55046704                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     55046704                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     55046704                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     55046704                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     55046704                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        30476                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        30476                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        30476                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        30476                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        30476                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        30476                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.040655                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.040655                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.040655                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.040655                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.040655                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.040655                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 44428.332526                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 44428.332526                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 44428.332526                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 44428.332526                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 44428.332526                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 44428.332526                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          588                       # number of writebacks
system.cpu05.icache.writebacks::total             588                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          162                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          162                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          162                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1077                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1077                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1077                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1077                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1077                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1077                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     40165144                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     40165144                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     40165144                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     40165144                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     40165144                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     40165144                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.035339                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.035339                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.035339                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.035339                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.035339                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.035339                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 37293.541318                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 37293.541318                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 37293.541318                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 37293.541318                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 37293.541318                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 37293.541318                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 18153                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           15243                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             853                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              13964                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  8431                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           60.376683                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1226                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      13508                       # DTB read hits
system.cpu06.dtb.read_misses                      332                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  13840                       # DTB read accesses
system.cpu06.dtb.write_hits                      4581                       # DTB write hits
system.cpu06.dtb.write_misses                      31                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  4612                       # DTB write accesses
system.cpu06.dtb.data_hits                      18089                       # DTB hits
system.cpu06.dtb.data_misses                      363                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  18452                       # DTB accesses
system.cpu06.itb.fetch_hits                     15560                       # ITB hits
system.cpu06.itb.fetch_misses                      65                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 15625                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          60350                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             7637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       108455                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     18153                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             9659                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       35232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1895                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                150                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2061                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   15560                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 395                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            46082                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.353522                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.028856                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  25454     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    970      2.10%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1330      2.89%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3234      7.02%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4425      9.60%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    420      0.91%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2700      5.86%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1269      2.75%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6280     13.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              46082                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.300795                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.797100                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   9507                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               18415                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   16042                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1480                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  628                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1250                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 330                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                98166                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1312                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  628                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  10420                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6683                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8658                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16535                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3148                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                95709                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  669                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1646                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  283                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             65491                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              122855                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         110089                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12760                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               52264                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  13227                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              255                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          231                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    5558                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              13607                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              5489                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1000                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            905                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    83806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               382                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   81305                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             302                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         14388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         7079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        46082                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.764355                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.330377                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             24858     53.94%     53.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2658      5.77%     59.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4168      9.04%     68.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3779      8.20%     76.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              2339      5.08%     82.03% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2170      4.71%     86.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              4663     10.12%     96.86% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               786      1.71%     98.57% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               661      1.43%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         46082                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1043     38.25%     38.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     38.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     38.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  86      3.15%     41.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     41.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     41.40% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                357     13.09%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     54.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  884     32.42%     86.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 357     13.09%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               57310     70.49%     70.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                187      0.23%     70.72% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.72% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2924      3.60%     74.32% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.32% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.32% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      2.37%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.69% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              14203     17.47%     94.16% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              4749      5.84%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                81305                       # Type of FU issued
system.cpu06.iq.rate                         1.347225                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2727                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.033540                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           187542                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           85057                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        68272                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24179                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                71561                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12467                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            260                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2159                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1426                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          950                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  628                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2226                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 819                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             92351                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             177                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               13607                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               5489                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              220                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 800                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          163                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          483                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                646                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               80364                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               13840                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             941                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        8163                       # number of nop insts executed
system.cpu06.iew.exec_refs                      18452                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  15167                       # Number of branches executed
system.cpu06.iew.exec_stores                     4612                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.331632                       # Inst execution rate
system.cpu06.iew.wb_sent                        79249                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       78674                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   46072                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   57874                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.303629                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.796074                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         14600                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             534                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        43837                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.759313                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.716103                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        26277     59.94%     59.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         3977      9.07%     69.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2098      4.79%     73.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          943      2.15%     75.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1717      3.92%     79.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2511      5.73%     85.60% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          541      1.23%     86.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2732      6.23%     93.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         3041      6.94%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        43837                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              77123                       # Number of instructions committed
system.cpu06.commit.committedOps                77123                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        15511                       # Number of memory references committed
system.cpu06.commit.loads                       11448                       # Number of loads committed
system.cpu06.commit.membars                       133                       # Number of memory barriers committed
system.cpu06.commit.branches                    13517                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   64926                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                759                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         7327      9.50%      9.50% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          49237     63.84%     73.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.15%     73.49% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.49% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      3.73%     77.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     77.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.49%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         11581     15.02%     94.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         4065      5.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           77123                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                3041                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     131531                       # The number of ROB reads
system.cpu06.rob.rob_writes                    185669                       # The number of ROB writes
system.cpu06.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         14268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     989752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     69800                       # Number of Instructions Simulated
system.cpu06.committedOps                       69800                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.864613                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.864613                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.156587                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.156587                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 101406                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 51516                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   209                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  104                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             500                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.074231                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             14376                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             559                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.717352                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       935144945                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.074231                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.251160                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.251160                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           66414                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          66414                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        10806                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         10806                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         3455                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3455                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           44                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           28                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        14261                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          14261                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        14261                       # number of overall hits
system.cpu06.dcache.overall_hits::total         14261                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1519                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1519                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          562                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           17                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           15                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2081                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2081                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2081                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2081                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    116657986                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    116657986                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     77370142                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     77370142                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       756827                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       756827                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       134444                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       134444                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    194028128                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    194028128                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    194028128                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    194028128                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        12325                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        12325                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         4017                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         4017                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        16342                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        16342                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        16342                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        16342                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.123245                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.123245                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.139905                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.139905                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.278689                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.278689                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.348837                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.348837                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.127341                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.127341                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.127341                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.127341                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 76799.200790                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 76799.200790                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 137669.291815                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 137669.291815                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 44519.235294                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 44519.235294                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  8962.933333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  8962.933333                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 93237.927919                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 93237.927919                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 93237.927919                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 93237.927919                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3123                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.692308                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          280                       # number of writebacks
system.cpu06.dcache.writebacks::total             280                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1022                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1022                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          407                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1429                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1429                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          497                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          497                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          155                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            9                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          652                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          652                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          652                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          652                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     33976085                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     33976085                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     19764412                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     19764412                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        63745                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        63745                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       117059                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       117059                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     53740497                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     53740497                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     53740497                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     53740497                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.040325                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.040325                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.038586                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.038586                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.147541                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.147541                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.348837                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.348837                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.039897                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.039897                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.039897                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.039897                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 68362.344064                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 68362.344064                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 127512.335484                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 127512.335484                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  7082.777778                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7082.777778                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  7803.933333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  7803.933333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 82424.075153                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 82424.075153                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 82424.075153                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 82424.075153                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             205                       # number of replacements
system.cpu06.icache.tags.tagsinuse          95.843858                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             14768                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             658                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           22.443769                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    95.843858                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.187195                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.187195                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           31772                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          31772                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        14768                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         14768                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        14768                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          14768                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        14768                       # number of overall hits
system.cpu06.icache.overall_hits::total         14768                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          789                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          789                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          789                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          789                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          789                       # number of overall misses
system.cpu06.icache.overall_misses::total          789                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     54131095                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     54131095                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     54131095                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     54131095                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     54131095                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     54131095                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        15557                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        15557                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        15557                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        15557                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        15557                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        15557                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.050717                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.050717                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.050717                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.050717                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.050717                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.050717                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 68607.217997                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 68607.217997                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 68607.217997                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 68607.217997                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 68607.217997                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 68607.217997                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          205                       # number of writebacks
system.cpu06.icache.writebacks::total             205                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          131                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          131                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          658                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          658                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          658                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     37189992                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     37189992                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     37189992                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     37189992                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     37189992                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     37189992                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.042296                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.042296                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.042296                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.042296                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.042296                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.042296                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 56519.744681                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 56519.744681                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 56519.744681                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 56519.744681                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 56519.744681                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 56519.744681                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  7075                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5618                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             624                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               5738                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  1905                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           33.199721                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   553                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       5994                       # DTB read hits
system.cpu07.dtb.read_misses                      298                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   6292                       # DTB read accesses
system.cpu07.dtb.write_hits                      3190                       # DTB write hits
system.cpu07.dtb.write_misses                      25                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3215                       # DTB write accesses
system.cpu07.dtb.data_hits                       9184                       # DTB hits
system.cpu07.dtb.data_misses                      323                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                   9507                       # DTB accesses
system.cpu07.itb.fetch_hits                      5929                       # ITB hits
system.cpu07.itb.fetch_misses                      71                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  6000                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          84137                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             4518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        54685                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      7075                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2458                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       20952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1405                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49105                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1879                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                    5929                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 251                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            77189                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.708456                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.114932                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  68087     88.21%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    554      0.72%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    622      0.81%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    751      0.97%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1137      1.47%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    323      0.42%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    453      0.59%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    343      0.44%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   4919      6.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              77189                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.084089                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.649952                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   6606                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               13992                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    5839                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1161                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  486                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                586                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                46629                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 926                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  486                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   7263                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  7251                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         5340                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    6276                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                1468                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                44735                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 321                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  432                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  412                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   66                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             33124                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               64071                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          51457                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12610                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  11038                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4271                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6043                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              3900                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             266                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            185                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    40370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   38204                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             262                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         11781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         5872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        77189                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.494941                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.531388                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             67646     87.64%     87.64% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1781      2.31%     89.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1344      1.74%     91.69% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1071      1.39%     93.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1312      1.70%     94.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5               898      1.16%     95.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1800      2.33%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               712      0.92%     99.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               625      0.81%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         77189                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   956     49.87%     49.87% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     49.87% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     49.87% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  79      4.12%     53.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     53.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     53.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                361     18.83%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     72.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  415     21.65%     94.47% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 106      5.53%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               23322     61.05%     61.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                199      0.52%     61.58% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     61.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2916      7.63%     69.21% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     69.21% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     69.21% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      5.05%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.26% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               6522     17.07%     91.33% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3313      8.67%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                38204                       # Type of FU issued
system.cpu07.iq.rate                         0.454069                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      1917                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.050178                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           131909                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           39061                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        25577                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23867                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13208                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10363                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                27827                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12290                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1630                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1110                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  486                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1884                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1658                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             41902                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             149                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6043                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               3900                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1632                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          113                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          372                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                485                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               37366                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6292                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             838                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        1434                       # number of nop insts executed
system.cpu07.iew.exec_refs                       9507                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4839                       # Number of branches executed
system.cpu07.iew.exec_stores                     3215                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.444109                       # Inst execution rate
system.cpu07.iew.wb_sent                        36444                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       35940                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   21229                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   30121                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.427160                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.704791                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         12121                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        26228                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.126506                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.444162                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        20056     76.47%     76.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1          910      3.47%     79.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1086      4.14%     84.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          612      2.33%     86.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          624      2.38%     88.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          244      0.93%     89.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          206      0.79%     90.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          244      0.93%     91.44% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2246      8.56%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        26228                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              29546                       # Number of instructions committed
system.cpu07.commit.committedOps                29546                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7203                       # Number of memory references committed
system.cpu07.commit.loads                        4413                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                     3498                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                216                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          863      2.92%      2.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          16552     56.02%     58.94% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.38%     59.32% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     59.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      9.74%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      6.50%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           29546                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2246                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      64843                       # The number of ROB reads
system.cpu07.rob.rob_writes                     85176                       # The number of ROB writes
system.cpu07.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    1016332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu07.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.932931                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.932931                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.340956                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.340956                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  43862                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 19926                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11109                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8116                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                    97                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             390                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.909100                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              6064                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             449                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           13.505568                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1113885925                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.909100                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.232955                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.232955                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           31691                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          31691                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3739                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3739                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2280                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2280                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           22                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           12                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6019                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6019                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6019                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6019                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1247                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          488                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          488                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            5                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           10                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         1735                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1735                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         1735                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1735                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    102772007                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    102772007                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     69085598                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     69085598                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       341905                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       341905                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       249185                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       249185                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    171857605                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    171857605                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    171857605                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    171857605                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         4986                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4986                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         7754                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7754                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         7754                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7754                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.250100                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.250100                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.176301                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.176301                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.223755                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.223755                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.223755                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.223755                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 82415.402566                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 82415.402566                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 141568.848361                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 141568.848361                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        68381                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        68381                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 24918.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 24918.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 99053.374640                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 99053.374640                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 99053.374640                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 99053.374640                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3109                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    27.758929                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          200                       # number of writebacks
system.cpu07.dcache.writebacks::total             200                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          873                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          373                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          373                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1246                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1246                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1246                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1246                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          374                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          115                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           10                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          489                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          489                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     30616144                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     30616144                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     18321454                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     18321454                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     48937598                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     48937598                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     48937598                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     48937598                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.075010                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.075010                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.063064                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.063064                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.063064                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.063064                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 81861.347594                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 81861.347594                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 159316.991304                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 159316.991304                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 23759.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 23759.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 100076.887526                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 100076.887526                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 100076.887526                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 100076.887526                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              55                       # number of replacements
system.cpu07.icache.tags.tagsinuse          81.930078                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              5432                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           12.487356                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    81.930078                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.160020                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.160020                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           12293                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          12293                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         5432                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          5432                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         5432                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           5432                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         5432                       # number of overall hits
system.cpu07.icache.overall_hits::total          5432                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          497                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          497                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          497                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          497                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          497                       # number of overall misses
system.cpu07.icache.overall_misses::total          497                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     22454466                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     22454466                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     22454466                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     22454466                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     22454466                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     22454466                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         5929                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         5929                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         5929                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         5929                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         5929                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         5929                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.083825                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.083825                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.083825                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.083825                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.083825                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.083825                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 45180.012072                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 45180.012072                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 45180.012072                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 45180.012072                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 45180.012072                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 45180.012072                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu07.icache.writebacks::total              55                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           62                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           62                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           62                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          435                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          435                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          435                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     17395431                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     17395431                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     17395431                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     17395431                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     17395431                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     17395431                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.073368                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.073368                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.073368                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.073368                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.073368                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.073368                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 39989.496552                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 39989.496552                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 39989.496552                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 39989.496552                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 39989.496552                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 39989.496552                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 10200                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            8058                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             724                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               8287                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  3328                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           40.159286                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   840                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       6793                       # DTB read hits
system.cpu08.dtb.read_misses                      344                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                   7137                       # DTB read accesses
system.cpu08.dtb.write_hits                      3395                       # DTB write hits
system.cpu08.dtb.write_misses                      30                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3425                       # DTB write accesses
system.cpu08.dtb.data_hits                      10188                       # DTB hits
system.cpu08.dtb.data_misses                      374                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  10562                       # DTB accesses
system.cpu08.itb.fetch_hits                      7468                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                  7536                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          88714                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             5516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        68459                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     10200                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             4169                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       22248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1623                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        50682                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2151                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    7468                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 296                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            81863                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.836263                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.253886                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  70097     85.63%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    853      1.04%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    961      1.17%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    851      1.04%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   1700      2.08%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    342      0.42%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    496      0.61%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    859      1.05%     93.03% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5704      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              81863                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.114976                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.771682                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   7971                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               13218                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    8235                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1192                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  565                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                905                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                59227                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1037                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  565                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   8700                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6711                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         4479                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    8636                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2090                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                56900                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  337                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  963                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  252                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             41268                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               79465                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          66624                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12836                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               28645                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  12623                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              130                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4233                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               6959                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4204                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             331                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            221                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    50913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               136                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   48273                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             288                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         13576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        81863                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.589680                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.647281                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             70011     85.52%     85.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1842      2.25%     87.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1859      2.27%     90.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              1157      1.41%     91.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1638      2.00%     93.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1669      2.04%     95.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              2137      2.61%     98.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               877      1.07%     99.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               673      0.82%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         81863                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1008     50.20%     50.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     50.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     50.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  72      3.59%     53.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                335     16.68%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     70.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  455     22.66%     93.13% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 138      6.87%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               32298     66.91%     66.92% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                185      0.38%     67.30% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     67.30% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2937      6.08%     73.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1929      4.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.38% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               7384     15.30%     92.67% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3536      7.33%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                48273                       # Type of FU issued
system.cpu08.iq.rate                         0.544142                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2008                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.041597                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           156774                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           51042                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        35417                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23931                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13606                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                37963                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12314                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1917                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1258                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  565                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1855                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1234                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             53686                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             161                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                6959                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4204                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              103                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1221                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          441                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                581                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               47350                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                7137                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             923                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        2637                       # number of nop insts executed
system.cpu08.iew.exec_refs                      10562                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   7372                       # Number of branches executed
system.cpu08.iew.exec_stores                     3425                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.533738                       # Inst execution rate
system.cpu08.iew.wb_sent                        46386                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       45831                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   27275                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   37985                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.516615                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.718047                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         13828                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        29071                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.357022                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.587229                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        20790     71.51%     71.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1          953      3.28%     74.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1706      5.87%     80.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          650      2.24%     82.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1120      3.85%     86.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5          261      0.90%     87.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          448      1.54%     89.19% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          482      1.66%     90.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2661      9.15%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        29071                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              39450                       # Number of instructions committed
system.cpu08.commit.committedOps                39450                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7988                       # Number of memory references committed
system.cpu08.commit.loads                        5042                       # Number of loads committed
system.cpu08.commit.membars                        21                       # Number of memory barriers committed
system.cpu08.commit.branches                     5826                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   32804                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                471                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         1981      5.02%      5.02% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          24549     62.23%     67.25% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           113      0.29%     67.54% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     67.54% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      7.30%     74.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      4.87%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.70% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          5063     12.83%     92.53% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2946      7.47%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           39450                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2661                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      78791                       # The number of ROB reads
system.cpu08.rob.rob_writes                    108652                       # The number of ROB writes
system.cpu08.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1011755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     37473                       # Number of Instructions Simulated
system.cpu08.committedOps                       37473                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.367411                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.367411                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.422402                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.422402                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  57944                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 27273                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   125                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             391                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.230803                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              7070                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             449                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           15.746102                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1113889402                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.230803                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.222356                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.222356                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           35535                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          35535                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         4553                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4553                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2408                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2408                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           39                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           13                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6961                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6961                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6961                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6961                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1216                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1216                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          510                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          510                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            8                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           13                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1726                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1726                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1726                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1726                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     92243651                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     92243651                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     72970572                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     72970572                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       295545                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       295545                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       120536                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       120536                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       254980                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       254980                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    165214223                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    165214223                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    165214223                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    165214223                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         8687                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         8687                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         8687                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         8687                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.210782                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.210782                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.174777                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.174777                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.170213                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.170213                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.198688                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.198688                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.198688                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.198688                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 75858.265625                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 75858.265625                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 143079.552941                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 143079.552941                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 36943.125000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 36943.125000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9272                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9272                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 95720.870800                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 95720.870800                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 95720.870800                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 95720.870800                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2376                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    23.294118                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          213                       # number of writebacks
system.cpu08.dcache.writebacks::total             213                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          826                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          826                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          387                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          387                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1213                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1213                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1213                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1213                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          390                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          123                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           13                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          513                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          513                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     28150951                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     28150951                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     17531020                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     17531020                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       107787                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       107787                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       252662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       252662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     45681971                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     45681971                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     45681971                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     45681971                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.067603                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.067603                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.042152                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.042152                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.042553                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.042553                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.059054                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.059054                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.059054                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.059054                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 72181.925641                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 72181.925641                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 142528.617886                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 142528.617886                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  8291.307692                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  8291.307692                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 89048.676413                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 89048.676413                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 89048.676413                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 89048.676413                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             112                       # number of replacements
system.cpu08.icache.tags.tagsinuse          82.316200                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              6862                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             521                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           13.170825                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    82.316200                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.160774                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.160774                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           15441                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          15441                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         6862                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          6862                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         6862                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           6862                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         6862                       # number of overall hits
system.cpu08.icache.overall_hits::total          6862                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          598                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          598                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          598                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          598                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          598                       # number of overall misses
system.cpu08.icache.overall_misses::total          598                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     24628747                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     24628747                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     24628747                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     24628747                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     24628747                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     24628747                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         7460                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         7460                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         7460                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         7460                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         7460                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         7460                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.080161                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.080161                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.080161                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.080161                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.080161                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.080161                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 41185.195652                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 41185.195652                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 41185.195652                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 41185.195652                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 41185.195652                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 41185.195652                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          112                       # number of writebacks
system.cpu08.icache.writebacks::total             112                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           77                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           77                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           77                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          521                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          521                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          521                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     19358774                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     19358774                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     19358774                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     19358774                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     19358774                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     19358774                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.069839                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.069839                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.069839                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.069839                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.069839                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.069839                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 37156.955854                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 37156.955854                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 37156.955854                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 37156.955854                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 37156.955854                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 37156.955854                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7947                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6163                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             759                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6472                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2090                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           32.292954                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   647                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            129                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6530                       # DTB read hits
system.cpu09.dtb.read_misses                      360                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6890                       # DTB read accesses
system.cpu09.dtb.write_hits                      3409                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3444                       # DTB write accesses
system.cpu09.dtb.data_hits                       9939                       # DTB hits
system.cpu09.dtb.data_misses                      395                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10334                       # DTB accesses
system.cpu09.itb.fetch_hits                      6607                       # ITB hits
system.cpu09.itb.fetch_misses                      88                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6695                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          87357                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59530                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7947                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2741                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       20649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1707                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        49764                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2538                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6607                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 325                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            79472                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.749069                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.166143                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  69534     87.49%     87.49% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    632      0.80%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    674      0.85%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    813      1.02%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1227      1.54%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    384      0.48%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    505      0.64%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    371      0.47%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5332      6.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              79472                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.090972                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.681457                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8078                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               13362                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6470                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1210                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  588                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                712                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 275                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50785                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1067                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  588                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8777                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6725                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4988                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6908                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1722                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48554                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 299                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  359                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  786                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   77                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35951                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68838                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55858                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12971                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12802                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4018                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6838                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4163                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             314                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            235                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               126                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40801                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             238                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        79472                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.513401                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.554477                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             69247     87.13%     87.13% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1897      2.39%     89.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1475      1.86%     91.38% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1143      1.44%     92.82% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1425      1.79%     94.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1006      1.27%     95.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1823      2.29%     98.17% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               791      1.00%     99.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               665      0.84%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         79472                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   956     49.41%     49.41% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  71      3.67%     53.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                342     17.67%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  432     22.33%     93.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 134      6.93%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               25010     61.30%     61.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                195      0.48%     61.79% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.79% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2959      7.25%     69.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     69.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     69.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1930      4.73%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7154     17.53%     91.31% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3547      8.69%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40801                       # Type of FU issued
system.cpu09.iq.rate                         0.467060                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1935                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.047425                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           139408                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43576                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27911                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23839                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13735                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10448                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30470                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12262                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            232                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2076                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1196                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  588                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1850                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1367                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45257                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             161                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6838                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4163                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               93                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1354                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          132                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          459                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                591                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39850                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6890                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             951                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1538                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10334                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5274                       # Number of branches executed
system.cpu09.iew.exec_stores                     3444                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.456174                       # Inst execution rate
system.cpu09.iew.wb_sent                        38962                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38359                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22501                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31855                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.439106                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.706357                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13729                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27536                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.128813                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.437019                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        20946     76.07%     76.07% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1016      3.69%     79.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1200      4.36%     84.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          638      2.32%     86.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          669      2.43%     88.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          251      0.91%     89.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          224      0.81%     90.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          258      0.94%     91.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2334      8.48%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27536                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              31083                       # Number of instructions committed
system.cpu09.commit.committedOps                31083                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7729                       # Number of memory references committed
system.cpu09.commit.loads                        4762                       # Number of loads committed
system.cpu09.commit.membars                        23                       # Number of memory barriers committed
system.cpu09.commit.branches                     3759                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                254                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          935      3.01%      3.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17472     56.21%     59.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4785     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           31083                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2334                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      69052                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91790                       # The number of ROB writes
system.cpu09.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1013112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu09.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.897221                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.897221                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.345158                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.345158                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  47007                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21691                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11179                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8198                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   123                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             403                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.511892                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6883                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             463                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           14.866091                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1114300847                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.511892                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.211123                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.211123                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34860                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34860                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4396                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4396                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2399                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2399                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           26                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           19                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6795                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6795                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6795                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6795                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1192                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          541                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            9                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            8                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1733                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1733                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     90045028                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     90045028                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     74632574                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     74632574                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       508801                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       508801                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       130967                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       130967                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    164677602                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    164677602                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    164677602                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    164677602                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5588                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5588                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8528                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8528                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8528                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8528                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.213314                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.213314                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.184014                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.184014                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.203213                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.203213                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.203213                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.203213                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 75541.130872                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 75541.130872                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137953.001848                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137953.001848                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 56533.444444                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 56533.444444                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 16370.875000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 16370.875000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 95024.582804                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 95024.582804                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 95024.582804                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 95024.582804                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2323                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.197917                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          203                       # number of writebacks
system.cpu09.dcache.writebacks::total             203                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          802                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          802                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          411                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1213                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1213                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1213                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1213                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          390                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          520                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          520                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     27235341                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     27235341                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     17748911                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     17748911                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13908                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13908                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       121695                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       121695                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     44984252                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     44984252                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     44984252                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     44984252                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.069792                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.069792                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044218                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044218                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.060976                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.060976                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.060976                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.060976                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 69834.207692                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 69834.207692                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 136530.084615                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 136530.084615                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6954                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6954                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 15211.875000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 15211.875000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 86508.176923                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 86508.176923                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 86508.176923                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 86508.176923                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             122                       # number of replacements
system.cpu09.icache.tags.tagsinuse          80.103732                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5966                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             554                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.768953                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    80.103732                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.156453                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.156453                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13766                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13766                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5966                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5966                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5966                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5966                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5966                       # number of overall hits
system.cpu09.icache.overall_hits::total          5966                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          640                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          640                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          640                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          640                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          640                       # number of overall misses
system.cpu09.icache.overall_misses::total          640                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     26107632                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     26107632                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     26107632                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     26107632                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     26107632                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     26107632                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6606                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6606                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6606                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6606                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6606                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6606                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.096882                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.096882                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.096882                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.096882                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.096882                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.096882                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 40793.175000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 40793.175000                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 40793.175000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 40793.175000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 40793.175000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 40793.175000                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu09.icache.writebacks::total             122                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           86                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           86                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           86                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          554                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          554                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     20938492                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     20938492                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     20938492                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     20938492                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     20938492                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     20938492                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.083863                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.083863                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.083863                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.083863                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.083863                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.083863                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 37795.111913                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 37795.111913                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 37795.111913                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 37795.111913                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 37795.111913                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 37795.111913                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 28416                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           22658                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1259                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              22462                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 14201                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           63.222331                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2447                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      21309                       # DTB read hits
system.cpu10.dtb.read_misses                      364                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  21673                       # DTB read accesses
system.cpu10.dtb.write_hits                      6489                       # DTB write hits
system.cpu10.dtb.write_misses                      37                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  6526                       # DTB write accesses
system.cpu10.dtb.data_hits                      27798                       # DTB hits
system.cpu10.dtb.data_misses                      401                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  28199                       # DTB accesses
system.cpu10.itb.fetch_hits                     25519                       # ITB hits
system.cpu10.itb.fetch_misses                      76                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 25595                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         121584                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       160296                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     28416                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            16650                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       47515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2785                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        50072                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2089                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   25519                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 517                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           111934                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.432058                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.567733                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  80150     71.60%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1624      1.45%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2234      2.00%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   5203      4.65%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   7391      6.60%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    885      0.79%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   4865      4.35%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1240      1.11%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   8342      7.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             111934                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.233715                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.318397                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  12481                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               21141                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   25413                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1882                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  945                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2640                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 459                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               145640                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1901                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  945                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  13725                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8157                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        10074                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   25966                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2995                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               141594                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 320                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  596                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1341                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  473                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             94535                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              171821                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         159078                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12736                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               74313                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  20222                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          308                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6540                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              22119                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7946                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1433                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1137                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   121854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               501                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  117221                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             353                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         22622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          162                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       111934                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.047233                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.973644                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             80538     71.95%     71.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3870      3.46%     75.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              7041      6.29%     81.70% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              5844      5.22%     86.92% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3079      2.75%     89.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3111      2.78%     92.45% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              6182      5.52%     97.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1378      1.23%     99.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               891      0.80%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        111934                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1051     36.59%     36.59% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     36.59% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     36.59% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  79      2.75%     39.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                322     11.21%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     50.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  907     31.58%     82.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 513     17.86%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               83171     70.95%     70.96% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.16%     71.11% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     71.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2931      2.50%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1935      1.65%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.27% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              22192     18.93%     94.20% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              6802      5.80%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               117221                       # Type of FU issued
system.cpu10.iq.rate                         0.964115                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2872                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.024501                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           325716                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          131612                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       103429                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23885                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13402                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10423                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               107802                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12287                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            671                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3994                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2626                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  945                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3396                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1221                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            136579                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             274                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               22119                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7946                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              278                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1190                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          262                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          687                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                949                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              115705                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               21674                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1516                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       14224                       # number of nop insts executed
system.cpu10.iew.exec_refs                      28200                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  23626                       # Number of branches executed
system.cpu10.iew.exec_stores                     6526                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.951647                       # Inst execution rate
system.cpu10.iew.wb_sent                       114583                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      113852                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   66382                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   81232                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.936406                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.817190                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         23453                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             812                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        58350                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.917378                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.818097                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        33042     56.63%     56.63% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         6167     10.57%     67.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2921      5.01%     72.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1286      2.20%     74.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1640      2.81%     77.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3956      6.78%     84.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          593      1.02%     85.01% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3846      6.59%     91.60% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4899      8.40%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        58350                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             111879                       # Number of instructions committed
system.cpu10.commit.committedOps               111879                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        23445                       # Number of memory references committed
system.cpu10.commit.loads                       18125                       # Number of loads committed
system.cpu10.commit.membars                       152                       # Number of memory barriers committed
system.cpu10.commit.branches                    20943                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   94841                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1488                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        12150     10.86%     10.86% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          71212     63.65%     74.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.10%     74.61% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.57%     77.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.72%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.90% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         18277     16.34%     95.24% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5327      4.76%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          111879                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4899                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     187470                       # The number of ROB reads
system.cpu10.rob.rob_writes                    274172                       # The number of ROB writes
system.cpu10.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          9650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     978885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     99733                       # Number of Instructions Simulated
system.cpu10.committedOps                       99733                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.219095                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.219095                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.820281                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.820281                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 144297                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 77567                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   476                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  213                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             774                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.776016                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             22614                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             834                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           27.115108                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1010125291                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.776016                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.199625                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.199625                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          101776                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         101776                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        17858                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         17858                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4397                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4397                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           80                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           61                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        22255                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          22255                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        22255                       # number of overall hits
system.cpu10.dcache.overall_hits::total         22255                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1892                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1892                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          828                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           38                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           33                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2720                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2720                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2720                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2720                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    121109705                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    121109705                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     88483782                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     88483782                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1098732                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1098732                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       361608                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       361608                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        40565                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        40565                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    209593487                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    209593487                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    209593487                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    209593487                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        19750                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        19750                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5225                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5225                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        24975                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        24975                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        24975                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        24975                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.095797                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.095797                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.158469                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.158469                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.322034                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.322034                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.351064                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.351064                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.108909                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.108909                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.108909                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.108909                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 64011.471987                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 64011.471987                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 106864.471014                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 106864.471014                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        28914                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        28914                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 10957.818182                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10957.818182                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 77056.429044                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 77056.429044                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 77056.429044                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 77056.429044                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3518                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    25.867647                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          357                       # number of writebacks
system.cpu10.dcache.writebacks::total             357                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1059                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1059                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          560                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1619                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1619                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1619                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1619                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          833                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          833                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          268                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           25                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           33                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1101                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1101                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     36788978                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     36788978                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     22170493                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     22170493                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       242231                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       242231                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       325679                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       325679                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        38247                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        38247                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     58959471                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     58959471                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     58959471                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     58959471                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.042177                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.042177                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.051292                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.051292                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.211864                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.211864                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.351064                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.351064                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.044084                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.044084                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.044084                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.044084                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 44164.439376                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 44164.439376                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 82725.720149                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 82725.720149                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  9689.240000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9689.240000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9869.060606                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9869.060606                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 53550.836512                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 53550.836512                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 53550.836512                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 53550.836512                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             460                       # number of replacements
system.cpu10.icache.tags.tagsinuse          80.289392                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             24420                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             933                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           26.173633                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    80.289392                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.156815                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.156815                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           51959                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          51959                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        24420                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         24420                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        24420                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          24420                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        24420                       # number of overall hits
system.cpu10.icache.overall_hits::total         24420                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1093                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1093                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1093                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1093                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1093                       # number of overall misses
system.cpu10.icache.overall_misses::total         1093                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     45057280                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     45057280                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     45057280                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     45057280                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     45057280                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     45057280                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        25513                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        25513                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        25513                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        25513                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        25513                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        25513                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.042841                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.042841                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.042841                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.042841                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.042841                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.042841                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 41223.494968                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 41223.494968                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 41223.494968                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 41223.494968                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 41223.494968                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 41223.494968                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          460                       # number of writebacks
system.cpu10.icache.writebacks::total             460                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          160                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          160                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          160                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          933                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          933                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          933                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          933                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          933                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          933                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     32471699                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     32471699                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     32471699                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     32471699                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     32471699                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     32471699                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.036570                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.036570                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.036570                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.036570                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.036570                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.036570                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 34803.535906                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 34803.535906                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 34803.535906                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 34803.535906                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 34803.535906                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 34803.535906                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 32119                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           24527                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1466                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              22511                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 16085                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           71.453956                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3296                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           120                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      26987                       # DTB read hits
system.cpu11.dtb.read_misses                      407                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  27394                       # DTB read accesses
system.cpu11.dtb.write_hits                      9334                       # DTB write hits
system.cpu11.dtb.write_misses                      72                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9406                       # DTB write accesses
system.cpu11.dtb.data_hits                      36321                       # DTB hits
system.cpu11.dtb.data_misses                      479                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  36800                       # DTB accesses
system.cpu11.itb.fetch_hits                     29170                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 29249                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          82244                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       188500                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     32119                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            19390                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       58900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3211                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2093                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   29170                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 559                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            73085                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.579189                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.003375                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  35850     49.05%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1870      2.56%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3043      4.16%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   5689      7.78%     63.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   8489     11.62%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1213      1.66%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5159      7.06%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1674      2.29%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10098     13.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              73085                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.390533                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.291961                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12704                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               28509                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   28264                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2518                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1080                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3528                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 540                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               171062                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2250                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1080                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14331                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8997                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        15627                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   29053                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3987                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               166359                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 339                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  789                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1944                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  364                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            110639                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              200465                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         187683                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               86689                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  23950                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              552                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          529                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8894                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              28111                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11101                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2922                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2467                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   142689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               954                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  137245                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             413                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         27083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        73085                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.877882                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.319398                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             36150     49.46%     49.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5172      7.08%     56.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              7231      9.89%     66.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              6731      9.21%     75.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4662      6.38%     82.02% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3686      5.04%     87.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              6872      9.40%     96.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1540      2.11%     98.58% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1041      1.42%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         73085                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1310     29.92%     29.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     29.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     29.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  79      1.80%     31.73% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                312      7.13%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1675     38.26%     77.11% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1002     22.89%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               94238     68.66%     68.67% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                191      0.14%     68.81% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     68.81% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2930      2.13%     70.94% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     70.94% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     70.94% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1935      1.41%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.35% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              28177     20.53%     92.88% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9770      7.12%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               137245                       # Type of FU issued
system.cpu11.iq.rate                         1.668754                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4378                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.031899                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           328853                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          157299                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       122975                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23513                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13470                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               129538                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12081                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            973                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4715                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3284                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1080                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4075                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1305                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            160505                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             237                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               28111                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11101                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              498                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1258                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          320                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1101                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              135429                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               27394                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1816                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       16862                       # number of nop insts executed
system.cpu11.iew.exec_refs                      36800                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  26372                       # Number of branches executed
system.cpu11.iew.exec_stores                     9406                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.646673                       # Inst execution rate
system.cpu11.iew.wb_sent                       134280                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      133386                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   74676                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   92744                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.621833                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.805184                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         28382                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           765                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             941                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        68839                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.900710                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.803200                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        38586     56.05%     56.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7677     11.15%     67.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3536      5.14%     72.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1973      2.87%     75.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2283      3.32%     78.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4113      5.97%     84.50% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          547      0.79%     85.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3796      5.51%     90.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6328      9.19%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        68839                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             130843                       # Number of instructions committed
system.cpu11.commit.committedOps               130843                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        31213                       # Number of memory references committed
system.cpu11.commit.loads                       23396                       # Number of loads committed
system.cpu11.commit.membars                       367                       # Number of memory barriers committed
system.cpu11.commit.branches                    23204                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  111282                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2117                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        14287     10.92%     10.92% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          80051     61.18%     72.10% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.09%     72.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     72.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.20%     74.39% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.47%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         23763     18.16%     94.02% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7829      5.98%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          130843                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6328                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     220397                       # The number of ROB reads
system.cpu11.rob.rob_writes                    322685                       # The number of ROB writes
system.cpu11.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          9159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     967250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    116560                       # Number of Instructions Simulated
system.cpu11.committedOps                      116560                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.705594                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.705594                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.417246                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.417246                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 170521                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 92396                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   716                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  325                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             869                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.700347                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             30345                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             929                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           32.664155                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1113935762                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.700347                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.182818                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.182818                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          133633                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         133633                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        23125                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         23125                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6715                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6715                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          112                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           95                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           95                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        29840                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          29840                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        29840                       # number of overall hits
system.cpu11.dcache.overall_hits::total         29840                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1995                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1995                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          955                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          955                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           63                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           50                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2950                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2950                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2950                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2950                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    115402789                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    115402789                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     89704200                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     89704200                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       980514                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       980514                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       671061                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       671061                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        55632                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        55632                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    205106989                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    205106989                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    205106989                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    205106989                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        25120                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        25120                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7670                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7670                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        32790                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        32790                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        32790                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        32790                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.079419                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.079419                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.124511                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.124511                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.360000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.360000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.344828                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.344828                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.089966                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.089966                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.089966                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.089966                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 57846.009524                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 57846.009524                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 93931.099476                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 93931.099476                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 15563.714286                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 15563.714286                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 13421.220000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 13421.220000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 69527.792881                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 69527.792881                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 69527.792881                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 69527.792881                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2371                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             125                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    18.968000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          411                       # number of writebacks
system.cpu11.dcache.writebacks::total             411                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1035                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1035                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          642                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          642                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           21                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1677                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1677                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1677                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1677                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          960                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          960                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          313                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           42                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           50                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1273                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1273                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1273                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36780865                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36780865                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     23178822                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     23178822                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       512278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       512278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       615429                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       615429                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        53314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        53314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     59959687                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     59959687                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     59959687                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     59959687                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.038217                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038217                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.040808                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.040808                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.240000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.038823                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.038823                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.038823                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.038823                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 38313.401042                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 38313.401042                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 74053.744409                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 74053.744409                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 12197.095238                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12197.095238                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 12308.580000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 12308.580000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 47101.089552                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 47101.089552                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 47101.089552                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 47101.089552                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             562                       # number of replacements
system.cpu11.icache.tags.tagsinuse          76.998256                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             27964                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1050                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           26.632381                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    76.998256                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.150387                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.150387                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           59384                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          59384                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        27964                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         27964                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        27964                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          27964                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        27964                       # number of overall hits
system.cpu11.icache.overall_hits::total         27964                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1203                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1203                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1203                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1203                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1203                       # number of overall misses
system.cpu11.icache.overall_misses::total         1203                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     41158408                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     41158408                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     41158408                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     41158408                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     41158408                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     41158408                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        29167                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        29167                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        29167                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        29167                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        29167                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        29167                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.041245                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.041245                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.041245                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.041245                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.041245                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.041245                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 34213.140482                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34213.140482                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 34213.140482                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34213.140482                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 34213.140482                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34213.140482                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          562                       # number of writebacks
system.cpu11.icache.writebacks::total             562                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          153                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          153                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          153                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1050                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1050                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1050                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1050                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1050                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     30999773                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     30999773                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     30999773                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     30999773                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     30999773                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     30999773                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.036000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.036000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.036000                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.036000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.036000                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.036000                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29523.593333                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29523.593333                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29523.593333                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29523.593333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29523.593333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29523.593333                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 29659                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           23399                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1164                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              21456                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 14875                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           69.327927                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2733                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      23045                       # DTB read hits
system.cpu12.dtb.read_misses                      411                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  23456                       # DTB read accesses
system.cpu12.dtb.write_hits                      7496                       # DTB write hits
system.cpu12.dtb.write_misses                      33                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  7529                       # DTB write accesses
system.cpu12.dtb.data_hits                      30541                       # DTB hits
system.cpu12.dtb.data_misses                      444                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  30985                       # DTB accesses
system.cpu12.itb.fetch_hits                     25584                       # ITB hits
system.cpu12.itb.fetch_misses                      71                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 25655                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         122614                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             7592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       170930                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     29659                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            17611                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       55492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2593                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        48949                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2095                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   25584                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 419                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           115636                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.478173                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.617591                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  82073     70.98%     70.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1615      1.40%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2994      2.59%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   4803      4.15%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   7776      6.72%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    789      0.68%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   4396      3.80%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   2027      1.75%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9163      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             115636                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.241889                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.394050                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  10354                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               27503                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   25673                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2242                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  915                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2902                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 393                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               155270                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1660                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  915                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  11746                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9194                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        14510                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   26391                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3931                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               150960                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 335                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  830                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1777                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  505                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            100958                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              184886                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         172218                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12663                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               79318                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  21640                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              493                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          473                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    8699                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              24070                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              9144                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2343                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2097                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   130261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               819                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  125073                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             337                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         24711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        11989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          219                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       115636                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.081610                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.989041                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             82083     70.98%     70.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4628      4.00%     74.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6763      5.85%     80.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              5588      4.83%     85.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              4211      3.64%     89.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3932      3.40%     92.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              6244      5.40%     98.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1309      1.13%     99.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               878      0.76%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        115636                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1095     29.48%     29.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     29.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  90      2.42%     31.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                341      9.18%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     41.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1442     38.83%     79.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 746     20.09%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               88188     70.51%     70.51% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                187      0.15%     70.66% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     70.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2915      2.33%     72.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1926      1.54%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.53% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              24087     19.26%     93.79% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              7766      6.21%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               125073                       # Type of FU issued
system.cpu12.iq.rate                         1.020055                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3714                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.029695                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           346128                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          142478                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       111355                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23705                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13352                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10380                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               116577                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12206                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            575                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4323                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2865                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  915                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3538                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1518                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            146072                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             248                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               24070                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               9144                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              444                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1493                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          282                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          645                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                927                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              123625                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               23456                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1448                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       14992                       # number of nop insts executed
system.cpu12.iew.exec_refs                      30985                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  24455                       # Number of branches executed
system.cpu12.iew.exec_stores                     7529                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.008245                       # Inst execution rate
system.cpu12.iew.wb_sent                       122498                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      121735                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   69531                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   86525                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.992831                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.803594                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         25660                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             783                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        62880                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.892207                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.797915                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        35451     56.38%     56.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         6852     10.90%     67.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3230      5.14%     72.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1730      2.75%     75.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2246      3.57%     78.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         3517      5.59%     84.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          666      1.06%     85.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         3589      5.71%     91.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5599      8.90%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        62880                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             118982                       # Number of instructions committed
system.cpu12.commit.committedOps               118982                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        26026                       # Number of memory references committed
system.cpu12.commit.loads                       19747                       # Number of loads committed
system.cpu12.commit.membars                       271                       # Number of memory barriers committed
system.cpu12.commit.branches                    21588                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  101233                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1716                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        12617     10.60%     10.60% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          75148     63.16%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.09%     73.86% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.42%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.61%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.89% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         20018     16.82%     94.72% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6288      5.28%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          118982                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5599                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     200623                       # The number of ROB reads
system.cpu12.rob.rob_writes                    293088                       # The number of ROB writes
system.cpu12.timesIdled                           148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     977855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    106369                       # Number of Instructions Simulated
system.cpu12.committedOps                      106369                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.152723                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.152723                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.867511                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.867511                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 157008                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 83952                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11115                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8135                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   670                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  217                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             706                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.850102                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             25048                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             766                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           32.699739                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1113946193                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.850102                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.169533                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.169533                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          112957                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         112957                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        19321                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         19321                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5393                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5393                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           86                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           59                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        24714                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          24714                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        24714                       # number of overall hits
system.cpu12.dcache.overall_hits::total         24714                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2233                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2233                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          788                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          788                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           38                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3021                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3021                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3021                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3021                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    141372502                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    141372502                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     88920720                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     88920720                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       968924                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       968924                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       436943                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       436943                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       152988                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       152988                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    230293222                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    230293222                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    230293222                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    230293222                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        21554                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        21554                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         6181                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6181                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        27735                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        27735                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        27735                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        27735                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.103600                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.103600                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.127487                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.127487                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.312000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.312000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.391753                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.391753                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.108924                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.108924                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.108924                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.108924                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 63310.569637                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 63310.569637                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 112843.553299                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 112843.553299                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 24844.205128                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 24844.205128                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11498.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11498.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 76230.791791                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 76230.791791                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 76230.791791                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 76230.791791                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2443                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.529412                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          357                       # number of writebacks
system.cpu12.dcache.writebacks::total             357                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1291                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1291                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          533                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          533                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1824                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1824                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1824                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1824                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          942                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          255                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          255                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           26                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           36                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1197                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1197                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1197                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1197                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     38790571                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     38790571                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22724497                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22724497                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       268888                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       268888                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       397537                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       397537                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       150670                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       150670                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     61515068                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     61515068                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     61515068                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     61515068                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.043704                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.043704                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.041255                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.041255                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.208000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.208000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.371134                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.371134                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.043158                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.043158                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.043158                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.043158                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 41178.950106                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 41178.950106                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 89115.674510                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 89115.674510                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 10341.846154                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10341.846154                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 11042.694444                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 11042.694444                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 51391.034252                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 51391.034252                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 51391.034252                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 51391.034252                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             295                       # number of replacements
system.cpu12.icache.tags.tagsinuse          69.951328                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             24721                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             755                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           32.743046                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    69.951328                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.136624                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.136624                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           51917                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          51917                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        24721                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         24721                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        24721                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          24721                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        24721                       # number of overall hits
system.cpu12.icache.overall_hits::total         24721                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          860                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          860                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          860                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          860                       # number of overall misses
system.cpu12.icache.overall_misses::total          860                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     31647653                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     31647653                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     31647653                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     31647653                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     31647653                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     31647653                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        25581                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        25581                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        25581                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        25581                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        25581                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        25581                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.033619                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.033619                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.033619                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.033619                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.033619                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.033619                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 36799.596512                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 36799.596512                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 36799.596512                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 36799.596512                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 36799.596512                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 36799.596512                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          295                       # number of writebacks
system.cpu12.icache.writebacks::total             295                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          105                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          105                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          105                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          755                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          755                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          755                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     24319296                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     24319296                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     24319296                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     24319296                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     24319296                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     24319296                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.029514                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.029514                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.029514                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.029514                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.029514                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.029514                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 32210.988079                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 32210.988079                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 32210.988079                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 32210.988079                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 32210.988079                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 32210.988079                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 38462                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           28053                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1492                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              27502                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 19339                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           70.318522                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  4627                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           140                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      31200                       # DTB read hits
system.cpu13.dtb.read_misses                      443                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  31643                       # DTB read accesses
system.cpu13.dtb.write_hits                     11039                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 11074                       # DTB write accesses
system.cpu13.dtb.data_hits                      42239                       # DTB hits
system.cpu13.dtb.data_misses                      478                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  42717                       # DTB accesses
system.cpu13.itb.fetch_hits                     34709                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 34782                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         143845                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       218910                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     38462                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            23983                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       63794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3293                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        50834                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2035                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   34709                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 543                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           129908                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.685116                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.692104                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  85865     66.10%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2473      1.90%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3603      2.77%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   6502      5.01%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  10684      8.22%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1811      1.39%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   6034      4.64%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1758      1.35%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  11178      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             129908                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.267385                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.521846                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13385                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               27003                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   35025                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2545                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1116                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               4961                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 551                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               201203                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2357                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1116                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15122                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8499                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        14545                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   35736                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4056                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               196078                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  453                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 2082                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  404                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            129703                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              232922                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         220150                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12766                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              103476                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  26227                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              510                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          488                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8483                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              32418                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             12867                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3210                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1624                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   167269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               901                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  161438                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             536                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         29314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          177                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       129908                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.242710                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.093207                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             86535     66.61%     66.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5955      4.58%     71.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8801      6.77%     77.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              7910      6.09%     84.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5128      3.95%     88.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4763      3.67%     91.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              7337      5.65%     97.32% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2030      1.56%     98.88% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1449      1.12%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        129908                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1331     30.91%     30.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  83      1.93%     32.84% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     32.84% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     32.84% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                316      7.34%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     40.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1482     34.42%     74.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1094     25.41%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              112383     69.61%     69.62% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                181      0.11%     69.73% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.73% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2935      1.82%     71.55% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.55% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.55% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1928      1.19%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              32449     20.10%     92.84% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             11558      7.16%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               161438                       # Type of FU issued
system.cpu13.iq.rate                         1.122305                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4306                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.026673                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           433861                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          184109                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       146807                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23765                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13436                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               153514                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12226                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1713                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5082                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3653                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          854                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1116                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3800                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1043                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            189128                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             346                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               32418                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              12867                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              458                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1005                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          338                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          799                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1137                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              159449                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               31644                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1989                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       20958                       # number of nop insts executed
system.cpu13.iew.exec_refs                      42718                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  32277                       # Number of branches executed
system.cpu13.iew.exec_stores                    11074                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.108478                       # Inst execution rate
system.cpu13.iew.wb_sent                       158271                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      157221                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   89168                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  110942                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.092989                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.803735                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         30967                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             962                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        74563                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.102732                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.923589                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        39585     53.09%     53.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         8088     10.85%     63.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4451      5.97%     69.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2039      2.73%     72.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2675      3.59%     76.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         4324      5.80%     82.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          958      1.28%     83.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         3933      5.27%     88.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         8510     11.41%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        74563                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             156786                       # Number of instructions committed
system.cpu13.commit.committedOps               156786                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        36550                       # Number of memory references committed
system.cpu13.commit.loads                       27336                       # Number of loads committed
system.cpu13.commit.membars                       355                       # Number of memory barriers committed
system.cpu13.commit.branches                    28740                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  133692                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               3308                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        17934     11.44%     11.44% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          97021     61.88%     73.32% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.07%     73.39% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.39% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.84%     75.23% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.22%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         27691     17.66%     94.11% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         9229      5.89%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          156786                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                8510                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     252506                       # The number of ROB reads
system.cpu13.rob.rob_writes                    380019                       # The number of ROB writes
system.cpu13.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         13937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     956624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    138856                       # Number of Instructions Simulated
system.cpu13.committedOps                      138856                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.035929                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.035929                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.965317                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.965317                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 200329                       # number of integer regfile reads
system.cpu13.int_regfile_writes                110093                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   962                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  516                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1032                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.789771                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             34975                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1092                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           32.028388                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1113983281                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.789771                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.152965                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.152965                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          153148                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         153148                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        26355                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         26355                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         7976                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         7976                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          206                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          206                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          177                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        34331                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          34331                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        34331                       # number of overall hits
system.cpu13.dcache.overall_hits::total         34331                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2098                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2098                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          995                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          995                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           71                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           64                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3093                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3093                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3093                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3093                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    109629810                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    109629810                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     86427711                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     86427711                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1182180                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1182180                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       688446                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       688446                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       202825                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       202825                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    196057521                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    196057521                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    196057521                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    196057521                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        28453                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        28453                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         8971                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         8971                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          241                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          241                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        37424                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        37424                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        37424                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        37424                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.073736                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.073736                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.110913                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.110913                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.256318                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.256318                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.265560                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.265560                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.082647                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.082647                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.082647                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.082647                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 52254.437560                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 52254.437560                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 86862.021106                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 86862.021106                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 16650.422535                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 16650.422535                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10756.968750                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10756.968750                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 63387.494665                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 63387.494665                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 63387.494665                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 63387.494665                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2132                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    18.222222                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          526                       # number of writebacks
system.cpu13.dcache.writebacks::total             526                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          975                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          975                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          682                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          682                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           17                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1657                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1657                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1657                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1657                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1123                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1123                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          313                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           54                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           64                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1436                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1436                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1436                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1436                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     34435049                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     34435049                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21500590                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21500590                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       558638                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       558638                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       615429                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       615429                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       201666                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       201666                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     55935639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     55935639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     55935639                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     55935639                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.039469                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.039469                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.034890                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.034890                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.194946                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.194946                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.265560                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.265560                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.038371                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.038371                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.038371                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.038371                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 30663.445236                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 30663.445236                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 68691.980831                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 68691.980831                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10345.148148                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10345.148148                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9616.078125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9616.078125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 38952.394847                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 38952.394847                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 38952.394847                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 38952.394847                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             608                       # number of replacements
system.cpu13.icache.tags.tagsinuse          65.425808                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             33455                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1074                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           31.149907                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    65.425808                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.127785                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.127785                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           70484                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          70484                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        33455                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33455                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        33455                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33455                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        33455                       # number of overall hits
system.cpu13.icache.overall_hits::total         33455                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1250                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1250                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1250                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1250                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1250                       # number of overall misses
system.cpu13.icache.overall_misses::total         1250                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     55833665                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     55833665                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     55833665                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     55833665                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     55833665                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     55833665                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34705                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34705                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34705                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34705                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34705                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34705                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.036018                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.036018                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.036018                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.036018                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.036018                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.036018                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 44666.932000                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 44666.932000                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 44666.932000                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 44666.932000                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 44666.932000                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 44666.932000                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          608                       # number of writebacks
system.cpu13.icache.writebacks::total             608                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          176                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          176                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          176                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1074                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1074                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1074                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1074                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     41426136                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     41426136                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     41426136                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     41426136                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     41426136                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     41426136                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.030947                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.030947                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.030947                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.030947                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.030947                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.030947                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 38571.821229                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 38571.821229                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 38571.821229                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 38571.821229                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 38571.821229                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 38571.821229                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 22571                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           19165                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             912                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              16945                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 11197                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           66.078489                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1433                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      18651                       # DTB read hits
system.cpu14.dtb.read_misses                      321                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  18972                       # DTB read accesses
system.cpu14.dtb.write_hits                      5946                       # DTB write hits
system.cpu14.dtb.write_misses                      37                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  5983                       # DTB write accesses
system.cpu14.dtb.data_hits                      24597                       # DTB hits
system.cpu14.dtb.data_misses                      358                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  24955                       # DTB accesses
system.cpu14.itb.fetch_hits                     19709                       # ITB hits
system.cpu14.itb.fetch_misses                      76                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 19785                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          65354                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             7430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       133082                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     22571                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            12630                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       44905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2017                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2276                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   19709                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 426                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            55889                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.381184                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.993005                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  30206     54.05%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1003      1.79%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1578      2.82%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   4525      8.10%     66.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   5780     10.34%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    499      0.89%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3620      6.48%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1411      2.52%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   7267     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              55889                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.345365                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.036325                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   9878                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               23650                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   19936                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1746                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  669                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1496                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 355                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               122747                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1395                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  669                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  10917                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6650                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        14141                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   20566                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2936                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               120251                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 323                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  417                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1312                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  215                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             81216                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              150518                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         137774                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12737                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               67427                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  13789                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              382                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          356                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6625                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              18839                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              6838                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            1829                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1980                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   105001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               644                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  102582                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             336                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         15004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         7416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        55889                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.835460                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.341370                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             29143     52.14%     52.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              3276      5.86%     58.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              4905      8.78%     66.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              5293      9.47%     76.25% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3027      5.42%     81.67% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2474      4.43%     86.10% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              5970     10.68%     96.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1089      1.95%     98.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               712      1.27%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         55889                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1026     29.25%     29.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  68      1.94%     31.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     31.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     31.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                341      9.72%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     40.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1415     40.34%     81.24% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 658     18.76%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               71892     70.08%     70.09% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                183      0.18%     70.26% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.26% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2934      2.86%     73.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1929      1.88%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.01% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              19491     19.00%     94.01% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              6149      5.99%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               102582                       # Type of FU issued
system.cpu14.iq.rate                         1.569636                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3508                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.034197                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           240985                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          107215                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        89452                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23912                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13456                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                93784                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12302                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            272                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2397                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1473                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  669                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2050                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1130                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            116836                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             180                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               18839                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               6838                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              348                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1112                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                682                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              101570                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               18973                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1012                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       11191                       # number of nop insts executed
system.cpu14.iew.exec_refs                      24956                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  19498                       # Number of branches executed
system.cpu14.iew.exec_stores                     5983                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.554151                       # Inst execution rate
system.cpu14.iew.wb_sent                       100451                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       99854                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   57267                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   70271                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.527894                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.814945                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         15372                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             573                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        53526                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.886877                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.754790                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        30100     56.23%     56.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         5917     11.05%     67.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2326      4.35%     71.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1278      2.39%     74.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2295      4.29%     78.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3538      6.61%     84.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          521      0.97%     85.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         3810      7.12%     93.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         3741      6.99%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        53526                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             100997                       # Number of instructions committed
system.cpu14.commit.committedOps               100997                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        21807                       # Number of memory references committed
system.cpu14.commit.loads                       16442                       # Number of loads committed
system.cpu14.commit.membars                       267                       # Number of memory barriers committed
system.cpu14.commit.branches                    17808                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   85486                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                945                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        10360     10.26%     10.26% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          63648     63.02%     73.28% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.11%     73.39% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.39% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.85%     76.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.90%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         16709     16.54%     94.69% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         5367      5.31%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          100997                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                3741                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     165140                       # The number of ROB reads
system.cpu14.rob.rob_writes                    235083                       # The number of ROB writes
system.cpu14.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          9465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     984596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     90641                       # Number of Instructions Simulated
system.cpu14.committedOps                       90641                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.721020                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.721020                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.386924                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.386924                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 129410                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 67228                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   223                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             499                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.917668                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             20893                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             558                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           37.442652                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1114021528                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.917668                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.139339                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.139339                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           92300                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          92300                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        16023                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         16023                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         4458                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4458                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           40                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           25                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        20481                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          20481                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        20481                       # number of overall hits
system.cpu14.dcache.overall_hits::total         20481                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1470                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1470                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          865                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          865                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           17                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           17                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2335                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2335                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2335                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2335                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    110926731                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    110926731                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     87050102                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     87050102                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       609634                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       609634                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       150670                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       150670                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       156465                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       156465                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    197976833                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    197976833                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    197976833                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    197976833                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        17493                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        17493                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         5323                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5323                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        22816                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        22816                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        22816                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        22816                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.084034                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.084034                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.162502                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.162502                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.298246                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.298246                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.404762                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.404762                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.102340                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.102340                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.102340                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.102340                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 75460.361224                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 75460.361224                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 100635.956069                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 100635.956069                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 35860.823529                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 35860.823529                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  8862.941176                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  8862.941176                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 84786.652248                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 84786.652248                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 84786.652248                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 84786.652248                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3476                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.966667                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          294                       # number of writebacks
system.cpu14.dcache.writebacks::total             294                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          959                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          572                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          572                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            8                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1531                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1531                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1531                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1531                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          511                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          511                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          293                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          293                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           17                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          804                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          804                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     32260765                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     32260765                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     22805630                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     22805630                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        66063                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        66063                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       132126                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       132126                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       155306                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       155306                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     55066395                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     55066395                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     55066395                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     55066395                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.029212                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.029212                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.055044                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.055044                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.404762                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.404762                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.035238                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.035238                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.035238                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.035238                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 63132.612524                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 63132.612524                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 77834.914676                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 77834.914676                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7340.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7340.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  7772.117647                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  7772.117647                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 68490.541045                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 68490.541045                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 68490.541045                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 68490.541045                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             274                       # number of replacements
system.cpu14.icache.tags.tagsinuse          60.958889                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             18855                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             734                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           25.688011                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    60.958889                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.119060                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.119060                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           40146                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          40146                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        18855                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         18855                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        18855                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          18855                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        18855                       # number of overall hits
system.cpu14.icache.overall_hits::total         18855                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          851                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          851                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          851                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          851                       # number of overall misses
system.cpu14.icache.overall_misses::total          851                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     38703643                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     38703643                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     38703643                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     38703643                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     38703643                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     38703643                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        19706                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        19706                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        19706                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        19706                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        19706                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        19706                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.043185                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.043185                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.043185                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.043185                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.043185                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.043185                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 45480.191539                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 45480.191539                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 45480.191539                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 45480.191539                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 45480.191539                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 45480.191539                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          274                       # number of writebacks
system.cpu14.icache.writebacks::total             274                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          117                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          117                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          117                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          734                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          734                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          734                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          734                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     28124291                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     28124291                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     28124291                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     28124291                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     28124291                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     28124291                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.037248                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.037248                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.037248                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.037248                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.037248                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.037248                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 38316.472752                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 38316.472752                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 38316.472752                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 38316.472752                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 38316.472752                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 38316.472752                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7114                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5628                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             641                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5753                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1895                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.939336                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   558                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6155                       # DTB read hits
system.cpu15.dtb.read_misses                      309                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6464                       # DTB read accesses
system.cpu15.dtb.write_hits                      3197                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3223                       # DTB write accesses
system.cpu15.dtb.data_hits                       9352                       # DTB hits
system.cpu15.dtb.data_misses                      335                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9687                       # DTB accesses
system.cpu15.itb.fetch_hits                      6158                       # ITB hits
system.cpu15.itb.fetch_misses                      74                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6232                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          87017                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        54637                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7114                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2453                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       19192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1439                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        51164                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2206                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    6158                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 266                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            77922                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.701176                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.104521                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  68805     88.30%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    623      0.80%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    530      0.68%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    763      0.98%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1188      1.52%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    312      0.40%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    483      0.62%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    289      0.37%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4929      6.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              77922                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.081754                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.627889                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6818                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               12394                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5913                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1144                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  489                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                600                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                46870                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 970                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  489                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7474                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7093                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3908                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6333                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1461                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                45009                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  506                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  364                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                   97                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             33433                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               64481                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          51729                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12748                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22135                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11298                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4217                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6138                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3876                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             250                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            342                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38680                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             268                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         12106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         5911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        77922                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.496394                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.538374                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             68366     87.74%     87.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1716      2.20%     89.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1353      1.74%     91.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1037      1.33%     93.01% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1345      1.73%     94.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               897      1.15%     95.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1810      2.32%     98.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               762      0.98%     99.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               636      0.82%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         77922                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   955     49.23%     49.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     49.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  86      4.43%     53.76% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                346     17.84%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     71.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  437     22.53%     94.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 114      5.88%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23604     61.02%     61.03% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                203      0.52%     61.56% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2930      7.57%     69.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     69.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     69.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      4.98%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.12% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6696     17.31%     91.43% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3316      8.57%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38680                       # Type of FU issued
system.cpu15.iq.rate                         0.444511                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1940                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.050155                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           133516                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           39593                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25918                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23974                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13402                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10388                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                28268                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12348                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1708                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1067                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          932                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  489                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1805                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1840                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             42223                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6138                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3876                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1814                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          103                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          392                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                495                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37848                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6464                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             832                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1353                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9687                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4900                       # Number of branches executed
system.cpu15.iew.exec_stores                     3223                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.434949                       # Inst execution rate
system.cpu15.iew.wb_sent                        36821                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       36306                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21422                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   30434                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.417229                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.703884                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         12073                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             411                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        24909                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.187242                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.498407                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        18782     75.40%     75.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          855      3.43%     78.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1098      4.41%     83.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          595      2.39%     85.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          616      2.47%     88.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          258      1.04%     89.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          207      0.83%     89.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          243      0.98%     90.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2255      9.05%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        24909                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29573                       # Number of instructions committed
system.cpu15.commit.committedOps                29573                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7239                       # Number of memory references committed
system.cpu15.commit.loads                        4430                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3507                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24117                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                216                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          813      2.75%      2.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16594     56.11%     58.86% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.73%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.49%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4446     15.03%     90.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2809      9.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29573                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2255                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      63468                       # The number of ROB reads
system.cpu15.rob.rob_writes                     85130                       # The number of ROB writes
system.cpu15.timesIdled                           125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          9095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1013452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28764                       # Number of Instructions Simulated
system.cpu15.committedOps                       28764                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.025205                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.025205                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.330556                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.330556                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  44444                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 20186                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    80                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             398                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.957033                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6090                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           13.384615                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1112001391                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.957033                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.124329                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.124329                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           32135                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          32135                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3782                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3782                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2305                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2305                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           12                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6087                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6087                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6087                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6087                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1298                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1298                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          484                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1782                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1782                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1782                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1782                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     98543975                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     98543975                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     69847068                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     69847068                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       290909                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       290909                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        76494                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        76494                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    168391043                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    168391043                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    168391043                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    168391043                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5080                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5080                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7869                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7869                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7869                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7869                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.255512                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.255512                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.173539                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.173539                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.226458                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.226458                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.226458                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.226458                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 75919.857473                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 75919.857473                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 144312.123967                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 144312.123967                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 72727.250000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 72727.250000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  9561.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9561.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 94495.534792                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 94495.534792                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 94495.534792                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 94495.534792                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2567                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    25.166667                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu15.dcache.writebacks::total             228                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          920                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          920                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          368                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1288                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1288                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1288                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1288                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          378                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          494                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          494                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     30241787                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     30241787                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     16791575                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     16791575                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        67222                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        67222                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     47033362                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     47033362                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     47033362                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     47033362                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.074409                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.074409                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.062778                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.062778                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.062778                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.062778                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 80004.727513                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 80004.727513                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 144754.956897                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 144754.956897                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8402.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8402.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 95209.234818                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 95209.234818                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 95209.234818                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 95209.234818                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              76                       # number of replacements
system.cpu15.icache.tags.tagsinuse          48.155487                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5625                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.070815                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    48.155487                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.094054                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.094054                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12782                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12782                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5625                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5625                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5625                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5625                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5625                       # number of overall hits
system.cpu15.icache.overall_hits::total          5625                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          533                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          533                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          533                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          533                       # number of overall misses
system.cpu15.icache.overall_misses::total          533                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     28178766                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     28178766                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     28178766                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     28178766                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     28178766                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     28178766                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6158                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6158                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6158                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6158                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6158                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6158                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.086554                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.086554                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.086554                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.086554                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.086554                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.086554                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 52868.228893                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 52868.228893                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 52868.228893                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 52868.228893                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 52868.228893                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 52868.228893                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu15.icache.writebacks::total              76                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           67                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           67                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           67                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          466                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          466                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          466                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21206222                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21206222                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21206222                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21206222                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21206222                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21206222                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.075674                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.075674                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.075674                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.075674                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.075674                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.075674                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 45506.914163                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 45506.914163                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 45506.914163                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 45506.914163                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 45506.914163                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 45506.914163                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1687                       # number of replacements
system.l2.tags.tagsinuse                  4125.447707                       # Cycle average of tags in use
system.l2.tags.total_refs                       50541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.383001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2311.737394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1209.301072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      449.829768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.313026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.549310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.328073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.682003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        2.079347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        5.342734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.537005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.891772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        4.392338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.195238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        7.173888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.755855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.504083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.079415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.676944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.825015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.554248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.570273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.193027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.464048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.409083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.681623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.479430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.119833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        4.485663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.126181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        1.561259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.466937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.677048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.464774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.141097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.251797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5026                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1774                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.470093                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    598409                       # Number of tag accesses
system.l2.tags.data_accesses                   598409                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        15998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15998                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6696                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6696                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3152                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          1096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16683                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13093                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8900                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 550                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 692                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 412                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1096                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 861                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 970                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 689                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 530                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 399                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 257                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 480                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 504                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 845                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 551                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 976                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 957                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 748                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 654                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 273                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32928                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5934                       # number of overall hits
system.l2.overall_hits::cpu00.data               8900                       # number of overall hits
system.l2.overall_hits::cpu01.inst                729                       # number of overall hits
system.l2.overall_hits::cpu01.data                599                       # number of overall hits
system.l2.overall_hits::cpu02.inst                800                       # number of overall hits
system.l2.overall_hits::cpu02.data                550                       # number of overall hits
system.l2.overall_hits::cpu03.inst                692                       # number of overall hits
system.l2.overall_hits::cpu03.data                412                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1096                       # number of overall hits
system.l2.overall_hits::cpu04.data                861                       # number of overall hits
system.l2.overall_hits::cpu05.inst                970                       # number of overall hits
system.l2.overall_hits::cpu05.data                689                       # number of overall hits
system.l2.overall_hits::cpu06.inst                530                       # number of overall hits
system.l2.overall_hits::cpu06.data                354                       # number of overall hits
system.l2.overall_hits::cpu07.inst                399                       # number of overall hits
system.l2.overall_hits::cpu07.data                257                       # number of overall hits
system.l2.overall_hits::cpu08.inst                480                       # number of overall hits
system.l2.overall_hits::cpu08.data                264                       # number of overall hits
system.l2.overall_hits::cpu09.inst                504                       # number of overall hits
system.l2.overall_hits::cpu09.data                275                       # number of overall hits
system.l2.overall_hits::cpu10.inst                845                       # number of overall hits
system.l2.overall_hits::cpu10.data                551                       # number of overall hits
system.l2.overall_hits::cpu11.inst                976                       # number of overall hits
system.l2.overall_hits::cpu11.data                622                       # number of overall hits
system.l2.overall_hits::cpu12.inst                697                       # number of overall hits
system.l2.overall_hits::cpu12.data                506                       # number of overall hits
system.l2.overall_hits::cpu13.inst                957                       # number of overall hits
system.l2.overall_hits::cpu13.data                748                       # number of overall hits
system.l2.overall_hits::cpu14.inst                654                       # number of overall hits
system.l2.overall_hits::cpu14.data                384                       # number of overall hits
system.l2.overall_hits::cpu15.inst                420                       # number of overall hits
system.l2.overall_hits::cpu15.data                273                       # number of overall hits
system.l2.overall_hits::total                   32928                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                752                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5861                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst          128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3262                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1561                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1966                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5917                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               252                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10684                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1966                       # number of overall misses
system.l2.overall_misses::cpu00.data             5917                       # number of overall misses
system.l2.overall_misses::cpu01.inst              252                       # number of overall misses
system.l2.overall_misses::cpu01.data              114                       # number of overall misses
system.l2.overall_misses::cpu02.inst               78                       # number of overall misses
system.l2.overall_misses::cpu02.data              101                       # number of overall misses
system.l2.overall_misses::cpu03.inst               76                       # number of overall misses
system.l2.overall_misses::cpu03.data              118                       # number of overall misses
system.l2.overall_misses::cpu04.inst               65                       # number of overall misses
system.l2.overall_misses::cpu04.data              110                       # number of overall misses
system.l2.overall_misses::cpu05.inst              107                       # number of overall misses
system.l2.overall_misses::cpu05.data               90                       # number of overall misses
system.l2.overall_misses::cpu06.inst              128                       # number of overall misses
system.l2.overall_misses::cpu06.data              109                       # number of overall misses
system.l2.overall_misses::cpu07.inst               36                       # number of overall misses
system.l2.overall_misses::cpu07.data               80                       # number of overall misses
system.l2.overall_misses::cpu08.inst               41                       # number of overall misses
system.l2.overall_misses::cpu08.data               87                       # number of overall misses
system.l2.overall_misses::cpu09.inst               50                       # number of overall misses
system.l2.overall_misses::cpu09.data               81                       # number of overall misses
system.l2.overall_misses::cpu10.inst               88                       # number of overall misses
system.l2.overall_misses::cpu10.data              115                       # number of overall misses
system.l2.overall_misses::cpu11.inst               74                       # number of overall misses
system.l2.overall_misses::cpu11.data              104                       # number of overall misses
system.l2.overall_misses::cpu12.inst               58                       # number of overall misses
system.l2.overall_misses::cpu12.data              113                       # number of overall misses
system.l2.overall_misses::cpu13.inst              117                       # number of overall misses
system.l2.overall_misses::cpu13.data              102                       # number of overall misses
system.l2.overall_misses::cpu14.inst               80                       # number of overall misses
system.l2.overall_misses::cpu14.data              109                       # number of overall misses
system.l2.overall_misses::cpu15.inst               46                       # number of overall misses
system.l2.overall_misses::cpu15.data               72                       # number of overall misses
system.l2.overall_misses::total                 10684                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        53314                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        35929                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        34770                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        34770                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        17385                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        33611                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        53314                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        34770                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        68381                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       401014                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        33611                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        17385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        17385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        18544                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        17385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       104310                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1113812908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11666494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11434694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11926110                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10996592                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10390435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11430343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9198400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9769211                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9049472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11275911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11301409                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11952767                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11268957                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11056860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9054108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1275584671                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    427760243                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     52521156                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     14885037                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     14186160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     11865842                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     21653597                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     25197819                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      6367546                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      6617609                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9211732                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     16117054                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13578844                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     10417092                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     23379348                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     14675258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8726111                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    677160448                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    181308165                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12822017                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     10224698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     12986595                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     12628464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8959070                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12099960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8237013                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8118795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7651718                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     12539221                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     10404343                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     11851934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10243242                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11986378                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6556463                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    338618076                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    427760243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1295121073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     52521156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     24488511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     14885037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     21659392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     14186160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     24912705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     11865842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     23625056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     21653597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19349505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     25197819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23530303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      6367546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     17435413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      6617609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     17888006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9211732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16701190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     16117054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     23815132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13578844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21705752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     10417092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     23804701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     23379348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21512199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     14675258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23043238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8726111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     15610571                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2291363195                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    427760243                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1295121073                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     52521156                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     24488511                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     14885037                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     21659392                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     14186160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     24912705                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     11865842                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     23625056                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     21653597                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19349505                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     25197819                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23530303                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      6367546                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     17435413                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      6617609                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     17888006                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9211732                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16701190                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     16117054                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     23815132                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13578844                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21705752                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     10417092                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     23804701                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     23379348                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21512199                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     14675258                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23043238                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8726111                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     15610571                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2291363195                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        15998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6696                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6696                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              863                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         1161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7900                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14817                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             713                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             878                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             651                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             768                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             530                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1077                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             779                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             463                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             337                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             521                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             933                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             666                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1050                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             619                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             850                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             734                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             493                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43612                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7900                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14817                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            713                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            878                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            651                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            768                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            530                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1077                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            779                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            463                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            337                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            521                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            933                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            666                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1050                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            619                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            850                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            734                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            493                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43612                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.855263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.838710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.980198                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.885246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.880597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.829787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.961290                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871379                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.674699                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.720578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.398551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.384058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.410072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.322981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.308176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.464912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.411765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.436893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.386207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.363636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.419118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.339623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.481818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.437500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650283                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.248861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.256881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.088838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.098958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.055986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.099350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.194529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.082759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.078695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.090253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.094319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.070476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.076821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.108939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.108992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.098712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163550                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.106885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.102609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.093567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.156010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.071605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.066129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.160458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.161702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.150198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.142292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.113244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.083916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.115942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.069465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.146214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.120482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106524                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.248861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.256881                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.159888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.088838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.155146                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.098958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.222642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.055986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.113285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.099350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.115533                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.194529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.235421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.082759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.237389                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.078695                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.247863                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.090253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.227528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.094319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.172673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.070476                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.143251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.076821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.182553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.108939                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.120000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.108992                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.221095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.098712                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.208696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244978                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.248861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.256881                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.159888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.088838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.155146                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.098958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.222642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.055986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.113285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.099350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.115533                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.194529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.235421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.082759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.237389                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.078695                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.247863                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.090253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.227528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.094319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.172673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.070476                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.143251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.076821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.182553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.108939                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.120000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.108992                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.221095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.098712                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.208696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244978                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   820.215385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  1381.884615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   175.606061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   643.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   289.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  2649.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   672.220000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   903.627119                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   827.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  1753.358974                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   533.263298                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  5601.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data        17385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  1580.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data         9272                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  4346.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1862.678571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218909.769654                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 212118.072727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215748.943396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       209230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 211472.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 212049.693878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 215666.849057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219009.523810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 199371.653061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 201099.377778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 201355.553571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 201810.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 209697.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 208684.388889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       208620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       215574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 217639.425183                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217578.963886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 208417.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 190833.807692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst       186660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 182551.415385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 202370.065421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 196857.960938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 176876.277778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 161405.097561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 184234.640000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 183148.340909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 183497.891892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 179605.034483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 199823.487179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 183440.725000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 189698.065217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207590.572655                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218707.074789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217322.322034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 213014.541667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data       212895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217732.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218513.902439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216070.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216763.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 213652.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 212547.722222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 212529.169492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216757.145833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 211641.678571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 213400.875000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 214042.464286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218548.766667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216923.815503                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217578.963886                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218881.371134                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 208417.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 214811.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 190833.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 214449.425743                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst       186660                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 211124.618644                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 182551.415385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 214773.236364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 202370.065421                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 214994.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 196857.960938                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 215874.339450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 176876.277778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 217942.662500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 161405.097561                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 205609.264368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 184234.640000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 206187.530864                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 183148.340909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 207088.104348                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 183497.891892                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208709.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 179605.034483                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 210661.070796                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 199823.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 210903.911765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 183440.725000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 211405.853211                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 189698.065217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216813.486111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214466.790996                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217578.963886                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218881.371134                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 208417.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 214811.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 190833.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 214449.425743                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst       186660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 211124.618644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 182551.415385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 214773.236364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 202370.065421                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 214994.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 196857.960938                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 215874.339450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 176876.277778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 217942.662500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 161405.097561                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 205609.264368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 184234.640000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 206187.530864                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 183148.340909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 207088.104348                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 183497.891892                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208709.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 179605.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 210661.070796                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 199823.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 210903.911765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 183440.725000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 211405.853211                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 189698.065217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216813.486111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214466.790996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6140                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      45                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   136.444444                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1257                       # number of writebacks
system.l2.writebacks::total                      1257                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           840                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 903                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                903                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           752                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5861                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           65                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2422                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           55                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1498                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9781                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       900627                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       357635                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2785564                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       754098                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       836427                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       100390                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        27252                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       692588                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       821534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       573303                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       538697                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      2086758                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        12240                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10487113                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13429                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        68663                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        82167                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        13091                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       146854                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        69703                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        27151                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        14397                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        55692                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        55522                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        54371                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       122113                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        26931                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        13279                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       763363                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1093294038                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11447570                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11223992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11697583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10787149                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10189725                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11214489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9029064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      9573198                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8868706                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11048233                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11076289                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11718742                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11050105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10845013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8882616                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1251946512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    414045445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     41595429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4074536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      4294418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      2596119                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      9450461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     13967373                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1503978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1317080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1070249                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      5359316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      4727238                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1074620                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      9220931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      3216165                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1929885                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    519443243                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    177511843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11598241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9045277                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     12004337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     11798019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8593725                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11152561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7757994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7308961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6663208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data     11394375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9430279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     10730461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9651218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10956832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6225280                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    321822611                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    414045445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1270805881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     41595429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     23045811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4074536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     20269269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      4294418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     23701920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2596119                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     22585168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      9450461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18783450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     13967373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22367050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1503978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     16787058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1317080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     16882159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1070249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15531914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      5359316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     22442608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      4727238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20506568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1074620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     22449203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      9220931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20701323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      3216165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21801845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1929885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15107896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2093212366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    414045445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1270805881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     41595429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     23045811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4074536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     20269269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      4294418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     23701920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2596119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     22585168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      9450461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18783450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     13967373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22367050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1503978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     16787058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1317080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     16882159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1070249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15531914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      5359316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     22442608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      4727238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20506568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1074620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     22449203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      9220931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20701323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      3216165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21801845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1929885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15107896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2093212366                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.855263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.838710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.980198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.885246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.880597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.829787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.961290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.871379                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.674699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.720578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.398551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.384058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.410072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.322981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.308176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.464912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.411765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.436893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.386207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.363636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.419118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.339623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.481818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.437500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.650283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244430                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.197757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.021640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.026042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.010336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.040854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.098784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.016092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.011516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.009025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.026795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.020952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.006623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.040037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.020436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.019313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.093913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.081871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.143223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.067901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.064516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.148997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.153191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.134387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.122530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.101727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.076923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.065123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.133159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.116466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102225                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.197757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.152875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.021640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.145929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.026042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.213208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.010336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.110196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.040854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.114249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.098784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.226782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.016092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.231454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.011516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.236467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.009025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.213483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.026795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.163664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.020952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.137741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.006623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.172859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.040037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.116471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.020436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.210953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.205797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.197757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.152875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.021640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.145929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.026042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.213208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.010336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.110196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.040854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.114249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.098784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.226782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.016092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.231454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.011516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.236467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.009025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.213483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.026795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.163664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.020952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.137741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.006623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.172859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.040037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.116471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.020436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.210953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.205797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224273                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13855.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13755.192308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14068.505051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13964.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13940.450000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14341.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13851.760000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13924.305085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13650.071429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 13812.743590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14005.087248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13945.628989                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 13732.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13694.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        13091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 13350.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 13940.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 13575.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        14397                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 13880.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 13592.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 13568.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 13465.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        13279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13631.482143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214876.972877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 208137.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211773.433962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 205220.754386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 207445.173077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 207953.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 211594.132075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214977.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 195371.387755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 197082.355556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 197289.875000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 197790.875000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 205591.964912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 204631.574074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 204622.886792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 211490.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213606.297901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214420.220093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214409.427835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214449.263158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214720.900000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216343.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214783.204545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214882.661538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       214854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 219513.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214049.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214372.640000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214874.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       214924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214440.255814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       214411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214431.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214468.721305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214905.378935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214782.240741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215363.738095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214363.160714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214509.436364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214843.125000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214472.326923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215499.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214969.441176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214942.193548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214988.207547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214324.522727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214609.220000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214471.511111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214839.843137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214664.827586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214834.853805                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214420.220093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214880.940311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214409.427835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211429.458716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214449.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213360.726316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214720.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 209751.504425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216343.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 211076.336449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214783.204545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       211050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214882.661538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213019.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       214854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 215218.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 219513.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 203399.506024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214049.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 204367.289474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214372.640000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 205895.486239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214874.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 205065.680000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       214924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 209805.635514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214440.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 209104.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       214411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 209633.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214431.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 212787.267606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214008.012064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214420.220093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214880.940311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214409.427835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211429.458716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214449.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213360.726316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214720.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 209751.504425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216343.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 211076.336449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214783.204545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       211050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214882.661538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213019.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       214854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 215218.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 219513.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 203399.506024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214049.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 204367.289474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214372.640000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 205895.486239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214874.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 205065.680000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       214924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 209805.635514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214440.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 209104.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       214411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 209633.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214431.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 212787.267606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214008.012064                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1257                       # Transaction distribution
system.membus.trans_dist::CleanEvict              271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1417                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            431                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5865                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3920                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       703744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  703744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1044                       # Total snoops (count)
system.membus.snoop_fanout::samples             15229                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15229                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25293757                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48695000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26933                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            161                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             39477                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1486                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1944                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                132989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       978432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1638656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        94400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        72000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        82048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        66304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        68416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       116736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       100160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       106560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        78528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        55232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        47552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        40512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        35712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        65472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       103168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        72768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        62464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       107648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        88064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        64512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        50368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        36672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4621888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7889                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.127451                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.756103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30729     58.55%     58.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6945     13.23%     71.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2240      4.27%     76.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1414      2.69%     78.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1286      2.45%     81.20% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1244      2.37%     83.57% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1221      2.33%     85.89% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1132      2.16%     88.05% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1021      1.95%     89.99% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    920      1.75%     91.75% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   867      1.65%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   797      1.52%     94.92% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   772      1.47%     96.39% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   745      1.42%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   714      1.36%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   432      0.82%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          168953153                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27802510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52899996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3508712                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3992652                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3135680                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3686657                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2746299                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3720334                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4113318                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5519970                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3840356                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4911748                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2401697                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          2306477                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1561026                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          1731152                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1860811                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1807977                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1993248                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1835774                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3343129                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3830377                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3728696                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4462619                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2702063                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4167652                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3844802                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          5131932                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2637603                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2543592                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1669361                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1743088                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
