// Seed: 4076277067
module module_0 #(
    parameter id_11 = 32'd99,
    parameter id_12 = 32'd34,
    parameter id_7  = 32'd46,
    parameter id_8  = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output uwire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire _id_7;
  parameter id_8 = 1;
  assign id_5 = 1 - -1;
  logic id_9;
  logic [7:0] id_10, _id_11;
  wire _id_12, id_13;
  generate
    begin : LABEL_0
      logic id_14;
    end
  endgenerate
  timeunit 1ps;
  assign id_6 = id_1;
  assign id_1 = (id_4);
  always begin : LABEL_1
    id_10[id_7 : id_8][id_8 : 1'b0==-1'd0][id_11 : 1'd0] <= id_13;
  end
  assign id_12 = id_11;
  assign id_5  = id_2;
  parameter id_15 = -1'b0;
  wire [id_12 : 1] id_16;
  parameter id_17 = 1'h0;
  logic id_18 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input uwire _id_0
);
  wire [1 : -1  &&  id_0] id_2[-1 : ""], id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3
  );
  parameter id_5 = -1;
endmodule
