from __future__ import annotations
from tvm import tir, IRModule
from tvm.target import Target
import tilelang
from tilelang.transform import PassContext
from tilelang.contrib.nvcc import have_tma, have_pdl


def allow_warp_specialized(pass_ctx: PassContext | None = None, target: Target | None = None) -> bool:
    # avoid circular import
    from tilelang.jit.adapter.utils import is_cuda_target

    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    if (not is_cuda_target(target)) or (not have_tma(target)):
        return False
    disable_warp_specialized = pass_ctx.config.get("tl.disable_warp_specialized", False)
    return not disable_warp_specialized


def module_has_tma(mod: IRModule) -> bool:
    """Check if any function in the module was lowered with TMA operations.

    This reads the ``tl.has_tma`` attribute set by ``LowerTileOp`` during
    ``LowerAndLegalize``, which is the source of truth for whether TMA
    copies were actually generated.
    """
    return any(func.attrs and func.attrs.get("tl.has_tma", False) for _, func in mod.functions.items())


def module_has_barrier(mod: IRModule) -> bool:
    """Check whether any PrimFunc in ``mod`` allocates / initializes an mbarrier."""
    from tvm.tir import stmt_functor

    for _, func in mod.functions.items():
        if not isinstance(func, tir.PrimFunc):
            continue

        # Explicit allocations with a barrier storage scope.
        for buf in func.buffer_map.values():
            scope = buf.scope() if hasattr(buf, "scope") else ""
            if isinstance(scope, str) and scope.startswith("shared.barrier"):
                return True
            if isinstance(scope, str) and scope.startswith("shared.cluster_barrier"):
                return True

        found = [False]

        def _check(node, _found=found):
            if _found[0]:
                return
            # Buffer / BufferRealize allocations inside the body.
            buffer = None
            if isinstance(node, tir.BufferRealize):
                buffer = node.buffer
            elif isinstance(node, tir.Allocate):
                # Allocate does not carry storage scope directly; rely on the
                # associated AttrStmt "storage_scope" picked up below.
                buffer = None
            if buffer is not None:
                scope = buffer.scope() if hasattr(buffer, "scope") else ""
                if isinstance(scope, str) and (scope.startswith("shared.barrier") or scope.startswith("shared.cluster_barrier")):
                    _found[0] = True
                    return
            # Block-level "barrier_init" annotation produced by alloc_barrier.
            if isinstance(node, tir.Block):
                annotations = getattr(node, "annotations", None)
                if annotations is not None and "barrier_init" in annotations:
                    _found[0] = True
                    return
            # AttrStmt-level "storage_scope" carrying a barrier scope.
            if isinstance(node, tir.AttrStmt) and node.attr_key == "storage_scope":
                value = node.value
                scope_str = value.value if hasattr(value, "value") else str(value)
                if isinstance(scope_str, str) and (
                    scope_str.startswith("shared.barrier") or scope_str.startswith("shared.cluster_barrier")
                ):
                    _found[0] = True

        stmt_functor.post_order_visit(func.body, _check)
        if found[0]:
            return True

    return False


def module_uses_thread_var(mod: IRModule) -> bool:
    """Check whether any PrimFunc in ``mod`` references thread-index variables
    inside its body.
    """
    from tvm.tir import stmt_functor

    for _, func in mod.functions.items():
        if not isinstance(func, tir.PrimFunc):
            continue

        thread_extent_vars: set = set()
        explicit_thread_binding_loop: list[bool] = [False]

        def _collect(
            node,
            _thread_extent_vars=thread_extent_vars,
            _explicit_thread_binding_loop=explicit_thread_binding_loop,
        ):
            if isinstance(node, tir.AttrStmt) and node.attr_key == "thread_extent":
                iter_var = node.node
                if isinstance(iter_var, tir.IterVar):
                    tag = getattr(iter_var, "thread_tag", "") or ""
                    if tag.startswith("threadIdx."):
                        _thread_extent_vars.add(iter_var.var)
            elif isinstance(node, tir.For) and node.kind == tir.ForKind.THREAD_BINDING:
                tb = node.thread_binding
                tag = getattr(tb, "thread_tag", "") if tb is not None else ""
                if isinstance(tag, str) and tag.startswith("threadIdx."):
                    _explicit_thread_binding_loop[0] = True

        stmt_functor.post_order_visit(func.body, _collect)

        if explicit_thread_binding_loop[0]:
            return True

        if not thread_extent_vars:
            continue

        uses_thread_var = [False]

        def _find_use(
            node,
            _uses_thread_var=uses_thread_var,
            _thread_extent_vars=thread_extent_vars,
        ):
            if _uses_thread_var[0]:
                return
            if isinstance(node, tir.Var) and node in _thread_extent_vars:
                _uses_thread_var[0] = True

        def _walk(
            stmt,
            _uses_thread_var=uses_thread_var,
            _find_use=_find_use,
        ):
            if _uses_thread_var[0]:
                return
            if isinstance(stmt, tir.AttrStmt) and stmt.attr_key == "thread_extent":
                _walk(stmt.body)
                return
            stmt_functor.post_order_visit(stmt, _find_use)

        _walk(func.body)

        if uses_thread_var[0]:
            return True

    return False


def module_has_runtime_pointer_tensor(mod: IRModule) -> bool:
    """Detect ``T.make_tensor(<runtime ptr>, ...)`` style base addresses."""
    from tvm.ir import PointerType
    from tvm.tir import stmt_functor

    for _, func in mod.functions.items():
        if not isinstance(func, tir.PrimFunc):
            continue

        found = [False]

        def _check(node, _found=found):
            if _found[0]:
                return
            if not isinstance(node, tir.LetStmt):
                return
            var = node.var
            ann = getattr(var, "type_annotation", None)
            if not isinstance(ann, PointerType):
                return
            scope = getattr(ann, "storage_scope", "") or ""
            if scope != "global":
                return
            value = node.value
            if isinstance(value, tir.Call) and getattr(value.op, "name", "") == "tir.reinterpret":
                _found[0] = True

        stmt_functor.post_order_visit(func.body, _check)
        if found[0]:
            return True

    return False


def allow_vectorize(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    disable_vectorize = pass_ctx.config.get("tir.disable_vectorize", False)
    return not disable_vectorize


def allow_autoschedule(pass_ctx: PassContext | None = None, target: Target | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enable_autoschedule = pass_ctx.config.get("tl.enable_auto_schedule", False)
    if enable_autoschedule and target is not None and target.kind.name != "cuda":
        # Auto-schedule only works on CUDA targets; skip on CPU
        return False
    # When TMA lowering is disabled, skip auto-schedule to avoid
    # rewriting copies to tma_copy that cannot be lowered.
    disable_tma_lower = pass_ctx.config.get("tl.disable_tma_lower", False)
    if disable_tma_lower:
        return False
    return enable_autoschedule


def allow_global_thread_synchronization(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enable_global_thread_sync = pass_ctx.config.get("tir.detect_global_barrier", False)
    return enable_global_thread_sync


def should_enable_aggressive_merge(pass_ctx: PassContext | None = None, target: Target | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enable_aggressive_merge = bool(pass_ctx.config.get(tilelang.PassConfigKey.TL_ENABLE_AGGRESSIVE_SHARED_MEMORY_MERGE, False))
    if allow_warp_specialized(pass_ctx=pass_ctx, target=target):
        # This is a workaround to avoid the bug in the MergeSharedMemoryAllocations pass
        # when warp specialization is enabled, as different warp threads may access different
        # buffers, but the liveness analysis is hard because we need to do pipeline.
        enable_aggressive_merge = False
    return enable_aggressive_merge


def should_force_let_inline(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    return bool(pass_ctx and pass_ctx.config.get(tilelang.PassConfigKey.TL_FORCE_LET_INLINE, False))


def should_enable_ast_print(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    return bool(pass_ctx and pass_ctx.config.get(tilelang.PassConfigKey.TL_AST_PRINT_ENABLE, False))


def should_enable_layout_visual(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enabled = pass_ctx.config.get(tilelang.PassConfigKey.TL_LAYOUT_VISUALIZATION_ENABLE, False)
    return enabled


def should_enable_race_check(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enabled = not pass_ctx.config.get(tilelang.PassConfigKey.TL_DISABLE_DATA_RACE_CHECK, False)
    return enabled


def should_enable_prelower_semantic_check(pass_ctx: PassContext | None = None) -> bool:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    enabled = not pass_ctx.config.get(tilelang.PassConfigKey.TL_DISABLE_PRELOWER_SEMANTIC_CHECK, False)
    return enabled


def get_layout_visual_formats(pass_ctx: PassContext | None = None) -> list[str]:
    if pass_ctx is None:
        pass_ctx = tilelang.transform.get_pass_context()
    formats_value = pass_ctx.config.get(tilelang.PassConfigKey.TL_LAYOUT_VISUALIZATION_FORMATS, "")
    if not formats_value:
        return ["txt"]

    formats_str = formats_value.strip().lower()
    valid_formats = ["txt", "png", "pdf", "svg", "all"]

    if formats_str == "all":
        return ["txt", "png", "pdf", "svg"]

    if "," in formats_str:
        formats_list = [f.strip() for f in formats_str.split(",")]
    else:
        formats_list = [formats_str]

    invalid_formats = [f for f in formats_list if f not in valid_formats]
    if invalid_formats:
        raise ValueError(
            f"Invalid formats for TL_LAYOUT_VISUALIZATION_FORMATS: {invalid_formats}. "
            f"Valid formats are: {valid_formats}. "
            f"You can choose one of the valid formats or a comma-separated list of formats.(e.g., 'txt,png,pdf')"
        )
    return formats_list


def LayoutVisual(mod: IRModule) -> None:
    """Apply layout visualization pass if enabled."""
    if should_enable_layout_visual():
        formats = get_layout_visual_formats()
        tilelang.analysis.LayoutVisual(formats=formats)(mod)


def PreLowerSemanticCheck(mod: IRModule) -> None:
    """
    Check whether the module is valid before lowering. If not, raise a user-friendly error
    in Python side instead of letting the error dive into the complicated TVM/C++ stack.
    Note: This is a validation-only pipeline of passes and does not modify or return the module.
    """

    if not should_enable_prelower_semantic_check():
        return

    # Print AST for debugging purpose
    if should_enable_ast_print():
        tilelang.analysis.ASTPrinter()(mod)
    # Check if there are any invalid nested loops.
    tilelang.analysis.NestedLoopChecker()(mod)
    # Check if there are any invalid symbolic T.Parallel + fragment access.
    tilelang.analysis.FragmentLoopChecker()(mod)


def LowerAndLegalize(mod: IRModule, target: Target) -> IRModule:
    # Bind the target device information to the module
    """
    Bind target information and progressively legalize and lower frontend Tile IR into a form suitable for downstream optimization and codegen.

    This pass pipeline:
    - Binds the provided target to the module.
    - Legalizes frontend Tile IR into TVM-compatible constructs.
    - Simplifies expressions.
    - Configures reducer layouts and performs layout inference for fragments and shared memory.
    - Lowers high-level tile operations and L2 persistent maps.
    - Legalizes vectorized loops and inserts safety checks for memory accesses.
    - Re-simplifies to remove redundancies introduced by safety checks.
    - Attempts loop vectorization for dynamic-shaped loops.

    Parameters:
        mod (IRModule): The input IR module containing frontend Tile IR.
        target (Target): Target device information to bind into the module.

    Returns:
        IRModule: The transformed module, ready for target-specific optimization passes.
    """
    mod = tir.transform.BindTarget(target)(mod)

    if should_force_let_inline():
        # Force-let inline whenever the pass config requests it.
        mod = tilelang.transform.LetInline()(mod)
    # Add wrapper for single buf store
    mod = tilelang.transform.AddWrapperForSingleBufStore()(mod)
    # Normalize negative indices to canonical non-negative form
    mod = tilelang.transform.LegalizeNegativeIndex()(mod)
    # Verify parallel loop correctness
    if should_enable_race_check():
        mod = tilelang.transform.VerifyParallelLoop()(mod)
    # Inject assumes to speedup tvm prover
    mod = tilelang.transform.InjectAssumes()(mod)
    # Simplify the IR expressions
    mod = tilelang.transform.Simplify()(mod)
    if (
        allow_autoschedule(target=target)
        and not module_uses_thread_var(mod)
        and not module_has_barrier(mod)
        and not module_has_runtime_pointer_tensor(mod)
    ):
        # Auto schedule for high-level operations.
        # Skip when the kernel already manages explicit mbarriers
        # (alloc_barrier / alloc_cluster_barrier), because reordering the
        # rewrites breaks invariants that later barrier lowering and the
        # WS / pipelined TMA copy pipeline rely on.
        # Also skip when the kernel uses ``T.make_tensor`` runtime-bound
        # base addresses (ptr-backed grouped GEMM): promoting their copies
        # to TMA would lift descriptor creation past the LetStmt that
        # defines the base ``Var``, breaking ``MakePackedAPI``.
        mod = tilelang.transform.IfConditionExtract()(mod)
        mod = tilelang.transform.AutoSchedule(False)(mod)
        mod = tilelang.transform.Simplify()(mod)
    # Set layouts for reducers
    mod = tilelang.transform.LayoutReducer()(mod)
    # Tile-level warp specialization: runs before layout inference so that
    # producer/consumer split happens at the high-level tile-op IR.
    # The pass classifies copy ops as TMA/cp.async/sync inline (no prior
    # InstructionAnnotation pass needed). Shared buffers are multi-versioned
    # internally only for functions where the WS transformation actually
    # applies.
    if allow_warp_specialized(target=target):
        mod = tilelang.transform.ProducerConsumerWarpSpecialized()(mod)
    # Lower 2SM TCGEN5MMA and related on Blackwell target (must run before
    # LayoutInference so that the use_2cta annotation is visible to infer_layout)
    mod = tilelang.transform.LowerBlackwell2SM()(mod)
    # Run pipeline planning and software-pipeline rewriting before layout
    # inference so inferred layouts see the final pipelined structure directly.
    mod = tilelang.transform.PipelinePlanning()(mod)
    mod = tilelang.transform.InjectSoftwarePipeline()(mod)
    mod = tilelang.transform.Simplify()(mod)
    # Infer memory layouts for fragments and shared memory
    mod = tilelang.transform.LayoutInference()(mod)
    # Visualize the layout
    LayoutVisual(mod)
    # Lower high-level tile operations to low-level operations
    mod = tilelang.transform.LowerTileOp()(mod)
    # Lower l2 persistent map
    mod = tilelang.transform.LowerL2Persistent()(mod)
    # Decouple type cast vectorization constraints before vectorization
    mod = tilelang.transform.DecoupleTypeCast()(mod)
    # Legalize vectorized loops to ensure they are valid
    mod = tilelang.transform.LegalizeVectorizedLoop()(mod)
    # Add safety checks for memory accesses
    mod = tilelang.transform.LegalizeSafeMemoryAccess()(mod)
    # Lower frontend pointer metadata op to standard tvm_access_ptr
    mod = tilelang.transform.LowerAccessPtr()(mod)
    # Simplify again to clean up any duplicated conditions
    # that may have been introduced by safety checks
    # use an enhanced pass to simplify the dynamic symbolics
    # TODO(lei): return to tir pass when kSymbolicBound simplification
    # is merged into tvm.
    mod = tilelang.transform.Simplify()(mod)
    # Hoist any root-block annotations to PrimFunc attrs if pass is available
    mod = tilelang.transform.HoistNonRestrictParams()(mod)
    return mod


def OptimizeForTarget(mod: IRModule, target: Target) -> IRModule:
    pass_ctx = tilelang.transform.get_pass_context()
    # Lower the shared.tmem into specific initialization slot
    mod = tilelang.transform.LowerSharedTmem()(mod)
    # which may be introduced by the LegalizeSafeMemoryAccess
    mod = tilelang.transform.IfStmtBinding()(mod)
    has_tma = module_has_tma(mod)
    # Pipeline barriers are now created at final expanded size by
    # InjectSoftwarePipeline, so no late MVB barrier fixup is needed.
    # Buffer allocation placement is handled uniformly for both paths.
    mod = tilelang.transform.PlanAndUpdateBufferAllocationLocation()(mod)
    mod = tilelang.transform.LowerSharedBarrier()(mod)
    if has_tma:
        mod = tilelang.transform.FuseMBarrierArriveExpectTx()(mod)
    mod = tilelang.transform.HoistGlobalBufferAllocations()(mod)
    mod = tilelang.transform.LowerOpaqueBlock()(mod)
    mod = tilelang.transform.Simplify()(mod)
    mod = tir.transform.NarrowDataType(32)(mod)
    mod = tilelang.transform.FlattenBuffer()(mod)
    # ConfigIndexBitwidth must be applied after FlattenBuffer
    # as it will flatten index computing
    mod = tilelang.transform.ConfigIndexBitwidth()(mod)
    mod = tir.transform.Simplify()(mod)
    mod = tilelang.transform.VectorizeLoop(enable_vectorize=allow_vectorize(pass_ctx=pass_ctx))(mod)
    mod = tilelang.transform.StorageRewrite()(mod)
    mod = tilelang.transform.LoopUnswitching()(mod)
    mod = tilelang.transform.UnrollLoop()(mod)
    mod = tir.transform.RenormalizeSplitPattern()(mod)
    mod = tir.transform.Simplify()(mod)
    mod = tir.transform.RemoveNoOp()(mod)
    mod = tir.transform.HoistIfThenElse()(mod)

    mod = tir.transform.VerifyMemory()(mod)
    mod = tir.transform.AnnotateEntryFunc()(mod)
    # TODO(lei): This is a hack to make sure the
    # thread level allreduce pass can be applied
    # in TL. As Tl only use one thread dimension
    # the var binding information will be lost
    # in the lowering process with Legalization
    # and Simplify pass.
    # We can find a way better to create var instead
    # of putting the LowerThreadAllreduce before
    # the Legalization.
    mod = tir.transform.InferFragment()(mod)
    mod = tilelang.transform.LowerThreadAllreduce()(mod)
    mod = tilelang.transform.LowerLDGSTG()(mod)
    mod = tilelang.transform.LowerHopperIntrin()(mod)
    # Global Barrier Synchronization must be applied before
    # SplitHostDevice pass, as the global barrier
    if allow_global_thread_synchronization():
        mod = tilelang.transform.ThreadSync("global")(mod)
    mod = tilelang.transform.AnnotateDeviceRegions()(mod)
    mod = tilelang.transform.SplitHostDevice()(mod)

    # Mark the function contains pdl_sync or pdl_trigger
    mod = tilelang.transform.MarkCudaSyncCalls(have_pdl(target))(mod)

    mod = tilelang.transform.AnnotateReadOnlyParams()(mod)
    # MergeSharedMemoryAllocations must be applied after SplitHostDevice
    # because the merged allocation site is at the beginning of each device function
    enable_aggressive_merge = should_enable_aggressive_merge(pass_ctx=pass_ctx, target=target)
    mod = tilelang.transform.MergeSharedMemoryAllocations(enable_aggressive_merge=enable_aggressive_merge)(mod)
    # InjectFenceProxy is a no-op on targets that lack the TMA / async-proxy
    # programming model; the pass itself checks the PrimFunc's target.
    mod = tilelang.transform.InjectFenceProxy()(mod)
    mod = tilelang.transform.ThreadSync("shared")(mod)
    mod = tilelang.transform.ThreadSync("shared.dyn")(mod)
    # Inject conservative tcgen05 fences on Blackwell (SM100+).
    # Must run after ThreadSync so that tvm_storage_sync calls are present.
    # The pass handles shared syncs and simple linear wait/use, use/arrive
    # handoffs, and is a no-op on non-SM100 targets or functions without TMEM.
    mod = tilelang.transform.InjectTcgen05Fence()(mod)
    mod = tilelang.transform.MergeIfStmt()(mod)
    # NOTE: LowerPTXAsyncCopy is applied earlier (before PipelinePlanning).
    if allow_warp_specialized(pass_ctx=pass_ctx, target=target):
        mod = tilelang.transform.AnnotateWarpGroupRegAlloc()(mod)
    mod = tilelang.transform.MakePackedAPI()(mod)
    mod = tilelang.transform.Simplify()(mod)
    mod = tilelang.transform.LowerDeviceKernelLaunch()(mod)

    # Transform threadblock to persistent threadblock
    mod = tilelang.transform.PersistThreadblock()(mod)

    return mod
