{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719500393767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719500393772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 11:59:53 2024 " "Processing started: Thu Jun 27 11:59:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719500393772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500393772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bit_multiplier -c 4bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bit_multiplier -c 4bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500393772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719500394273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719500394273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4BITS " "Found entity 1: SOMA4BITS" {  } { { "SOMA4BITS.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500403962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500403962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA1BIT " "Found entity 1: SOMA1BIT" {  } { { "SOMA1BIT.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500403987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500403987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500404001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500404001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "PISO.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/PISO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500404002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500404002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference10hz-freq_div " "Found design unit 1: Timing_Reference10hz-freq_div" {  } { { "Timing_Reference10hz.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/Timing_Reference10hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference10hz " "Found entity 1: Timing_Reference10hz" {  } { { "Timing_Reference10hz.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/Timing_Reference10hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500405081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_multiplier " "Found entity 1: 4bit_multiplier" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500405083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PIPOSO.bdf " "Can't analyze file -- file PIPOSO.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405085 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath;bdf.bdf " "Can't analyze file -- file datapath;bdf.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500405089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PREGISTER.bdf " "Can't analyze file -- file PREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405092 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "QREGISTER.bdf " "Can't analyze file -- file QREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AUXREGISTER.bdf " "Can't analyze file -- file AUXREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405097 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1719500405126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500405126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_product.bdf " "Can't analyze file -- file final_product.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Plow.bdf " "Can't analyze file -- file Plow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500405132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4bit_multiplier " "Elaborating entity \"4bit_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719500405261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg inst2 " "Block or symbol \"seg\" of instance \"inst2\" overlaps another block or symbol" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 576 160 256 736 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719500405314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst2 " "Elaborating entity \"seg\" for hierarchy \"seg:inst2\"" {  } { { "4bit_multiplier.bdf" "inst2" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 576 160 256 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405360 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst14 " "Block or symbol \"AND3\" of instance \"inst14\" overlaps another block or symbol" {  } { { "seg.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/seg.bdf" { { 480 368 432 528 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719500405395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst9 " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst9\"" {  } { { "4bit_multiplier.bdf" "inst9" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 96 800 928 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_ctr2bit.vhd 2 1 " "Using design file down_ctr2bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_ctr2bit-rtl " "Found design unit 1: down_ctr2bit-rtl" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405470 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_ctr2bit " "Found entity 1: down_ctr2bit" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500405470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_ctr2bit datapath:inst9\|down_ctr2bit:instinstinst " "Elaborating entity \"down_ctr2bit\" for hierarchy \"datapath:inst9\|down_ctr2bit:instinstinst\"" {  } { { "datapath.bdf" "instinstinst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 72 392 552 184 "instinstinst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable down_ctr2bit.vhd(20) " "VHDL Process Statement warning at down_ctr2bit.vhd(20): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719500405514 "|4bit_multiplier|datapath:inst6|down_ctr2bit:instinstinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO datapath:inst9\|PISO:inst1 " "Elaborating entity \"PISO\" for hierarchy \"datapath:inst9\|PISO:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 8 1400 1496 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA4BITS datapath:inst9\|SOMA4BITS:inst3 " "Elaborating entity \"SOMA4BITS\" for hierarchy \"datapath:inst9\|SOMA4BITS:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 256 528 672 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA1BIT datapath:inst9\|SOMA4BITS:inst3\|SOMA1BIT:inst " "Elaborating entity \"SOMA1BIT\" for hierarchy \"datapath:inst9\|SOMA4BITS:inst3\|SOMA1BIT:inst\"" {  } { { "SOMA4BITS.bdf" "inst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA4BITS.bdf" { { 96 448 544 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo.bdf 1 1 " "Using design file pipo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "pipo.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/pipo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500405585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO datapath:inst9\|PIPO:inst2 " "Elaborating entity \"PIPO\" for hierarchy \"datapath:inst9\|PIPO:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 320 168 280 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:inst9\|mux:inst12 " "Elaborating entity \"mux\" for hierarchy \"datapath:inst9\|mux:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 320 32 128 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.vhd 2 1 " "Using design file controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-funcionamento " "Found design unit 1: controller-funcionamento" {  } { { "controller.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405619 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500405619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500405619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "4bit_multiplier.bdf" "inst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 16 392 560 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500405620 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX10_PIN_C18 VCC " "Pin \"HEX10_PIN_C18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -256 -736 -557 -240 "HEX10_PIN_C18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX10_PIN_C18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX11_PIN_D18 VCC " "Pin \"HEX11_PIN_D18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -240 -736 -560 -224 "HEX11_PIN_D18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX11_PIN_D18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX12_PIN_E18 VCC " "Pin \"HEX12_PIN_E18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -224 -736 -560 -208 "HEX12_PIN_E18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX12_PIN_E18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX13_PIN_B16 VCC " "Pin \"HEX13_PIN_B16\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -208 -736 -560 -192 "HEX13_PIN_B16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX13_PIN_B16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX14_PIN_A17 VCC " "Pin \"HEX14_PIN_A17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -192 -736 -560 -176 "HEX14_PIN_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX14_PIN_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX15_PIN_A18 VCC " "Pin \"HEX15_PIN_A18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -176 -736 -560 -160 "HEX15_PIN_A18\n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX15_PIN_A18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX16_PIN_B17 VCC " "Pin \"HEX16_PIN_B17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -160 -736 -560 -144 "HEX16_PIN_B17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX16_PIN_B17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX17_PIN_A16 VCC " "Pin \"HEX17_PIN_A16\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -144 -736 -560 -128 "HEX17_PIN_A16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX17_PIN_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX37_PIN_D22 VCC " "Pin \"HEX37_PIN_D22\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -16 -736 -560 0 "HEX37_PIN_D22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX37_PIN_D22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX07_PIN_D15 VCC " "Pin \"HEX07_PIN_D15\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 0 -736 -560 16 "HEX07_PIN_D15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX07_PIN_D15"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX27_PIN_A19 VCC " "Pin \"HEX27_PIN_A19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 16 -736 -560 32 "HEX27_PIN_A19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX27_PIN_A19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX47_PIN_F17 VCC " "Pin \"HEX47_PIN_F17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 32 -736 -560 48 "HEX47_PIN_F17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX47_PIN_F17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX57_PIN_L19 VCC " "Pin \"HEX57_PIN_L19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 48 -736 -560 64 "HEX57_PIN_L19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX57_PIN_L19"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8_PIN_A11 VCC " "Pin \"LEDR8_PIN_A11\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 192 -736 -560 208 "LEDR8_PIN_A11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|LEDR8_PIN_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9_PIN_B11 VCC " "Pin \"LEDR9_PIN_B11\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 208 -736 -560 224 "LEDR9_PIN_B11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|LEDR9_PIN_B11"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30_PIN_F21 VCC " "Pin \"HEX30_PIN_F21\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -128 -736 -560 -112 "HEX30_PIN_F21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX30_PIN_F21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31_PIN_E22 VCC " "Pin \"HEX31_PIN_E22\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -112 -736 -560 -96 "HEX31_PIN_E22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX31_PIN_E22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32_PIN_E21 VCC " "Pin \"HEX32_PIN_E21\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -96 -736 -560 -80 "HEX32_PIN_E21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX32_PIN_E21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33_PIN_C19 VCC " "Pin \"HEX33_PIN_C19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -80 -736 -560 -64 "HEX33_PIN_C19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX33_PIN_C19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34_PIN_C20 VCC " "Pin \"HEX34_PIN_C20\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -64 -736 -560 -48 "HEX34_PIN_C20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX34_PIN_C20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35_PIN_D19 VCC " "Pin \"HEX35_PIN_D19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -48 -736 -560 -32 "HEX35_PIN_D19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX35_PIN_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36_PIN_E17 VCC " "Pin \"HEX36_PIN_E17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -32 -736 -560 -16 "HEX36_PIN_E17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500407083 "|4bit_multiplier|HEX36_PIN_E17"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719500407083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719500407248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719500408604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500408604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719500409188 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719500409188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719500409188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719500409188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719500409200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 12:00:09 2024 " "Processing ended: Thu Jun 27 12:00:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719500409200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719500409200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719500409200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500409200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719500413788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719500413794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 12:00:12 2024 " "Processing started: Thu Jun 27 12:00:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719500413794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719500413794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 4bit_multiplier -c 4bit_multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 4bit_multiplier -c 4bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719500413794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719500414980 ""}
{ "Info" "0" "" "Project  = 4bit_multiplier" {  } {  } 0 0 "Project  = 4bit_multiplier" 0 0 "Fitter" 0 0 1719500414980 ""}
{ "Info" "0" "" "Revision = 4bit_multiplier" {  } {  } 0 0 "Revision = 4bit_multiplier" 0 0 "Fitter" 0 0 1719500414980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719500415077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719500415078 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "4bit_multiplier 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"4bit_multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719500415083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719500415119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719500415119 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719500416018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719500416101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719500416918 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719500416918 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719500417000 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719500417000 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719500417004 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719500417004 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719500417004 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719500417004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719500417035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4bit_multiplier.sdc " "Synopsys Design Constraints File file not found: '4bit_multiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719500418652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719500418660 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719500418661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1719500418661 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719500418661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719500418725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst\|estado.s0 " "Destination node controller:inst\|estado.s0" {  } { { "controller.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/controller.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719500418725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719500418725 ""}  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 320 168 216 384 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719500418725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719500419245 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719500419246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719500419246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719500419246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719500419247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719500419247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719500419247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719500419247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719500419248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719500419248 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719500419248 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719500419412 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719500419527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719500421246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719500421406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719500421489 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719500422718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719500422718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719500423254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "K:/intelFPGA_lite/18.1/multiplier/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719500424651 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719500424651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1719500425191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719500425191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719500425194 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719500425396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719500425412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719500425730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719500425730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719500426191 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719500427181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/intelFPGA_lite/18.1/multiplier/output_files/4bit_multiplier.fit.smsg " "Generated suppressed messages file K:/intelFPGA_lite/18.1/multiplier/output_files/4bit_multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719500427569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719500428066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 12:00:28 2024 " "Processing ended: Thu Jun 27 12:00:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719500428066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719500428066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719500428066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719500428066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719500430328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719500430333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 12:00:30 2024 " "Processing started: Thu Jun 27 12:00:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719500430333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719500430333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 4bit_multiplier -c 4bit_multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 4bit_multiplier -c 4bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719500430333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719500430555 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719500432211 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719500432321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719500433119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 12:00:33 2024 " "Processing ended: Thu Jun 27 12:00:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719500433119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719500433119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719500433119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719500433119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719500433869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719500434754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719500434760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 12:00:34 2024 " "Processing started: Thu Jun 27 12:00:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719500434760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719500434760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 4bit_multiplier -c 4bit_multiplier " "Command: quartus_sta 4bit_multiplier -c 4bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719500434760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719500434865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719500435033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719500435033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4bit_multiplier.sdc " "Synopsys Design Constraints File file not found: '4bit_multiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1719500435289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0_PIN_B8 KEY0_PIN_B8 " "create_clock -period 1.000 -name KEY0_PIN_B8 KEY0_PIN_B8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719500435290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY1_PIN_A7 KEY1_PIN_A7 " "create_clock -period 1.000 -name KEY1_PIN_A7 KEY1_PIN_A7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719500435290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719500435290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1719500435291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719500435291 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719500435291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1719500435332 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719500435340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719500435341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.749 " "Worst-case setup slack is -2.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749             -30.213 KEY0_PIN_B8  " "   -2.749             -30.213 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 KEY1_PIN_A7  " "    0.298               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 KEY0_PIN_B8  " "    0.165               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 KEY1_PIN_A7  " "    0.393               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.018 " "Worst-case recovery slack is -3.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018             -12.072 KEY0_PIN_B8  " "   -3.018             -12.072 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.898 " "Worst-case removal slack is 1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898               0.000 KEY0_PIN_B8  " "    1.898               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.657 KEY0_PIN_B8  " "   -3.000             -29.657 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 KEY1_PIN_A7  " "   -3.000              -4.403 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719500435371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719500435396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719500435920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719500435978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719500435981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.503 " "Worst-case setup slack is -2.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.503             -27.025 KEY0_PIN_B8  " "   -2.503             -27.025 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 KEY1_PIN_A7  " "    0.362               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 KEY0_PIN_B8  " "    0.163               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 KEY1_PIN_A7  " "    0.355               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.755 " "Worst-case recovery slack is -2.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755             -11.020 KEY0_PIN_B8  " "   -2.755             -11.020 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500435997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500435997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.676 " "Worst-case removal slack is 1.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.676               0.000 KEY0_PIN_B8  " "    1.676               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.657 KEY0_PIN_B8  " "   -3.000             -29.657 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 KEY1_PIN_A7  " "   -3.000              -4.403 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719500436014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719500436151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719500436152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.906 " "Worst-case setup slack is -0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906              -9.126 KEY0_PIN_B8  " "   -0.906              -9.126 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 KEY1_PIN_A7  " "    0.694               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 KEY0_PIN_B8  " "    0.151               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 KEY1_PIN_A7  " "    0.170               0.000 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.950 " "Worst-case recovery slack is -0.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950              -3.800 KEY0_PIN_B8  " "   -0.950              -3.800 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.998 " "Worst-case removal slack is 0.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 KEY0_PIN_B8  " "    0.998               0.000 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.991 KEY0_PIN_B8  " "   -3.000             -23.991 KEY0_PIN_B8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.084 KEY1_PIN_A7  " "   -3.000              -4.084 KEY1_PIN_A7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719500436180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719500436180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719500437049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719500437049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719500437098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 12:00:37 2024 " "Processing ended: Thu Jun 27 12:00:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719500437098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719500437098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719500437098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719500437098 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719500437777 ""}
