;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV -7, <-20
	SUB <0, -0
	SUB @121, 103
	SUB @121, 103
	SLT 300, 93
	SPL 0, <-54
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
	ADD 56, @300
	ADD 56, @300
	CMP -816, <0
	MOV -7, <-20
	SUB -816, <0
	SUB #72, @200
	ADD 56, @300
	ADD 56, @300
	ADD @121, 103
	SUB @-127, 100
	CMP <0, @2
	SUB @-127, 100
	JMP @200, @-730
	SUB @127, 106
	MOV -7, <-20
	CMP @-127, 100
	SUB <0, @2
	SUB 56, @300
	CMP <-360, 46
	SPL 0, #-130
	SUB -816, <0
	SUB 12, @10
	ADD 210, 30
	CMP -207, <-120
	ADD -1, 4
	ADD -1, 4
	ADD -1, 4
	SPL 0, <-54
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
