Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 13 15:28:39 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_buzzer_timing_summary_routed.rpt -pb pwm_buzzer_timing_summary_routed.pb -rpx pwm_buzzer_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_buzzer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cnt2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pre_set_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.504        0.000                      0                   52        0.166        0.000                      0                   52        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.504        0.000                      0                   52        0.166        0.000                      0                   52        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.748ns (61.102%)  route 1.749ns (38.898%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    cnt0_reg[8]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  cnt0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    cnt0_reg[12]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.825 r  cnt0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.825    cnt0_reg[16]_i_1_n_7
    SLICE_X3Y95          FDCE                                         r  cnt0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  cnt0_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.062    15.329    cnt0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.745ns (61.076%)  route 1.749ns (38.924%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    cnt0_reg[8]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.822 r  cnt0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.822    cnt0_reg[12]_i_1_n_6
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062    15.329    cnt0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 2.724ns (60.893%)  route 1.749ns (39.107%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    cnt0_reg[8]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.801 r  cnt0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.801    cnt0_reg[12]_i_1_n_4
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[15]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062    15.329    cnt0_reg[15]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 2.650ns (60.235%)  route 1.749ns (39.765%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    cnt0_reg[8]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.727 r  cnt0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.727    cnt0_reg[12]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062    15.329    cnt0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 2.634ns (60.090%)  route 1.749ns (39.910%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    cnt0_reg[8]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.711 r  cnt0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.711    cnt0_reg[12]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  cnt0_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062    15.329    cnt0_reg[12]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.631ns (60.063%)  route 1.749ns (39.937%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.708 r  cnt0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.708    cnt0_reg[8]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[9]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062    15.354    cnt0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.610ns (59.870%)  route 1.749ns (40.130%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.687 r  cnt0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.687    cnt0_reg[8]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[11]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062    15.354    cnt0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.517ns (58.995%)  route 1.749ns (41.004%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.594 r  cnt0_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.594    cnt0_reg[4]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  cnt0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  cnt0_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062    15.328    cnt0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.536ns (59.177%)  route 1.749ns (40.823%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.374    cnt0_reg[4]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.613 r  cnt0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.613    cnt0_reg[8]_i_1_n_5
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[10]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062    15.354    cnt0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 cnt0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 2.496ns (58.793%)  route 1.749ns (41.207%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  cnt0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  cnt0_reg[8]/Q
                         net (fo=4, routed)           1.102     6.886    cnt0_reg[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  cnt1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.010    cnt1[10]_i_19_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.408 r  cnt1_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.408    cnt1_reg[10]_i_7_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  cnt1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    cnt1_reg[10]_i_3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.750 f  cnt1_reg[10]_i_1/CO[2]
                         net (fo=30, routed)          0.647     8.397    cnt01
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.710 r  cnt0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.710    cnt0[0]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.260 r  cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    cnt0_reg[0]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.573 r  cnt0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.573    cnt0_reg[4]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  cnt0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  cnt0_reg[7]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062    15.328    cnt0_reg[7]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt1_reg[0]/Q
                         net (fo=10, routed)          0.114     1.776    cnt1_reg__0[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_0_in[1]
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     1.654    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnt1_reg[4]/Q
                         net (fo=7, routed)           0.137     1.799    cnt1_reg__0[4]
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    p_0_in[5]
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[5]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.121     1.655    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt2_reg[0]/Q
                         net (fo=23, routed)          0.149     1.810    cnt2_reg__0[0]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    p_0_in__0[4]
    SLICE_X6Y88          FDCE                                         r  cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  cnt2_reg[4]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.121     1.654    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  cnt1_reg[2]/Q
                         net (fo=9, routed)           0.116     1.802    cnt1_reg__0[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    p_0_in[4]
    SLICE_X3Y88          FDCE                                         r  cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  cnt1_reg[4]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.091     1.625    cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cnt2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt2_reg[2]/Q
                         net (fo=22, routed)          0.174     1.836    cnt2_reg__0[2]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  cnt2[5]_i_2/O
                         net (fo=1, routed)           0.000     1.881    p_0_in__0[5]
    SLICE_X6Y88          FDCE                                         r  cnt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  cnt2_reg[5]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.120     1.653    cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  cnt1_reg[9]/Q
                         net (fo=5, routed)           0.149     1.834    cnt1_reg__0[9]
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  cnt1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    p_0_in[9]
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[9]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     1.641    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  cnt1_reg[2]/Q
                         net (fo=9, routed)           0.197     1.883    cnt1_reg__0[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.043     1.926 r  cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.926    p_0_in[3]
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  cnt1_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.131     1.652    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.875%)  route 0.155ns (38.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.148     1.668 r  cnt1_reg[6]/Q
                         net (fo=8, routed)           0.155     1.823    cnt1_reg__0[6]
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.103     1.926 r  cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.926    p_0_in[8]
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[8]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.131     1.651    cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.247ns (61.496%)  route 0.155ns (38.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.148     1.668 r  cnt1_reg[6]/Q
                         net (fo=8, routed)           0.155     1.823    cnt1_reg__0[6]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.099     1.922 r  cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.922    p_0_in[7]
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  cnt1_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     1.641    cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  cnt1_reg[0]/Q
                         net (fo=10, routed)          0.110     1.772    cnt1_reg__0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  cnt1[0]_i_1/O
                         net (fo=1, routed)           0.056     1.873    p_0_in[0]
    SLICE_X3Y87          FDCE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  cnt1_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.070     1.590    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     buzzer_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     cnt0_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     cnt0_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     cnt0_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     cnt0_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     cnt0_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     cnt0_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     cnt0_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     cnt0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     cnt0_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     buzzer_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     buzzer_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     buzzer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     cnt0_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     cnt0_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     cnt0_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     cnt0_reg[1]/C



