Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 12 15:00:00 2020
| Host         : DESKTOP-TECA72M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_XADC_timing_summary_routed.rpt -pb top_XADC_timing_summary_routed.pb -rpx top_XADC_timing_summary_routed.rpx -warn_on_violation
| Design       : top_XADC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: XADC_clock_generator/divided_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refreshclock_generator/divided_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.953        0.000                      0                  192        0.145        0.000                      0                  192        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.953        0.000                      0                  192        0.145        0.000                      0                  192        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.341ns (27.383%)  route 3.556ns (72.617%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.233     8.191    Convert_Binary_to_BCD/i2
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  Convert_Binary_to_BCD/temp_tens[3]_i_2/O
                         net (fo=24, routed)          1.029     9.344    Convert_Binary_to_BCD/shift_register1__2
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.468 r  Convert_Binary_to_BCD/temp_ones[3]_i_1/O
                         net (fo=2, routed)           0.496     9.964    Convert_Binary_to_BCD/temp_ones[3]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.435    14.776    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)       -0.081    14.918    Convert_Binary_to_BCD/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/temp_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.341ns (27.353%)  route 3.562ns (72.647%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.233     8.191    Convert_Binary_to_BCD/i2
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  Convert_Binary_to_BCD/temp_tens[3]_i_2/O
                         net (fo=24, routed)          1.029     9.344    Convert_Binary_to_BCD/shift_register1__2
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.468 r  Convert_Binary_to_BCD/temp_ones[3]_i_1/O
                         net (fo=2, routed)           0.501     9.969    Convert_Binary_to_BCD/temp_ones[3]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.433    14.774    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[3]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.081    14.931    Convert_Binary_to_BCD/temp_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.217ns (25.757%)  route 3.508ns (74.243%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 r  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          1.340     9.792    Convert_Binary_to_BCD/i1
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.770    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/C
                         clock pessimism              0.297    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.827    Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.217ns (25.757%)  route 3.508ns (74.243%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 r  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          1.340     9.792    Convert_Binary_to_BCD/i1
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.770    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/C
                         clock pessimism              0.297    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.827    Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.217ns (25.757%)  route 3.508ns (74.243%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 r  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          1.340     9.792    Convert_Binary_to_BCD/i1
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.770    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]/C
                         clock pessimism              0.297    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.827    Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.217ns (25.757%)  route 3.508ns (74.243%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 r  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          1.340     9.792    Convert_Binary_to_BCD/i1
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.770    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                         clock pessimism              0.297    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.827    Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.341ns (28.110%)  route 3.430ns (71.890%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 f  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 f  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          0.629     9.081    Convert_Binary_to_BCD/i1
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  Convert_Binary_to_BCD/temp_tens[3]_i_1/O
                         net (fo=2, routed)           0.633     9.837    Convert_Binary_to_BCD/temp_tens[3]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.434    14.775    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[3]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)       -0.081    14.917    Convert_Binary_to_BCD/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.341ns (28.094%)  route 3.432ns (71.906%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.233     8.191    Convert_Binary_to_BCD/i2
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  Convert_Binary_to_BCD/temp_tens[3]_i_2/O
                         net (fo=24, routed)          0.857     9.173    Convert_Binary_to_BCD/shift_register1__2
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.297 r  Convert_Binary_to_BCD/temp_tens[1]_i_1/O
                         net (fo=2, routed)           0.544     9.840    Convert_Binary_to_BCD/temp_tens[1]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.433    14.774    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.067    14.930    Convert_Binary_to_BCD/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/temp_hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.341ns (28.256%)  route 3.405ns (71.744%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 r  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.233     8.191    Convert_Binary_to_BCD/i2
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  Convert_Binary_to_BCD/temp_tens[3]_i_2/O
                         net (fo=24, routed)          0.886     9.201    Convert_Binary_to_BCD/shift_register1__2
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.325 r  Convert_Binary_to_BCD/temp_hundreds[1]_i_1/O
                         net (fo=2, routed)           0.488     9.813    Convert_Binary_to_BCD/temp_hundreds[1]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.434    14.775    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.031    14.967    Convert_Binary_to_BCD/temp_hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/temp_hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.341ns (28.440%)  route 3.374ns (71.560%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.546     5.067    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/Q
                         net (fo=1, routed)           0.799     6.322    Convert_Binary_to_BCD/OLD_twelve_bit_value[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.446 r  Convert_Binary_to_BCD/i2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.446    Convert_Binary_to_BCD/i2_carry_i_4_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.959 f  Convert_Binary_to_BCD/i2_carry/CO[3]
                         net (fo=12, routed)          1.370     8.328    Convert_Binary_to_BCD/i2
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.452 f  Convert_Binary_to_BCD/OLD_twelve_bit_value[11]_i_1/O
                         net (fo=34, routed)          0.719     9.171    Convert_Binary_to_BCD/i1
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  Convert_Binary_to_BCD/temp_hundreds[2]_i_1/O
                         net (fo=2, routed)           0.487     9.782    Convert_Binary_to_BCD/temp_hundreds[2]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.434    14.775    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.045    14.953    Convert_Binary_to_BCD/temp_hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.557     1.440    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Convert_Binary_to_BCD/shift_register_reg[7]/Q
                         net (fo=2, routed)           0.064     1.645    Convert_Binary_to_BCD/shift_register_reg_n_0_[7]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.690 r  Convert_Binary_to_BCD/shift_register[8]_i_1/O
                         net (fo=1, routed)           0.000     1.690    Convert_Binary_to_BCD/shift_register[8]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.824     1.952    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[8]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.092     1.545    Convert_Binary_to_BCD/shift_register_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.558     1.441    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Convert_Binary_to_BCD/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.097     1.679    Convert_Binary_to_BCD/shift_register_reg_n_0_[0]
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.724 r  Convert_Binary_to_BCD/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    Convert_Binary_to_BCD/shift_register[1]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.825     1.953    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     1.545    Convert_Binary_to_BCD/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_hundreds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.656%)  route 0.114ns (35.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.442    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Convert_Binary_to_BCD/temp_hundreds_reg[2]/Q
                         net (fo=3, routed)           0.114     1.720    Convert_Binary_to_BCD/temp_hundreds_reg_n_0_[2]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  Convert_Binary_to_BCD/temp_hundreds[1]_i_1/O
                         net (fo=2, routed)           0.000     1.765    Convert_Binary_to_BCD/temp_hundreds[1]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.829     1.956    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     1.549    Convert_Binary_to_BCD/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.557     1.440    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Convert_Binary_to_BCD/shift_register_reg[6]/Q
                         net (fo=2, routed)           0.131     1.712    Convert_Binary_to_BCD/shift_register_reg_n_0_[6]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  Convert_Binary_to_BCD/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Convert_Binary_to_BCD/shift_register[6]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.824     1.952    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.092     1.532    Convert_Binary_to_BCD/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.558     1.441    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Convert_Binary_to_BCD/shift_register_reg[2]/Q
                         net (fo=2, routed)           0.148     1.730    Convert_Binary_to_BCD/shift_register_reg_n_0_[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  Convert_Binary_to_BCD/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Convert_Binary_to_BCD/shift_register[3]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.825     1.953    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.092     1.546    Convert_Binary_to_BCD/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 refreshclock_generator/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshclock_generator/counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.561     1.444    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  refreshclock_generator/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  refreshclock_generator/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    refreshclock_generator/counter_value[0]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  refreshclock_generator/counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    refreshclock_generator/counter_value_0[0]
    SLICE_X42Y56         FDRE                                         r  refreshclock_generator/counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.831     1.958    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  refreshclock_generator/counter_value_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.133     1.577    refreshclock_generator/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.558     1.441    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Convert_Binary_to_BCD/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.169     1.751    Convert_Binary_to_BCD/shift_register_reg_n_0_[1]
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  Convert_Binary_to_BCD/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    Convert_Binary_to_BCD/shift_register[2]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.825     1.953    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    Convert_Binary_to_BCD/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.557     1.440    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Convert_Binary_to_BCD/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.168     1.749    Convert_Binary_to_BCD/shift_register_reg_n_0_[11]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  Convert_Binary_to_BCD/shift_register[11]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Convert_Binary_to_BCD/shift_register[11]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.824     1.952    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.091     1.531    Convert_Binary_to_BCD/shift_register_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refreshclock_generator/divided_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshclock_generator/divided_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.443    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  refreshclock_generator/divided_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  refreshclock_generator/divided_clock_reg/Q
                         net (fo=3, routed)           0.175     1.782    refreshclock_generator/CLK
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  refreshclock_generator/divided_clock_i_1/O
                         net (fo=1, routed)           0.000     1.827    refreshclock_generator/divided_clock_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  refreshclock_generator/divided_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.957    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  refreshclock_generator/divided_clock_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     1.563    refreshclock_generator/divided_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refreshclock_generator/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshclock_generator/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.443    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  refreshclock_generator/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  refreshclock_generator/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.705    refreshclock_generator/counter_value[12]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  refreshclock_generator/counter_value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    refreshclock_generator/data0[12]
    SLICE_X43Y58         FDRE                                         r  refreshclock_generator/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.957    refreshclock_generator/clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  refreshclock_generator/counter_value_reg[12]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    refreshclock_generator/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79   XADC_clock_generator/counter_value_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79   XADC_clock_generator/counter_value_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79   XADC_clock_generator/counter_value_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79   XADC_clock_generator/counter_value_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80   XADC_clock_generator/counter_value_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80   XADC_clock_generator/counter_value_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80   XADC_clock_generator/counter_value_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   Convert_Binary_to_BCD/OLD_twelve_bit_value_reg[7]/C



