# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DATN.gen/sources_1/bd/kria_top/ipshared/ec67/hdl" --include "../../../../DATN.gen/sources_1/bd/kria_top/ipshared/f805/hdl" --include "../../../../DATN.gen/sources_1/bd/kria_top/ipshared/f0b6/hdl/verilog" --include "../../../../DATN.gen/sources_1/bd/kria_top/ipshared/66be/hdl/verilog" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../DATN.gen/sources_1/ip/SECRET_TEST/sim/SECRET_TEST.v" \
"../../../../DATN.gen/sources_1/ip/COVER_TEST/sim/COVER_TEST.v" \
"../../../../DATN.srcs/sources_1/new/bram_mux.v" \
"../../../../DATN.srcs/sources_1/new/combine_cover.v" \
"../../../../DATN.srcs/sources_1/new/combine_secret.v" \
"../../../../DATN.srcs/sources_1/new/counter.v" \
"../../../../DATN.srcs/sources_1/new/decision.v" \
"../../../../DATN.srcs/sources_1/new/embed_func.v" \
"../../../../DATN.srcs/sources_1/new/extraction_function.v" \
"../../../../DATN.srcs/sources_1/new/pipeline.v" \
"../../../../DATN.srcs/sources_1/new/read_cover.v" \
"../../../../DATN.srcs/sources_1/new/read_secret.v" \
"../../../../DATN.srcs/sources_1/new/sgp_alu.v" \
"../../../../DATN.srcs/sources_1/new/split_cover.v" \
"../../../../DATN.srcs/sources_1/new/split_cover_data.v" \
"../../../../DATN.srcs/sources_1/new/split_secret_data.v" \
"../../../../DATN.srcs/sources_1/new/steganography_control.v" \
"../../../../DATN.srcs/sources_1/new/steganography_system.v" \
"../../../../DATN.srcs/sources_1/new/testing_sgp.v" \
"../../../../DATN.srcs/sources_1/new/write_sgp.v" \
"../../../../DATN.srcs/sim_2/new/sgp_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
