-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 8

-ProcessNode: 28

-Capacity (B): 4096
-WordWidth (bit): 16

-DeviceRoadmap: HP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

//-Routing: Non-H-tree
-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: 28nm_3T_GC.cell
//-MemoryCellInputFile: 28nm_2T_GC.cell
//-MemoryCellInputFile: 28nm_4T_GC.cell

-OptimizationTarget: WriteLatency
-EnablePruning: Yes

-Temperature (K): 300

// Based on the paper, the worst case retention time for 4T structure is 155um
// Calculate the retention time for 2T & 3T structure based on sense node
//-RetentionTime (us):155
-RetentionTime (us):66
-BufferDesignOptimization: latency

//-ForceBank3D (Total AxBxC, Active DxE): 64x4x2, 1x1
//-ForceBank (Total AxB, Active CxD): 64x4, 1x1
//-ForceMat (Total AxB, Active CxD): 2x2, 2x2
//-ForceMuxSenseAmp: 128
//-ForceMuxOutputLev1: 1 
//-ForceMuxOutputLev2: 1

-StackedDieCount: 1
//-PartitionGranularity: 1
//-LocalTSVProjection: 0
//-GlobalTSVProjection: 0
//-TSVRedundancy 1.2
