program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y, conv_s1_x] = hcompute_conv_stencil_1(conv_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Is rate matchable
reduced kernel : conv_stencil
insert kernel: conv_s0_y to producer buffer: conv_stencil
insert kernel: conv_s1_y to producer buffer: conv_stencil
insert kernel: hw_input_global_wrapper_s0_y to producer buffer: hw_input_global_wrapper_stencil
insert kernel: hw_output_s0_y_yi to producer buffer: hw_output_stencil
Producer kernels...
  conv_stencil -> conv_s0_y conv_s1_y 
    MULTIPLE PRODUCERS
  hw_input_global_wrapper_stencil -> hw_input_global_wrapper_s0_y 
  hw_output_stencil -> hw_output_s0_y_yi 
conv_stencil has 2 producers
  conv_s0_y
  conv_s1_y
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y, conv_s1_x] = hcompute_conv_stencil_1(conv_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
conv_stencil has 2 producers
  conv_s0_y
  conv_s1_y
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y, conv_s1_x] = hcompute_conv_stencil_1(conv_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Multi-write buffers
  conv_stencil
Built initializer / update maps
  # multi_write buffers = 1
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y, conv_s1_x] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Unoptimized schedule...
  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
{
  for (int c3 = 0; c3 <= 63; c3 += 1)
    for (int c5 = 0; c5 <= 63; c5 += 1)
      op_hcompute_hw_input_global_wrapper_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 59; c3 += 1)
    for (int c5 = 0; c5 <= 59; c5 += 1)
      op_hcompute_conv_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 59; c3 += 1)
    for (int c5 = 0; c5 <= 59; c5 += 1)
      op_hcompute_conv_stencil_1(0, c3, c5);
  for (int c3 = 0; c3 <= 59; c3 += 1)
    for (int c5 = 0; c5 <= 59; c5 += 1)
      op_hcompute_hw_output_stencil(0, c3, c5);
}
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_4
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_4
Creating ports for op: conv_stencil_clkwrk_dsa0
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 1, conv_s0_y, 0, conv_s0_x, 0] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 3, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [0, 0, 2, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
generating banks for buffer: conv_stencil
getting rddom
rddom = { conv_stencil[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_4 and conv_stencil_op_hcompute_hw_output_stencil_1
Done generating register-file style banks for conv_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_all_inputs_to_all_outputs
	input: 
    conv_stencil_op_hcompute_conv_stencil_1_4
	 output: 
    conv_stencil_op_hcompute_hw_output_stencil_1
extracting box from { conv_stencil[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
extracting box from { conv_stencil[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_1_4, Get ram string: (((1*conv_s1_y)) - 0) * 1 + (((1*conv_s1_x)) - 0) * 60
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(59 - hw_output_s0_y_yi)] }
cg = (((59 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(59 - hw_output_s0_x_xi)] }
cg = (((59 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: conv_stencil_clkwrk_dsa0
getting rddom
rddom = { conv_stencil_clkwrk_dsa0[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
Adding bank between conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 and conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Done generating register-file style banks for conv_stencil_clkwrk_dsa0, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_clkwrk_dsa0_all_inputs_to_all_outputs
	input: 
    conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
	 output: 
    conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
extracting box from { conv_stencil_clkwrk_dsa0[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
extracting box from { conv_stencil_clkwrk_dsa0[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(59 - conv_s0_y)] }
cg = (((59 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(59 - conv_s0_x)] }
cg = (((59 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30, Get ram string: (((1*conv_s0_y)) - 0) * 1 + (((1*conv_s0_x)) - 0) * 60
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
generating banks for buffer: hw_input_global_wrapper_stencil
getting rddom
rddom = { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Done generating register-file style banks for hw_input_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_input_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	 output: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
extracting box from { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
extracting box from { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_y)] }
cg = (((1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(63 - hw_input_global_wrapper_s0_y)] }
cg = (((63 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)] }
cg = (((1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(63 - hw_input_global_wrapper_s0_x)] }
cg = (((63 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2, Get ram string: (((1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_input_global_wrapper_s0_x)) - 0) * 64
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_y)] }
cg = (((59 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [(59 - conv_s1_x)] }
cg = (((59 + -1*conv_s1_x)) >= 0)
Prog: unoptimized_conv_5_5
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_1
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_1
op = op_hcompute_conv_stencil_1
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil
created res
finding out buffers
Checking if program is a boundary
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i3)] }
cg = (((59 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i5)] }
cg = (((59 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(63 - i3)] }
cg = (((63 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(63 - i5)] }
cg = (((63 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i3)] }
cg = (((59 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i5)] }
cg = (((59 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i3)] }
cg = (((59 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(59 - i5)] }
cg = (((59 + -1*i5)) >= 0)
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Generating accel wrapper
# in bundles: 1
Generating arg list
Generating driver function
buf = hw_input_stencil
Generated accel wrapper
Generating accel wrapper
Generating arg list
Generating driver function
Generating bmp harness
Generated channels
Generating inputs
in dim = 0
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
Built unoptimized code
cmd: echo $CLKWRK_PATH
/home/dai-dirk/MetaMapper/MetaMapper/clockwork
cmd: g++ -fstack-protector-all -std=c++11 -I $CLKWRK_PATH regression_tb_unoptimized_conv_5_5.cpp unoptimized_conv_5_5.cpp
Running CGRA flow on conv_5_5
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y, conv_s1_x] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 2), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 3), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 1)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 4), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 2)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 3)], hw_input_global_wrapper_stencil[conv_s1_y, (conv_s1_x + 4)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 2)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 3)], hw_input_global_wrapper_stencil[(conv_s1_y + 1), (conv_s1_x + 4)])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Buffer: conv_stencil
  Producers...
Got consumers
Writes: { conv_stencil[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
    Min offset (counting only writers): 0, 0
Visit produce locations: conv_stencil: addr =  [conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: conv_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Buffer: conv_stencil_clkwrk_dsa0
  Producers...
Got consumers
Writes: { conv_stencil_clkwrk_dsa0[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
    Min offset (counting only writers): 0, 0
Visit produce locations: conv_stencil_clkwrk_dsa0: addr =  [conv_s0_y, conv_s0_x]
New produce locations: conv_stencil_clkwrk_dsa0: addr =  [conv_s0_y+0,  conv_s0_x+0]
Visit consume locations: conv_stencil_clkwrk_dsa0: addr =  [conv_s1_y, conv_s1_x]
New consume locations: conv_stencil_clkwrk_dsa0: addr =  [conv_s1_y+0,  conv_s1_x+0]
Buffer: hw_input_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 and ((i0 >= 4 and i1 >= 4) or (i0 >= 4 and 3 <= i1 <= 62) or (i0 >= 4 and 2 <= i1 <= 61) or (i0 >= 4 and 0 < i1 <= 60) or (i0 >= 4 and i1 <= 59) or (3 <= i0 <= 62 and i1 >= 4) or (3 <= i0 <= 62 and 3 <= i1 <= 62) or (3 <= i0 <= 62 and 2 <= i1 <= 61) or (3 <= i0 <= 62 and 0 < i1 <= 60) or (3 <= i0 <= 62 and i1 <= 59) or (2 <= i0 <= 61 and i1 >= 4) or (2 <= i0 <= 61 and 3 <= i1 <= 62) or (2 <= i0 <= 61 and 2 <= i1 <= 61) or (2 <= i0 <= 61 and 0 < i1 <= 60) or (2 <= i0 <= 61 and i1 <= 59) or (0 < i0 <= 60 and i1 >= 4) or (0 < i0 <= 60 and 3 <= i1 <= 62) or (0 < i0 <= 60 and 2 <= i1 <= 61) or (0 < i0 <= 60 and i1 <= 59) or (i0 <= 59 and i1 >= 4) or (i0 <= 59 and 3 <= i1 <= 62) or (i0 <= 59 and 2 <= i1 <= 61) or (i0 <= 59 and 0 < i1 <= 60) or (i0 <= 59 and i1 <= 59)) }
    Min offset (counting only writers): 0, 0
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x]
New produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y, conv_s1_x]
New consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2), conv_s1_x]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2)+0,  conv_s1_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2), (conv_s1_x + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2), (conv_s1_x + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2), (conv_s1_x + 3)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2), (conv_s1_x + 4)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3), conv_s1_x]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3)+0,  conv_s1_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3), (conv_s1_x + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3), (conv_s1_x + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3), (conv_s1_x + 3)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3), (conv_s1_x + 4)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y, (conv_s1_x + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y+0,  (conv_s1_x + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4), conv_s1_x]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4)+0,  conv_s1_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4), (conv_s1_x + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4), (conv_s1_x + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4), (conv_s1_x + 4)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4), (conv_s1_x + 3)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y, (conv_s1_x + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y+0,  (conv_s1_x + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y, (conv_s1_x + 3)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y+0,  (conv_s1_x + 3)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y, (conv_s1_x + 4)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [conv_s1_y+0,  (conv_s1_x + 4)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1), conv_s1_x]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1)+0,  conv_s1_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1), (conv_s1_x + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1), (conv_s1_x + 3)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1), (conv_s1_x + 4)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0]
Buffer: hw_input_stencil
  Producers...
4
Got consumers
Writes: { hw_input_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
    Min offset (counting only writers): 0, 0
Visit consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x]
New consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0]
Buffer: hw_output_stencil
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0
Visit produce locations: hw_output_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New produce locations: hw_output_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
cmd: mkdir -p ./map_result/conv_5_5
After Loop Perfection
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
hcompute_hw_input_global_wrapper_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
	Buffer <hw_input_stencil> 
	producer map: {  }
	capacity: 4096
	hierarchy level: glb
hcompute_conv_stencil
	Buffer <conv_stencil_clkwrk_dsa0> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
	capacity: 3600
	hierarchy level: glb
hcompute_conv_stencil_1
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
	capacity: 3600
	hierarchy level: glb
	Buffer <conv_stencil_clkwrk_dsa0> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
hcompute_hw_output_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_output_stencil> 
	producer map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
	capacity: 3600
	hierarchy level: glb
hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

Compute file dse found
No compute unit file: 
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
conv_5_5 is a stencil pipeline
Computing validity deps for conv_stencil
Computing validity deps for conv_stencil_clkwrk_dsa0
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_output_stencil
Finite validity: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Dep = { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 4 <= hw_input_global_wrapper_s0_x <= 63 }
  Dep = { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_conv_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
Consumed data...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_conv_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_conv_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_hw_output_stencil, s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_hw_output_stencil > 0 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 }
Writing problem to mod file...
  # of constraints: 4
  legal point  : { [1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_conv_stencil[conv_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = conv_s0_y] : 0 <= conv_s0_y <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_input_global_wrapper_s0_y] : 0 <= hw_input_global_wrapper_s0_y <= 59; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -1 + hw_input_global_wrapper_s0_y] : 0 < hw_input_global_wrapper_s0_y <= 60; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -2 + hw_input_global_wrapper_s0_y] : 2 <= hw_input_global_wrapper_s0_y <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -3 + hw_input_global_wrapper_s0_y] : 3 <= hw_input_global_wrapper_s0_y <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -4 + hw_input_global_wrapper_s0_y] : 4 <= hw_input_global_wrapper_s0_y <= 63 }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi = conv_s1_y] : 0 <= conv_s1_y <= 59 }
Consumed data...
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[conv_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[(conv_s1_y)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(conv_s1_y)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_y] : 0 <= conv_s1_y <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(conv_s1_y)] }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 4 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 3 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + conv_s1_y] : 0 <= conv_s1_y <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[(4 + conv_s1_y)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(4 + conv_s1_y)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_y] : 0 <= conv_s1_y <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(4 + conv_s1_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[(hw_output_s0_y_yi)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> [(hw_output_s0_y_yi)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> [(hw_output_s0_y_yi)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil] : s_op_hcompute_conv_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_output_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 }
Writing problem to mod file...
  # of constraints: 7
  legal point  : { [1, 1, 1, 1] }
  minimal point: -4
Schedule params...
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[conv_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59 }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 4 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 3 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + conv_s1_y] : 0 <= conv_s1_y <= 59 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(4 + i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(4 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(4 + i)] }
  scheduling dimension 2
  { op_hcompute_conv_stencil[conv_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = conv_s0_x] : 0 <= conv_s0_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_x <= 59 }
Consumed data...
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[conv_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[(conv_s1_x)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(conv_s1_x)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_x] : 0 <= conv_s1_x <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(conv_s1_x)] }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 4 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 3 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + conv_s1_x] : 0 <= conv_s1_x <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[(4 + conv_s1_x)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(4 + conv_s1_x)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_x] : 0 <= conv_s1_x <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(4 + conv_s1_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[(hw_output_s0_x_xi)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_conv_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_output_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 }
Writing problem to mod file...
  # of constraints: 7
  legal point  : { [1, 1, 1, 1] }
  minimal point: -4
Schedule params...
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[conv_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 4 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 3 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + conv_s1_x] : 0 <= conv_s1_x <= 59 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(4 + i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(4 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(4 + i)] }
Final schedule...
  op_hcompute_conv_stencil
    1*d2*1*1 + 1*4
    1*d1*1*1 + 1*4
    1*d0*1*1 + 1*0

  op_hcompute_conv_stencil_1
    1*d2*1*1 + 1*4
    1*d1*1*1 + 1*4
    1*d0*1*1 + 1*0

  op_hcompute_hw_input_global_wrapper_stencil
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_hw_output_stencil
    1*d2*1*1 + 1*4
    1*d1*1*1 + 1*4
    1*d0*1*1 + 1*0

Sched expr: 1*d2 + 4
Sched expr: 1*d1 + 4
Sched expr: 1*d0 + 0
Map str: { op_hcompute_conv_stencil[d0, d1, d2] -> [1*d2 + 4, 1*d1 + 4, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 4
Sched expr: 1*d1 + 4
Sched expr: 1*d0 + 0
Map str: { op_hcompute_conv_stencil_1[d0, d1, d2] -> [1*d2 + 4, 1*d1 + 4, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 4
Sched expr: 1*d1 + 4
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_output_stencil[d0, d1, d2] -> [1*d2 + 4, 1*d1 + 4, 1*d0 + 0] }
map got str
Clockwork schedule...
  { op_hcompute_conv_stencil[d0, d1, d2] -> [4 + d2, 4 + d1, d0] }
  { op_hcompute_conv_stencil_1[d0, d1, d2] -> [4 + d2, 4 + d1, d0] }
  { op_hcompute_hw_output_stencil[d0, d1, d2] -> [4 + d2, 4 + d1, d0] }
  { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [d2, d1, d0] }
Domain...
  { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
bounds...{ [i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
lengths
1
64
64
1
Fused iis
  4096
  64
  1
Finite validity: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Dep = { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 4 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 4 <= hw_input_global_wrapper_s0_x <= 63 }
  Dep = { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_conv_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
Consumed data...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_conv_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_conv_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_hw_output_stencil, s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_hw_output_stencil > 0 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 }
Writing problem to mod file...
  # of constraints: 4
  legal point  : { [1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_conv_stencil[conv_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = conv_s0_y] : 0 <= conv_s0_y <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_input_global_wrapper_s0_y] : 0 <= hw_input_global_wrapper_s0_y <= 59; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -1 + hw_input_global_wrapper_s0_y] : 0 < hw_input_global_wrapper_s0_y <= 60; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -2 + hw_input_global_wrapper_s0_y] : 2 <= hw_input_global_wrapper_s0_y <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -3 + hw_input_global_wrapper_s0_y] : 3 <= hw_input_global_wrapper_s0_y <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[conv_s1_y = -4 + hw_input_global_wrapper_s0_y] : 4 <= hw_input_global_wrapper_s0_y <= 63 }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi = conv_s1_y] : 0 <= conv_s1_y <= 59 }
Consumed data...
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[conv_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[(conv_s1_y)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(conv_s1_y)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_y] : 0 <= conv_s1_y <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(conv_s1_y)] }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 4 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 3 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + conv_s1_y] : 0 <= conv_s1_y <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[(4 + conv_s1_y)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(4 + conv_s1_y)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_y] : 0 <= conv_s1_y <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_y] -> [(4 + conv_s1_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[(hw_output_s0_y_yi)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> [(hw_output_s0_y_yi)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> [(hw_output_s0_y_yi)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil] : s_op_hcompute_conv_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_output_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 }
Writing problem to mod file...
  # of constraints: 7
  legal point  : { [1, 1, 1, 1] }
  minimal point: -4
Schedule params...
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_conv_stencil[conv_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59 }
  { op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 4 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 3 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + conv_s1_y] : 0 <= conv_s1_y <= 59; op_hcompute_conv_stencil_1[conv_s1_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + conv_s1_y] : 0 <= conv_s1_y <= 59 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi] -> op_hcompute_conv_stencil_1[conv_s1_y = hw_output_s0_y_yi] : 0 <= hw_output_s0_y_yi <= 59 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(4 + i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(4 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(4 + i)] }
  scheduling dimension 2
  { op_hcompute_conv_stencil[conv_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = conv_s0_x] : 0 <= conv_s0_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_x <= 59 }
Consumed data...
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[conv_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[(conv_s1_x)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(conv_s1_x)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_x] : 0 <= conv_s1_x <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(conv_s1_x)] }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 4 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 3 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + conv_s1_x] : 0 <= conv_s1_x <= 59 }
bound: { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[(4 + conv_s1_x)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(4 + conv_s1_x)] }
      domain of bound: { op_hcompute_conv_stencil_1[conv_s1_x] : 0 <= conv_s1_x <= 59 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[conv_s1_x] -> [(4 + conv_s1_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[(hw_output_s0_x_xi)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_conv_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_output_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 }
Writing problem to mod file...
  # of constraints: 7
  legal point  : { [1, 1, 1, 1] }
  minimal point: -4
Schedule params...
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_conv_stencil[conv_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi] -> op_hcompute_conv_stencil_1[conv_s1_x = hw_output_s0_x_xi] : 0 <= hw_output_s0_x_xi <= 59 }
  { op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 4 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 3 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + conv_s1_x] : 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[conv_s1_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + conv_s1_x] : 0 <= conv_s1_x <= 59 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(4 + i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(4 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(4 + i)] }
Original Loop iis
op_hcompute_hw_input_global_wrapper_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_y q: 1, d = 0
    ii = 64
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_x q: 1, d = 0
    ii = 1
op_hcompute_conv_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_conv_stencil
  conv_s0_y q: 1, d = 4
    ii = 64
op_hcompute_conv_stencil
  conv_s0_x q: 1, d = 4
    ii = 1
op_hcompute_conv_stencil_1
  root q: 1, d = 0
    ii = 4096
op_hcompute_conv_stencil_1
  conv_s1_y q: 1, d = 4
    ii = 64
op_hcompute_conv_stencil_1
  conv_s1_x q: 1, d = 4
    ii = 1
op_hcompute_hw_output_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_output_stencil
  hw_output_s0_y_yi q: 1, d = 4
    ii = 64
op_hcompute_hw_output_stencil
  hw_output_s0_x_xi q: 1, d = 4
    ii = 1
inner ops: op_hcompute_hw_input_global_wrapper_stencil
inner ops: op_hcompute_hw_input_global_wrapper_stencil, offset: 0
inner ops: op_hcompute_conv_stencil
inner ops: op_hcompute_conv_stencil, offset: 0
inner ops: op_hcompute_conv_stencil_1
force inner op: op_hcompute_conv_stencil, has same offset as update: 0
inner ops: op_hcompute_conv_stencil_1, offset: 0
inner ops: op_hcompute_hw_output_stencil
inner ops: op_hcompute_hw_output_stencil, offset: 0
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
orginal schedule before relax: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
Start times...
{ start_op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59; start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  pre adjustment min: { [0] }
Adjusting delays of conv_5_5
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, conv_s1_y}
Adjusting delay of conv_s0_y
Adjusting delay of hw_input_global_wrapper_s0_y
read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Kernel <hw_input_global_wrapper_s0_y> has Delay slack: 0
Offset with in parent: 0
Adjusting delay of conv_s1_y
read map: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
write map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
writes: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Time to write: { [i0] -> conv_stencil_clkwrk_dsa0[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -1 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -2 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -3 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -4 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -64 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -65 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -66 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -67 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -68 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -128 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -129 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -130 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -131 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -132 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -192 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -193 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -194 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -256 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -257 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -258 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -259 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> conv_stencil_clkwrk_dsa0[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_conv_stencil
    sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
    Consumers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -1 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -2 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -3 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -4 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -64 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -65 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -66 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -67 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -68 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -128 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -129 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -130 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -131 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -132 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -192 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -193 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -194 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -256 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -257 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -258 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -259 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0; [i0] -> conv_stencil_clkwrk_dsa0[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [260 + i0] : -4 <= i0 <= 3835 and 64*floor((4 + i0)/64) <= i0; [i0] -> [259 + i0] : -3 <= i0 <= 3836 and 64*floor((3 + i0)/64) < i0; [i0] -> [258 + i0] : -2 <= i0 <= 3837 and 64*floor((2 + i0)/64) <= -2 + i0; [i0] -> [257 + i0] : -1 <= i0 <= 3838 and 64*floor((1 + i0)/64) <= -3 + i0; [i0] -> [256 + i0] : 0 <= i0 <= 3839 and 64*floor((i0)/64) <= -4 + i0; [i0] -> [196 + i0] : 60 <= i0 <= 3899 and 64*floor((4 + i0)/64) <= i0; [i0] -> [194 + i0] : 62 <= i0 <= 3901 and 64*floor((2 + i0)/64) <= -2 + i0; [i0] -> [193 + i0] : 63 <= i0 <= 3902 and 64*floor((1 + i0)/64) <= -3 + i0; [i0] -> [192 + i0] : 64 <= i0 <= 3903 and 64*floor((i0)/64) <= -4 + i0; [i0] -> [132 + i0] : 124 <= i0 <= 3963 and 64*floor((4 + i0)/64) <= i0; [i0] -> [131 + i0] : 125 <= i0 <= 3964 and 64*floor((3 + i0)/64) < i0; [i0] -> [130 + i0] : 126 <= i0 <= 3965 and 64*floor((2 + i0)/64) <= -2 + i0; [i0] -> [129 + i0] : 127 <= i0 <= 3966 and 64*floor((1 + i0)/64) <= -3 + i0; [i0] -> [128 + i0] : 128 <= i0 <= 3967 and 64*floor((i0)/64) <= -4 + i0; [i0] -> [68 + i0] : 188 <= i0 <= 4027 and 64*floor((4 + i0)/64) <= i0; [i0] -> [67 + i0] : 189 <= i0 <= 4028 and 64*floor((3 + i0)/64) < i0; [i0] -> [66 + i0] : 190 <= i0 <= 4029 and 64*floor((2 + i0)/64) <= -2 + i0; [i0] -> [65 + i0] : 191 <= i0 <= 4030 and 64*floor((1 + i0)/64) <= -3 + i0; [i0] -> [64 + i0] : 192 <= i0 <= 4031 and 64*floor((i0)/64) <= -4 + i0; [i0] -> [4 + i0] : 252 <= i0 <= 4091 and 64*floor((4 + i0)/64) <= i0; [i0] -> [3 + i0] : 253 <= i0 <= 4092 and 64*floor((3 + i0)/64) < i0; [i0] -> [2 + i0] : 254 <= i0 <= 4093 and 64*floor((2 + i0)/64) <= -2 + i0; [i0] -> [1 + i0] : 255 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -3 + i0; [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [260]; [259]; [258]; [257]; [256]; [196]; [194]; [193]; [192]; [132]; [131]; [130]; [129]; [128]; [68]; [67]; [66]; [65]; [64]; [4]; [3]; [2]; [1]; [0] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    Consumers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Kernel <conv_s1_y> has Delay slack: 0
Offset with in parent: 256
Adjusting delay of hw_output_s0_y_yi
read map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
write map: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
writes: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Time to write: { [i0] -> conv_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
Time to read : { [i0] -> conv_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
    Consumers: op_hcompute_hw_output_stencil
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Kernel <hw_output_s0_y_yi> has Delay slack: 0
Offset with in parent: 256
    Find buffers need to be rewritten: conv_stencil_clkwrk_dsa0
    Find buffers need to be rewritten: hw_input_global_wrapper_stencil

Filter buffers...

schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
Final schedule after relax: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
Final end schedule after relax: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
Computing validity deps for conv_stencil
Computing validity deps for conv_stencil_clkwrk_dsa0
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_output_stencil
program: conv_5_5
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 60; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 60; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
    }
  }
  for (int conv_s1_y = 0; conv_s1_y < 60; conv_s1_y++) {
    for (int conv_s1_x = 0; conv_s1_x < 60; conv_s1_x++) {
      op_hcompute_conv_stencil_1: conv_stencil[conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0], hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 60; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 60; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
Start times...
  { start_op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
  min: { [0] }
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
Schedule...
  { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
  { start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
  Cycle deps: { end_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; end_op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 <= hw_input_global_wrapper_s0_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 0 <= hw_input_global_wrapper_s0_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 59; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 0 < hw_input_global_wrapper_s0_x <= 60; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 60; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 60; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -1 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 60; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 2 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 2 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -2 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 3 <= hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 3 <= hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 3 <= hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 3 <= hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -3 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 3 <= hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 59 and 4 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -1 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 60 and 4 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -2 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 61 and 4 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -3 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 3 <= hw_input_global_wrapper_s0_y <= 62 and 4 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, conv_s1_y = -4 + hw_input_global_wrapper_s0_y, conv_s1_x = -4 + hw_input_global_wrapper_s0_x] : 4 <= hw_input_global_wrapper_s0_y <= 63 and 4 <= hw_input_global_wrapper_s0_x <= 63 }
  Earlier deps: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y', conv_s1_x'] : conv_s1_x' > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y', conv_s1_x'] : conv_s1_x' > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_output_s0_y_yi'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y', conv_s1_x'] : conv_s1_x' > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_input_global_wrapper_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s0_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_output_s0_y_yi'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_output_s0_y_yi'; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y', conv_s1_x'] : conv_s1_x' > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s1_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -259 + 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64conv_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi - 4096root' - 64hw_output_s0_y_yi'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 261 + 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y'; start_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s0_y'; end_op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 4096root + 64conv_s1_y + conv_s1_x - 4096root' - 64hw_output_s0_y_yi; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s1_y, conv_s1_x] : conv_s1_x > 4096root + 64conv_s0_y + conv_s0_x - 4096root' - 64conv_s1_y }
  Violated deps: {  }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> [260 + 4096root + 64conv_s1_y + conv_s1_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 4096root + 64hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [260 + 4096root + 64conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [4096root + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
result schedule: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_4
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_4
Creating ports for op: conv_stencil_clkwrk_dsa0
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  conv_s1_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 3)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 2)+0,  (conv_s1_x + 4)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  conv_s1_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 3)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 3)+0,  (conv_s1_x + 4)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  conv_s1_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 4)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 4)+0,  (conv_s1_x + 3)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 3)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y+0,  (conv_s1_x + 4)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  conv_s1_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 3)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_y + 1)+0,  (conv_s1_x + 4)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
Latency of application is: { [4095] }
Global schedule: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
# in bundles: 1
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Found compute file for conv_5_5
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Looking for connection for hw_input_stencil.op_hcompute_hw_input_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Found compute file for conv_5_5
getting incoming buffers to op_hcompute_conv_stencil
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil_clkwrk_dsa0
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Found compute file for conv_5_5
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Looking for connection for conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_1
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_1
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_1
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_hw_output_stencil
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Found compute file for conv_5_5
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil
  name = in0_conv_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
create shift register for --- conv_stencil
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[59, 59] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[59, 59] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

==== No reduce ops on this buffer
Writer name: op_hcompute_conv_stencil_1
read_op read: {conv_stencil}
read_op write: {hw_output_stencil, }
write_op write: {hw_output_stencil}
write_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
Time to write: { [i0] -> conv_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
Time to read : { [i0] -> conv_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_conv_stencil_1
DG: ...
# nodes: 2
# edges: 1
Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_conv_stencil_1_4 -> (0) conv_stencil_op_hcompute_hw_output_stencil_1
Fanin Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_hw_output_stencil_1 -> (-1) conv_stencil_op_hcompute_conv_stencil_1_4

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_conv_stencil_1_4 -> (0) conv_stencil_op_hcompute_hw_output_stencil_1
Fanin Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_hw_output_stencil_1 -> (-1) conv_stencil_op_hcompute_conv_stencil_1_4

inpt: conv_stencil_op_hcompute_conv_stencil_1_4
  conv_stencil_op_hcompute_hw_output_stencil_1 -(0)-> 0
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_conv_stencil_1_4 -> (0) conv_stencil_op_hcompute_hw_output_stencil_1
Fanin Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_hw_output_stencil_1 -> (-1) conv_stencil_op_hcompute_conv_stencil_1_4

edge: conv_stencil_op_hcompute_conv_stencil_1_4=>conv_stencil_op_hcompute_hw_output_stencil_1, w=0
after sort: outpt->conv_stencil_op_hcompute_hw_output_stencil_1, w=0
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_conv_stencil_1_4 -> (0) conv_stencil_op_hcompute_hw_output_stencil_1
Fanin Group:     conv_stencil_op_hcompute_conv_stencil_1_4
        conv_stencil_op_hcompute_hw_output_stencil_1 -> (-1) conv_stencil_op_hcompute_conv_stencil_1_4
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_op_hcompute_conv_stencil_1_4->conv_stencil_op_hcompute_hw_output_stencil_1, delay = 0
	register IO:: 
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_op_hcompute_conv_stencil_1_4->conv_stencil_op_hcompute_hw_output_stencil_1, delay = 0
	register IO:: 

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_op_hcompute_conv_stencil_1_4->conv_stencil_op_hcompute_hw_output_stencil_1, delay = 0
	register IO:: 

Done ports: {conv_stencil_op_hcompute_hw_output_stencil_1}
reduced buffer: --- conv_stencil
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[59, 59] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles

SR outputs: {conv_stencil_op_hcompute_hw_output_stencil_1}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_op_hcompute_conv_stencil_1_4->conv_stencil_op_hcompute_hw_output_stencil_1, delay = 0
	register IO:: 

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_op_hcompute_conv_stencil_1_4->conv_stencil_op_hcompute_hw_output_stencil_1, delay = 0
	register IO:: 

add input: conv_stencil_op_hcompute_conv_stencil_1_4 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_1 to pt2wire
create shift register for --- conv_stencil_clkwrk_dsa0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[59, 59] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[59, 59] }

	---- Input Bundles
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
	---- Output Bundles
		op_hcompute_conv_stencil_1_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

==== No reduce ops on this buffer
Writer name: op_hcompute_conv_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: 
Calculate DDs for creating shift registers.
writes: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> conv_stencil_clkwrk_dsa0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
Time to write: { [i0] -> conv_stencil_clkwrk_dsa0[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
Time to read : { [i0] -> conv_stencil_clkwrk_dsa0[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_conv_stencil
DG: ...
# nodes: 2
# edges: 1
Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 -> (0) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Fanin Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 -> (-1) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 -> (0) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Fanin Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 -> (-1) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30

inpt: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
  conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 -(0)-> 0
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 -> (0) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Fanin Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 -> (-1) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30

edge: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30=>conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, w=0
after sort: outpt->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, w=0
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 -> (0) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Fanin Group:     conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
        conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 -> (-1) conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, delay = 0
	register IO:: 
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, delay = 0
	register IO:: 

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, delay = 0
	register IO:: 

Done ports: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
reduced buffer: --- conv_stencil_clkwrk_dsa0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_clkwrk_dsa0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [260 + 64conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 59 and 0 <= conv_s0_x <= 59 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[59, 59] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30
	---- Output Bundles

SR outputs: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, delay = 0
	register IO:: 

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30->conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5, delay = 0
	register IO:: 

add input: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_30 to pt2wire
add output: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 to pt2wire
create shift register for --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

	---- 24 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[2, 3] }
			max location: { hw_input_global_wrapper_stencil[61, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[2, 4] }
			max location: { hw_input_global_wrapper_stencil[61, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[3, 0] }
			max location: { hw_input_global_wrapper_stencil[62, 59] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[3, 1] }
			max location: { hw_input_global_wrapper_stencil[62, 60] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[3, 2] }
			max location: { hw_input_global_wrapper_stencil[62, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[3, 3] }
			max location: { hw_input_global_wrapper_stencil[62, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[3, 4] }
			max location: { hw_input_global_wrapper_stencil[62, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[0, 1] }
			max location: { hw_input_global_wrapper_stencil[59, 60] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[4, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 59] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[4, 1] }
			max location: { hw_input_global_wrapper_stencil[63, 60] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[4, 2] }
			max location: { hw_input_global_wrapper_stencil[63, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[4, 4] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[4, 3] }
			max location: { hw_input_global_wrapper_stencil[63, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[0, 2] }
			max location: { hw_input_global_wrapper_stencil[59, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[0, 3] }
			max location: { hw_input_global_wrapper_stencil[59, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[0, 4] }
			max location: { hw_input_global_wrapper_stencil[59, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[1, 0] }
			max location: { hw_input_global_wrapper_stencil[60, 59] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[1, 2] }
			max location: { hw_input_global_wrapper_stencil[60, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[1, 3] }
			max location: { hw_input_global_wrapper_stencil[60, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[1, 4] }
			max location: { hw_input_global_wrapper_stencil[60, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[59, 59] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[2, 0] }
			max location: { hw_input_global_wrapper_stencil[61, 59] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[2, 1] }
			max location: { hw_input_global_wrapper_stencil[61, 60] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
			min location: { hw_input_global_wrapper_stencil[2, 2] }
			max location: { hw_input_global_wrapper_stencil[61, 61] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		op_hcompute_conv_stencil_1_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

==== No reduce ops on this buffer
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -129 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0 }
PC times     : { [i0] -> [129 + i0] : 127 <= i0 <= 3966 and 64*floor((1 + i0)/64) <= -3 + i0 }
DDs          : { [129] }
DD           : 129
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -128 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0 }
PC times     : { [i0] -> [128 + i0] : 128 <= i0 <= 3967 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [128] }
DD           : 128
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -68 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0 }
PC times     : { [i0] -> [68 + i0] : 188 <= i0 <= 4027 and 64*floor((4 + i0)/64) <= i0 }
DDs          : { [68] }
DD           : 68
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -67 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0 }
PC times     : { [i0] -> [67 + i0] : 189 <= i0 <= 4028 and 64*floor((3 + i0)/64) < i0 }
DDs          : { [67] }
DD           : 67
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -66 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0 }
PC times     : { [i0] -> [66 + i0] : 190 <= i0 <= 4029 and 64*floor((2 + i0)/64) <= -2 + i0 }
DDs          : { [66] }
DD           : 66
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -65 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0 }
PC times     : { [i0] -> [65 + i0] : 191 <= i0 <= 4030 and 64*floor((1 + i0)/64) <= -3 + i0 }
DDs          : { [65] }
DD           : 65
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[3 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -64 + i0 - 64o0] : 3 <= o0 <= 62 and -127 + i0 <= 64o0 <= -68 + i0 }
PC times     : { [i0] -> [64 + i0] : 192 <= i0 <= 4031 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [64] }
DD           : 64
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -259 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [259 + i0] : -3 <= i0 <= 3836 and 64*floor((3 + i0)/64) < i0 }
DDs          : { [259] }
DD           : 259
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -4 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0 }
PC times     : { [i0] -> [4 + i0] : 252 <= i0 <= 4091 and 64*floor((4 + i0)/64) <= i0 }
DDs          : { [4] }
DD           : 4
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -3 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0 }
PC times     : { [i0] -> [3 + i0] : 253 <= i0 <= 4092 and 64*floor((3 + i0)/64) < i0 }
DDs          : { [3] }
DD           : 3
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -2 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0 }
PC times     : { [i0] -> [2 + i0] : 254 <= i0 <= 4093 and 64*floor((2 + i0)/64) <= -2 + i0 }
DDs          : { [2] }
DD           : 2
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0 }
PC times     : { [i0] -> [i0] : 256 <= i0 <= 4095 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[4 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -1 + i0 - 64o0] : 4 <= o0 <= 63 and -63 + i0 <= 64o0 <= -4 + i0 }
PC times     : { [i0] -> [1 + i0] : 255 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -3 + i0 }
DDs          : { [1] }
DD           : 1
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -258 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [258 + i0] : -2 <= i0 <= 3837 and 64*floor((2 + i0)/64) <= -2 + i0 }
DDs          : { [258] }
DD           : 258
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -257 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [257 + i0] : -1 <= i0 <= 3838 and 64*floor((1 + i0)/64) <= -3 + i0 }
DDs          : { [257] }
DD           : 257
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -256 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [256 + i0] : 0 <= i0 <= 3839 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [256] }
DD           : 256
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0 }
PC times     : { [i0] -> [196 + i0] : 60 <= i0 <= 3899 and 64*floor((4 + i0)/64) <= i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -194 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0 }
PC times     : { [i0] -> [194 + i0] : 62 <= i0 <= 3901 and 64*floor((2 + i0)/64) <= -2 + i0 }
DDs          : { [194] }
DD           : 194
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 3 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -193 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0 }
PC times     : { [i0] -> [193 + i0] : 63 <= i0 <= 3902 and 64*floor((1 + i0)/64) <= -3 + i0 }
DDs          : { [193] }
DD           : 193
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[1 + conv_s1_y, 4 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -192 + i0 - 64o0] : 0 < o0 <= 60 and -255 + i0 <= 64o0 <= -196 + i0 }
PC times     : { [i0] -> [192 + i0] : 64 <= i0 <= 3903 and 64*floor((i0)/64) <= -4 + i0 }
DDs          : { [192] }
DD           : 192
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -260 + i0 - 64o0] : 0 <= o0 <= 59 and -319 + i0 <= 64o0 <= -260 + i0 }
PC times     : { [i0] -> [260 + i0] : -4 <= i0 <= 3835 and 64*floor((4 + i0)/64) <= i0 }
DDs          : { [260] }
DD           : 260
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -132 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0 }
PC times     : { [i0] -> [132 + i0] : 124 <= i0 <= 3963 and 64*floor((4 + i0)/64) <= i0 }
DDs          : { [132] }
DD           : 132
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 1 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -131 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0 }
PC times     : { [i0] -> [131 + i0] : 125 <= i0 <= 3964 and 64*floor((3 + i0)/64) < i0 }
DDs          : { [131] }
DD           : 131
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[2 + conv_s1_y, 2 + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, conv_s1_y, conv_s1_x] -> [260 + 64conv_s1_y + conv_s1_x] : 0 <= conv_s1_y <= 59 and 0 <= conv_s1_x <= 59 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -130 + i0 - 64o0] : 2 <= o0 <= 61 and -191 + i0 <= 64o0 <= -132 + i0 }
PC times     : { [i0] -> [130 + i0] : 126 <= i0 <= 3965 and 64*floor((2 + i0)/64) <= -2 + i0 }
DDs          : { [130] }
DD           : 130
writer op    : op_hcompute_hw_input_global_wrapper_stencil
DG: ...
# nodes: 25
# edges: 24
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (129) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (128) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (68) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (67) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (66) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (65) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (64) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (259) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (4) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (3) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (2) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (258) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (257) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (256) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (196) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (194) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (193) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (260) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (132) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (131) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (130) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

Naive Shift registers...
# nodes: 25
# edges: 24
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (129) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (128) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (68) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (67) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (66) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (65) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (64) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (259) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (4) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (3) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (2) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (258) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (257) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (256) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (196) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (194) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (193) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (260) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (132) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (131) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (130) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

inpt: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -(0)-> 0
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -(1)-> 1
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -(2)-> 2
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -(3)-> 3
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 -(4)-> 4
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -(64)-> 64
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -(65)-> 65
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -(66)-> 66
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -(67)-> 67
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -(68)-> 68
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -(128)-> 128
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -(129)-> 129
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -(130)-> 130
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -(131)-> 131
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -(132)-> 132
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -(192)-> 192
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -(193)-> 193
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -(194)-> 194
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 -(196)-> 196
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -(256)-> 256
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -(257)-> 257
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -(258)-> 258
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -(259)-> 259
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -(260)-> 260
Groups...
  Group...
  Group...
  Group...
  Group...
  Group...
# nodes: 25
# edges: 24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (2) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (128) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (64) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (256) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, w=128
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, w=64
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, w=0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, w=256
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, w=192
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, w=256
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, w=192
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, w=128
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, w=64
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, w=0
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 = 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 = 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 = 4
	subbranch size: 4
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 = 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 = 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 = 4
	subbranch size: 4
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 = 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 = 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 = 4
	subbranch size: 4
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 = 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 = 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 = 4
	subbranch size: 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 = 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 = 3
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 = 4
	subbranch size: 4
# nodes: 25
# edges: 24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (2) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (128) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (64) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (256) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

After shift register optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

Done ports: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9}
reduced buffer: --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles

SR outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9}
BUF outputs: {}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_agg
--- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_tb
--- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_1
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_agg
--- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_tb
--- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_2
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_2
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_agg
--- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_tb
--- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_sram
--- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_3[d0, d1] -> hw_input_global_wrapper_stencil_BANK_3[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_3
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_3
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_3[d0] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0] -> hw_input_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0] -> hw_input_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_3[i0] -> hw_input_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0] -> hw_input_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0] -> hw_input_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_agg
--- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_tb
--- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_sram
--- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3

bank id: 0
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 1
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 2
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 3
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 0, to be merged: {0, 1, 2, 3}
	Group: 0: {0, 1, 2, 3}
	Perform bank merging!
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_3_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_3_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_3_sram
--- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3

	subcomponent keys:hw_input_global_wrapper_stencil_BANK_2_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_2_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_2_sram
--- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3

new banks id: 4
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	adjust temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- hw_input_global_wrapper_stencil_bank_4_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4095] }

	---- 8 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_4_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3

--- hw_input_global_wrapper_stencil_bank_4
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_4[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_4[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4[4095] }

	---- 2 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_4[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_4[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_4[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_4[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- hw_input_global_wrapper_stencil_bank_4_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_4_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_4_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_4_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_4_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25_out

micor buf: --- hw_input_global_wrapper_stencil_bank_4_1_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_1_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_1_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_4_1_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_1_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_4_1_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_4_1_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_4_1_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_4_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_4_1_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29_out

Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3

new banks id: 5
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	adjust temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- hw_input_global_wrapper_stencil_bank_5_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4095] }

	---- 8 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_5_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3

--- hw_input_global_wrapper_stencil_bank_5
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_5[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_5[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5[4095] }

	---- 2 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_5[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_5[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_5[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_5[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- hw_input_global_wrapper_stencil_bank_5_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_5_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_5_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_5_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_5_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

micor buf: --- hw_input_global_wrapper_stencil_bank_5_1_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_1_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_1_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_5_1_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_1_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_5_1_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_5_1_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_5_1_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_5_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_5_1_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16_out

Bank writers: 
	 bank NO.4
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.5
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.4
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29}
	 bank NO.5
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 128
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16, delay = 64
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25, delay = 256
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29, delay = 192
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26, delay = 2
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_15 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_16 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_17 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_18 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_19 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_20 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_21 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_22 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_23 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_24 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_25 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_26 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_27 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_28 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_29 to pt2wire
agg2sram_opt debug start 
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_4_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0, extent_0: 64, stride_0: 1
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_4_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
{ hw_input_global_wrapper_stencil_bank_4_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_4_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_4_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_4_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",189,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [192 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",192,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",254,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [256 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",256,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[254],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[189],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[192],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_bank_4 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_bank_4
Module: cgralib.Mem_amber(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U0__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
agg2sram_opt debug start 
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_5_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0, extent_0: 64, stride_0: 1
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_5_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
{ hw_input_global_wrapper_stencil_bank_5_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_5_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_5_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_5_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",126,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [128 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",128,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",61,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64 + 64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",64,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_5_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_bank_5 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_bank_5
Module: cgralib.Mem_amber(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U1__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
addr need tight: {}
Global range: { hw_input_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    reduce_map: { hw_input_stencil[d0, d1] -> hw_input_stencil[64d0 + d1] }
  Dim: 2
    Schedule dom range: 64, current_level_stride : 1, up_level_stride : 64
    Address dom range: 64, current_level_stride : 1, up_level_stride : 64
span range: 64, up_level_stride : 64
span range: 64, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 4095 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",4096,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil[i0, i1] : 0 <= i0 <= 59 and 0 <= i1 <= 59 }
Sorted ops: {op_hcompute_hw_output_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
    reduce_map: { hw_output_stencil[d0, d1] -> hw_output_stencil[60d0 + d1] }
    1d acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[60hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
  Dim: 2
    Schedule dom range: 60, current_level_stride : 1, up_level_stride : 64
    Address dom range: 60, current_level_stride : 1, up_level_stride : 60
Find dim: 2 pad = 4
span range: 60, up_level_stride : 60
span range: 60, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
"dimensionality",3,0
"cycle_starting_addr",260,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",60,0
"cycle_stride_1",64,0
"extent_0",60,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",60,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
{"in2glb_0":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60],"write_data_starting_addr":[0],"write_data_stride":[1,60]}}
Visit op: op_hcompute_hw_output_stencil
Schedule to generate affine controller: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
pma: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi)] : root = 0 and 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
sched = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(260 + 64hw_output_s0_y_yi + hw_output_s0_x_xi)] }
  dom = { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 59 and 0 <= hw_output_s0_x_xi <= 59 }
ls = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",260,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",60,0
"cycle_stride_1",64,0
"extent_0",60,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U22, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U22__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Visit op: op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Visit op: op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
pma: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
sched = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U26, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U26__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Module: global.conv_5_5
  Type: {'clk':coreir.clkIn, 'reset':BitIn, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en':Bit, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read':BitIn[16][1], 'hw_output_stencil_op_hcompute_hw_output_stencil_write_valid':Bit, 'hw_output_stencil_op_hcompute_hw_output_stencil_write':Bit[16][1]}
  Def? Yes
  Def:
    Instances:
      _U30 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      conv_stencil : conv_stencil_ub
      conv_stencil_clkwrk_dsa0 : conv_stencil_clkwrk_dsa0_ub
      hw_input_global_wrapper_stencil : hw_input_global_wrapper_stencil_ub
      op_hcompute_conv_stencil : cu_op_hcompute_conv_stencil
      op_hcompute_conv_stencil_1 : cu_op_hcompute_conv_stencil_1
      op_hcompute_hw_input_global_wrapper_stencil : cu_op_hcompute_hw_input_global_wrapper_stencil
      op_hcompute_hw_input_global_wrapper_stencil_exe_start : op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U28
      op_hcompute_hw_input_global_wrapper_stencil_port_controller : Mem_amber(ID:_U26, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_read_start : op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U27
      op_hcompute_hw_input_global_wrapper_stencil_write_start : op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U29
      op_hcompute_hw_output_stencil : cu_op_hcompute_hw_output_stencil
      op_hcompute_hw_output_stencil_exe_start : op_hcompute_hw_output_stencil_exe_start_pt__U24
      op_hcompute_hw_output_stencil_port_controller : Mem_amber(ID:_U22, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_read_start : op_hcompute_hw_output_stencil_read_start_pt__U23
      op_hcompute_hw_output_stencil_write_start : op_hcompute_hw_output_stencil_write_start_pt__U25
    Connections:
      conv_stencil.reset <=> self.reset
      conv_stencil_clkwrk_dsa0.reset <=> self.reset
      hw_input_global_wrapper_stencil.reset <=> self.reset
      op_hcompute_hw_output_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write
      op_hcompute_hw_output_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_port_controller.clk_en <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.rst_n <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_read_start.in
      op_hcompute_hw_output_stencil_exe_start.in <=> op_hcompute_hw_output_stencil_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_write_start.in
      op_hcompute_hw_output_stencil_write_start.out <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
      conv_stencil.op_hcompute_hw_output_stencil_read <=> op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read
      conv_stencil.op_hcompute_conv_stencil_1_write <=> op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write
      conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read <=> op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read
      _U30.in <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0]
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read <=> op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read
      conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write <=> op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write <=> op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_read_start.out <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
      op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read

Find top interface: clk
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
Find top interface: reset
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_bank_4(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_bank_5(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_port_controller(ID:_U22, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U26, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
inlining op_hcompute_hw_output_stencil_write_start
inlining op_hcompute_hw_output_stencil_read_start
inlining op_hcompute_hw_output_stencil_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_exe_start
inlining inner_compute$i2132_i2133_i131
inlining inner_compute$add_331_398_399_tree$_join_i2234_i364
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127
inlining inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127
inlining inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127
inlining inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127
inlining inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461
inlining i2132_i2133_i131
inlining add_331_398_399_tree$_join_i2234_i364
inlining add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364
inlining add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110
inlining add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127
inlining add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808
inlining add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127
inlining add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127
inlining add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364
inlining add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127
inlining add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127
inlining add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808
inlining add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127
inlining add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127
inlining add_331_398_399_tree$opN_1$_join_i2233_i2127
inlining add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364
inlining add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127
inlining add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127
inlining add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808
inlining add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127
inlining add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127
inlining mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461
inlining mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461
inlining mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461
inlining mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461
inlining mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461
inlining mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461
inlining mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461
inlining mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461
inlining mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461
inlining mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461
inlining mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461
inlining _U30
inlining d_reg__U10
inlining d_reg__U11
inlining d_reg__U12
inlining d_reg__U13
inlining d_reg__U14
inlining d_reg__U15
inlining d_reg__U16
inlining d_reg__U17
inlining d_reg__U18
inlining d_reg__U19
inlining d_reg__U2
inlining d_reg__U20
inlining d_reg__U21
inlining d_reg__U3
inlining d_reg__U4
inlining d_reg__U5
inlining d_reg__U6
inlining d_reg__U7
inlining d_reg__U8
inlining d_reg__U9
inlining op_hcompute_hw_output_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c11
inlining inner_compute$c12
inlining inner_compute$c13
inlining inner_compute$c14
inlining inner_compute$c15
inlining inner_compute$c16
inlining inner_compute$c17
inlining inner_compute$c18
inlining inner_compute$c19
inlining inner_compute$c2
inlining inner_compute$c20
inlining inner_compute$c21
inlining inner_compute$c22
inlining inner_compute$c23
inlining inner_compute$c24
inlining inner_compute$c25
inlining inner_compute$c26
inlining inner_compute$c27
inlining inner_compute$c28
inlining inner_compute$c29
inlining inner_compute$c3
inlining inner_compute$c30
inlining inner_compute$c4
inlining inner_compute$c5
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining c0
inlining c0
inlining c1
inlining c10
inlining c11
inlining c12
inlining c13
inlining c14
inlining c15
inlining c16
inlining c17
inlining c18
inlining c19
inlining c2
inlining c20
inlining c21
inlining c22
inlining c23
inlining c24
inlining c25
inlining c26
inlining c27
inlining c28
inlining c29
inlining c3
inlining c30
inlining c4
inlining c5
inlining c6
inlining c7
inlining c8
inlining c9
inlining op_hcompute_conv_stencil_1
inlining op_hcompute_conv_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_port_controller_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_bank_4_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_bank_5_clk_en_const
inlining conv_stencil
inlining conv_stencil_clkwrk_dsa0
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller
inlining op_hcompute_hw_output_stencil_port_controller
inlining ub_hw_input_global_wrapper_stencil_bank_5
inlining ub_hw_input_global_wrapper_stencil_bank_4
inlining hw_input_global_wrapper_stencil
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_bank_4(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_bank_5(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_port_controller(ID:_U22, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U26, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_4(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_5(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
