.ALIASES
V_V1            V1(+=VCC -=0 ) CN @ANALOG1_CAD_FINAL_PROJECT_ATTEMPT2.SCHEMATIC1(sch_1):INS26@SOURCE.VDC.Normal(chips)
R_R1            R1(1=N00149 2=VCC ) CN @ANALOG1_CAD_FINAL_PROJECT_ATTEMPT2.SCHEMATIC1(sch_1):INS239@ANALOG.R.Normal(chips)
X_M1            M1(d=VCC g=N00149 s=0 ) CN
+@ANALOG1_CAD_FINAL_PROJECT_ATTEMPT2.SCHEMATIC1(sch_1):INS432@PHIL_FET.BS170/PLP.Normal(chips)
X_M2            M2(d=N00149 g=N00149 s=0 ) CN
+@ANALOG1_CAD_FINAL_PROJECT_ATTEMPT2.SCHEMATIC1(sch_1):INS514@PHIL_FET.BS170/PLP.Normal(chips)
_    _(VCC=VCC)
.ENDALIASES
