$date
  Tue Apr  1 19:49:49 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module registro_rot_derecha_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # q[3:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 4 & q[3:0] $end
$var reg 4 ' datos[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0011 #
0$
1%
b0011 &
b0011 '
#100000000
1!
0"
b1001 #
1$
0%
b1001 &
b1001 '
#200000000
0!
0$
#300000000
1!
b1100 #
1$
b1100 &
b1100 '
#400000000
0!
0$
#500000000
1!
b0110 #
1$
b0110 &
b0110 '
#600000000
0!
0$
#700000000
1!
b0011 #
1$
b0011 &
b0011 '
#800000000
0!
0$
#900000000
1!
b1001 #
1$
b1001 &
b1001 '
#1000000000
0!
0$
