 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_fe_top
Version: M-2016.12-SP5-3
Date   : Fri Mar 15 15:36:05 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 42.91%

  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)         0.2292    0.0000     0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/QN (DFFX1)          0.0489    0.1502     0.5691 f
  icache_1/lce/lce_tr_resp_in_fifo/n12 (net)     1      3.5776              0.0000     0.5691 f
  icache_1/lce/lce_tr_resp_in_fifo/U14/IN3 (OA221X1)              0.0489   -0.0042 &   0.5649 f
  icache_1/lce/lce_tr_resp_in_fifo/U14/Q (OA221X1)                0.0395    0.0861     0.6510 f
  icache_1/lce/lce_tr_resp_in_fifo/n8 (net)     1       3.9847              0.0000     0.6510 f
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/D (DFFX1)           0.0395   -0.0010 &   0.6500 f
  data arrival time                                                                    0.6500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4431     0.4431
  clock reconvergence pessimism                                            -0.0241     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)                   0.0000     0.4190 r
  library hold time                                                         0.0194     0.4384
  data required time                                                                   0.4384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4384
  data arrival time                                                                   -0.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)                0.2490    0.0000     0.4181 r
  icache_1/lce/lce_cmd_fifo/tail_r_reg/QN (DFFX1)                 0.0528    0.1552     0.5733 f
  icache_1/lce/lce_cmd_fifo/n12 (net)           1       5.0781              0.0000     0.5733 f
  icache_1/lce/lce_cmd_fifo/U13/IN3 (OA221X1)                     0.0528   -0.0014 &   0.5719 f
  icache_1/lce/lce_cmd_fifo/U13/Q (OA221X1)                       0.0436    0.0899     0.6618 f
  icache_1/lce/lce_cmd_fifo/n8 (net)            1       5.4448              0.0000     0.6618 f
  icache_1/lce/lce_cmd_fifo/tail_r_reg/D (DFFX1)                  0.0436   -0.0048 &   0.6570 f
  data arrival time                                                                    0.6570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4403     0.4403
  clock reconvergence pessimism                                            -0.0194     0.4209
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)                          0.0000     0.4209 r
  library hold time                                                         0.0200     0.4409
  data required time                                                                   0.4409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4409
  data arrival time                                                                   -0.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2161


  Startpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)           0.2002    0.0000     0.3932 r
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/QN (DFFX1)            0.0653    0.1620     0.5552 f
  icache_1/lce/lce_data_cmd_fifo/n10 (net)      1      10.3597              0.0000     0.5552 f
  icache_1/lce/lce_data_cmd_fifo/U13/IN3 (OA221X1)                0.0653   -0.0101 &   0.5450 f
  icache_1/lce/lce_data_cmd_fifo/U13/Q (OA221X1)                  0.0619    0.1047     0.6498 f
  icache_1/lce/lce_data_cmd_fifo/n8 (net)       1      12.2277              0.0000     0.6498 f
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/D (DFFX1)             0.0619   -0.0062 &   0.6436 f
  data arrival time                                                                    0.6436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  clock reconvergence pessimism                                            -0.0189     0.3933
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)                     0.0000     0.3933 r
  library hold time                                                         0.0122     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.6436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2381


  Startpoint: itlb_1/ppn_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  itlb_1/ppn_reg_8_/CLK (DFFX1)                                   0.2100    0.0000     0.3986 r
  itlb_1/ppn_reg_8_/Q (DFFX1)                                     0.0430    0.2143     0.6129 f
  itlb_1/itlb_icache_o[8] (net)                 1       8.1811              0.0000     0.6129 f
  itlb_1/itlb_icache_o[8] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6129 f
  itlb_icache[8] (net)                                  8.1811              0.0000     0.6129 f
  icache_1/itlb_icache_data_resp_i[8] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6129 f
  icache_1/itlb_icache_data_resp_i[8] (net)             8.1811              0.0000     0.6129 f
  icache_1/U1168/IN2 (AO22X1)                                     0.0430   -0.0035 &   0.6094 f
  icache_1/U1168/Q (AO22X1)                                       0.0325    0.0796     0.6890 f
  icache_1/n2441 (net)                          1       2.3308              0.0000     0.6890 f
  icache_1/addr_tv_r_reg_20_/D (DFFX2)                            0.0325    0.0000 &   0.6890 f
  data arrival time                                                                    0.6890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  clock reconvergence pessimism                                            -0.0141     0.4256
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                                    0.0000     0.4256 r
  library hold time                                                         0.0223     0.4478
  data required time                                                                   0.4478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4478
  data arrival time                                                                   -0.6890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2412


  Startpoint: icache_1/tag_tv_r_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  icache_1/tag_tv_r_reg_0__0_/CLK (DFFX1)                         0.2490    0.0000     0.4171 r
  icache_1/tag_tv_r_reg_0__0_/QN (DFFX1)                          0.0552    0.1698     0.5869 r
  icache_1/n1413 (net)                          1       5.7411              0.0000     0.5869 r
  icache_1/icc_clock167/INP (INVX0)                               0.0552   -0.0085 &   0.5784 r
  icache_1/icc_clock167/ZN (INVX0)                                0.0303    0.0224     0.6008 f
  icache_1/n1414 (net)                          1       1.7664              0.0000     0.6008 f
  icache_1/U1306/IN2 (AO22X1)                                     0.0303    0.0000 &   0.6008 f
  icache_1/U1306/Q (AO22X1)                                       0.0446    0.0878     0.6886 f
  icache_1/n2447 (net)                          1       6.8935              0.0000     0.6886 f
  icache_1/tag_tv_r_reg_0__0_/D (DFFX1)                           0.0446   -0.0038 &   0.6848 f
  data arrival time                                                                    0.6848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0194     0.4197
  icache_1/tag_tv_r_reg_0__0_/CLK (DFFX1)                                   0.0000     0.4197 r
  library hold time                                                         0.0197     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.6848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2454


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.1232   0.0000   0.4342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/Q (DFFX1)   0.0355   0.2007   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[946] (net)     2   4.8361   0.0000   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U733/IN1 (MUX21X1)   0.0355   0.0000 &   0.6349 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U733/Q (MUX21X1)   0.0361   0.0652   0.7001 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n950 (net)     1   2.8471   0.0000   0.7001 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/D (DFFX1)   0.0361  -0.0020 &   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  clock reconvergence pessimism                                            -0.0779     0.4380
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0123     0.4502
  data required time                                                                   0.4502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4502
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2478


  Startpoint: icache_1/eaddr_tl_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                         0.2275    0.0000     0.4040 r
  icache_1/eaddr_tl_r_reg_50_/Q (DFFX1)                           0.0450    0.2172     0.6212 f
  icache_1/eaddr_tl_r[50] (net)                 2       9.1058              0.0000     0.6212 f
  icache_1/U33/IN2 (NAND2X1)                                      0.0450   -0.0007 &   0.6204 f
  icache_1/U33/QN (NAND2X1)                                       0.0515    0.0331     0.6535 r
  icache_1/n16 (net)                            1       5.0558              0.0000     0.6535 r
  icache_1/U34/IN2 (NAND2X2)                                      0.0515    0.0000 &   0.6535 r
  icache_1/U34/QN (NAND2X2)                                       0.0293    0.0232     0.6768 f
  icache_1/n548 (net)                           1       5.1189              0.0000     0.6768 f
  icache_1/eaddr_tl_r_reg_50_/D (DFFX1)                           0.0293   -0.0031 &   0.6737 f
  data arrival time                                                                    0.6737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0191     0.4041
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                                   0.0000     0.4041 r
  library hold time                                                         0.0216     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.6737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2481


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_/CLK (DFFX1)   0.1232   0.0000   0.4342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_/Q (DFFX1)   0.0358   0.2009   0.6351 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[214] (net)     2   4.9732   0.0000   0.6351 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1550/IN1 (MUX21X1)   0.0358  -0.0004 &   0.6347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1550/Q (MUX21X1)   0.0352   0.0645   0.6993 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n218 (net)     1   2.5235   0.0000   0.6993 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_/D (DFFX1)   0.0352  -0.0007 &   0.6986 f
  data arrival time                                                                    0.6986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  clock reconvergence pessimism                                            -0.0779     0.4380
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__214_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0125     0.4505
  data required time                                                                   0.4505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4505
  data arrival time                                                                   -0.6986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2482


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_/CLK (DFFX1)   0.1232   0.0000   0.4340 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_/Q (DFFX1)   0.0354   0.2006   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[822] (net)     2   4.7996   0.0000   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U872/IN1 (MUX21X1)   0.0354   0.0000 &   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U872/Q (MUX21X1)   0.0345   0.0640   0.6986 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n826 (net)     1   2.3191   0.0000   0.6986 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_/D (DFFX1)   0.0345   0.0000 &   0.6986 f
  data arrival time                                                                    0.6986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  clock reconvergence pessimism                                            -0.0779     0.4378
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__283_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0127     0.4504
  data required time                                                                   0.4504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4504
  data arrival time                                                                   -0.6986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2482


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/CLK (DFFX1)   0.0972   0.0000   0.4234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/Q (DFFX1)   0.0354   0.1965   0.6199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[984] (net)     2   4.7470   0.0000   0.6199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U694/IN1 (MUX21X1)   0.0354   0.0000 &   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U694/Q (MUX21X1)   0.0369   0.0658   0.6858 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n988 (net)     1   3.1202   0.0000   0.6858 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/D (DFFX1)   0.0369  -0.0033 &   0.6825 f
  data arrival time                                                                    0.6825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4920     0.4920
  clock reconvergence pessimism                                            -0.0665     0.4255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/CLK (DFFX1)   0.0000   0.4255 r
  library hold time                                                         0.0085     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2484


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.1232   0.0000   0.4340 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/Q (DFFX1)   0.0349   0.2002   0.6342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[224] (net)     2   4.5797   0.0000   0.6342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1538/IN1 (MUX21X1)   0.0349   0.0000 &   0.6343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1538/Q (MUX21X1)   0.0354   0.0645   0.6988 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n228 (net)     1   2.6119   0.0000   0.6988 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/D (DFFX1)   0.0354   0.0000 &   0.6988 f
  data arrival time                                                                    0.6988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  clock reconvergence pessimism                                            -0.0779     0.4378
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0125     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.6988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2485


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)   0.0972   0.0000   0.4231 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/Q (DFFX1)   0.0342   0.1956   0.6186 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[276] (net)     2   4.2490   0.0000   0.6186 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1483/IN1 (MUX21X1)   0.0342   0.0000 &   0.6187 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1483/Q (MUX21X1)   0.0373   0.0660   0.6846 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n280 (net)     1   3.2903   0.0000   0.6846 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/D (DFFX1)   0.0373  -0.0024 &   0.6822 f
  data arrival time                                                                    0.6822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4917     0.4917
  clock reconvergence pessimism                                            -0.0665     0.4252
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)   0.0000   0.4252 r
  library hold time                                                         0.0084     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2486


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/CLK (DFFX1)   0.1777   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/Q (DFFX1)   0.0340   0.2044   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[395] (net)     2   4.2270   0.0000   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1347/IN1 (MUX21X1)   0.0340   0.0000 &   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1347/Q (MUX21X1)   0.0370   0.0657   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n399 (net)     1   3.1884   0.0000   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/D (DFFX1)   0.0370  -0.0029 &   0.7205 f
  data arrival time                                                                    0.7205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0163     0.4717
  data required time                                                                   0.4717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4717
  data arrival time                                                                   -0.7205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2488


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/CLK (DFFX1)   0.1777   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/Q (DFFX1)   0.0355   0.2057   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[578] (net)     2   4.9057   0.0000   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1142/IN1 (MUX21X1)   0.0355  -0.0015 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1142/Q (MUX21X1)   0.0390   0.0676   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n582 (net)     1   3.8388   0.0000   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/D (DFFX1)   0.0390  -0.0050 &   0.7153 f
  data arrival time                                                                    0.7153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5284     0.5284
  clock reconvergence pessimism                                            -0.0778     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/CLK (DFFX1)   0.0000   0.4506 r
  library hold time                                                         0.0158     0.4664
  data required time                                                                   0.4664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4664
  data arrival time                                                                   -0.7153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2489


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/Q (DFFX1)   0.0349   0.2058   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[928] (net)     2   4.6240   0.0000   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U754/IN1 (MUX21X1)   0.0349   0.0000 &   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U754/Q (MUX21X1)   0.0362   0.0652   0.7293 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n932 (net)     1   2.8843   0.0000   0.7293 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/D (DFFX1)   0.0362  -0.0025 &   0.7268 f
  data arrival time                                                                    0.7268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5384     0.5384
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0170     0.4776
  data required time                                                                   0.4776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4776
  data arrival time                                                                   -0.7268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2492


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/CLK (DFFX1)   0.1232   0.0000   0.4341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/Q (DFFX1)   0.0353   0.2005   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[283] (net)     2   4.7244   0.0000   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1473/IN1 (MUX21X1)   0.0353   0.0000 &   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1473/Q (MUX21X1)   0.0366   0.0656   0.7002 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n287 (net)     1   3.0175   0.0000   0.7002 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/D (DFFX1)   0.0366  -0.0004 &   0.6998 f
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  clock reconvergence pessimism                                            -0.0779     0.4379
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/CLK (DFFX1)   0.0000   0.4379 r
  library hold time                                                         0.0122     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2497


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/CLK (DFFX1)   0.0952   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/Q (DFFX1)   0.0357   0.1965   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[720] (net)     2   4.8836   0.0000   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U987/IN1 (MUX21X1)   0.0357   0.0000 &   0.6143 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U987/Q (MUX21X1)   0.0377   0.0666   0.6808 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n724 (net)     1   3.4050   0.0000   0.6808 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/D (DFFX1)   0.0377  -0.0032 &   0.6776 f
  data arrival time                                                                    0.6776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4863     0.4863
  clock reconvergence pessimism                                            -0.0665     0.4198
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0081     0.4278
  data required time                                                                   0.4278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4278
  data arrival time                                                                   -0.6776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2498


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/CLK (DFFX1)   0.1232   0.0000   0.4341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/Q (DFFX1)   0.0360   0.2011   0.6352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[407] (net)     2   5.0412   0.0000   0.6352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1334/IN1 (MUX21X1)   0.0360   0.0000 &   0.6352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1334/Q (MUX21X1)   0.0358   0.0651   0.7003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n411 (net)     1   2.7445   0.0000   0.7003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/D (DFFX1)   0.0358   0.0000 &   0.7003 f
  data arrival time                                                                    0.7003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  clock reconvergence pessimism                                            -0.0779     0.4379
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/CLK (DFFX1)   0.0000   0.4379 r
  library hold time                                                         0.0124     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/CLK (DFFX1)   0.1232   0.0000   0.4339 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/Q (DFFX1)   0.0376   0.2024   0.6363 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[218] (net)     2   5.7277   0.0000   0.6363 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1544/IN1 (MUX21X1)   0.0376  -0.0006 &   0.6357 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1544/Q (MUX21X1)   0.0386   0.0677   0.7034 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n222 (net)     1   3.7124   0.0000   0.7034 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/D (DFFX1)   0.0386  -0.0039 &   0.6995 f
  data arrival time                                                                    0.6995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  clock reconvergence pessimism                                            -0.0779     0.4377
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/CLK (DFFX1)   0.0000   0.4377 r
  library hold time                                                         0.0117     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.6995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_/Q (DFFX1)   0.0437   0.2126   0.6709 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[617] (net)     2   8.4469   0.0000   0.6709 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1099/IN1 (MUX21X1)   0.0437  -0.0094 &   0.6614 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1099/Q (MUX21X1)   0.0473   0.0758   0.7373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n621 (net)     1   6.6572   0.0000   0.7373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_/D (DFFX1)   0.0473  -0.0122 &   0.7251 f
  data arrival time                                                                    0.7251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__78_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0144     0.4749
  data required time                                                                   0.4749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4749
  data arrival time                                                                   -0.7251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)   0.1777   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/Q (DFFX1)   0.0352   0.2055   0.6539 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[39] (net)     2   4.7777   0.0000   0.6539 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1743/IN1 (MUX21X1)   0.0352  -0.0009 &   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1743/Q (MUX21X1)   0.0371   0.0660   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n43 (net)     1   3.2165   0.0000   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/D (DFFX1)   0.0371  -0.0019 &   0.7170 f
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)   0.0000   0.4505 r
  library hold time                                                         0.0162     0.4668
  data required time                                                                   0.4668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4668
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2503


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/CLK (DFFX1)   0.0952   0.0000   0.4120 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/Q (DFFX1)   0.0382   0.1985   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[103] (net)     2   5.9503   0.0000   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1676/IN1 (MUX21X1)   0.0382  -0.0023 &   0.6082 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1676/Q (MUX21X1)   0.0422   0.0706   0.6789 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n107 (net)     1   4.9182   0.0000   0.6789 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/D (DFFX1)   0.0422  -0.0075 &   0.6714 f
  data arrival time                                                                    0.6714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4804     0.4804
  clock reconvergence pessimism                                            -0.0665     0.4139
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                         0.0072     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2503


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/Q (DFFX1)   0.0341   0.2045   0.6554 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[493] (net)     2   4.2958   0.0000   0.6554 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1239/IN1 (MUX21X1)   0.0341   0.0000 &   0.6554 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1239/Q (MUX21X1)   0.0366   0.0654   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n497 (net)     1   3.0397   0.0000   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/D (DFFX1)   0.0366  -0.0011 &   0.7198 f
  data arrival time                                                                    0.7198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0164     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/CLK (DFFX1)   0.1846   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/Q (DFFX1)   0.0371   0.2076   0.6602 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[439] (net)     2   5.6036   0.0000   0.6602 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1299/IN1 (MUX21X1)   0.0371  -0.0028 &   0.6574 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1299/Q (MUX21X1)   0.0408   0.0693   0.7267 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n443 (net)     1   4.4624   0.0000   0.7267 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/D (DFFX1)   0.0408  -0.0057 &   0.7210 f
  data arrival time                                                                    0.7210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__439_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0159     0.4707
  data required time                                                                   0.4707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4707
  data arrival time                                                                   -0.7210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/Q (DFFX1)   0.0367   0.2066   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[829] (net)     2   5.3973   0.0000   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U863/IN1 (MUX21X1)   0.0367  -0.0027 &   0.6548 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U863/Q (MUX21X1)   0.0402   0.0687   0.7236 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n833 (net)     1   4.2405   0.0000   0.7236 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/D (DFFX1)   0.0402  -0.0045 &   0.7190 f
  data arrival time                                                                    0.7190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4531
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0155     0.4686
  data required time                                                                   0.4686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4686
  data arrival time                                                                   -0.7190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/Q (DFFX1)   0.0359   0.2060   0.6569 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[359] (net)     2   5.0673   0.0000   0.6569 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1387/IN1 (MUX21X1)   0.0359  -0.0017 &   0.6551 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1387/Q (MUX21X1)   0.0411   0.0694   0.7245 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n363 (net)     1   4.5765   0.0000   0.7245 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/D (DFFX1)   0.0411  -0.0056 &   0.7189 f
  data arrival time                                                                    0.7189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0153     0.4683
  data required time                                                                   0.4683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4683
  data arrival time                                                                   -0.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2505


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_/CLK (DFFX1)   0.1232   0.0000   0.4342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_/Q (DFFX1)   0.0379   0.2026   0.6368 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[753] (net)     2   5.8713   0.0000   0.6368 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U949/IN1 (MUX21X1)   0.0379  -0.0008 &   0.6360 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U949/Q (MUX21X1)   0.0353   0.0650   0.7010 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n757 (net)     1   2.5485   0.0000   0.7010 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_/D (DFFX1)   0.0353   0.0000 &   0.7011 f
  data arrival time                                                                    0.7011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  clock reconvergence pessimism                                            -0.0779     0.4380
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__214_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0125     0.4504
  data required time                                                                   0.4504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4504
  data arrival time                                                                   -0.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4524     0.4524
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.1777   0.0000   0.4524 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/Q (DFFX1)   0.0381   0.2078   0.6602 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[400] (net)     2   5.9982   0.0000   0.6602 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1342/IN1 (MUX21X1)   0.0381  -0.0043 &   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1342/Q (MUX21X1)   0.0423   0.0707   0.7266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n404 (net)     1   4.9564   0.0000   0.7266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/D (DFFX1)   0.0423  -0.0062 &   0.7203 f
  data arrival time                                                                    0.7203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5324     0.5324
  clock reconvergence pessimism                                            -0.0778     0.4546
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.0000   0.4546 r
  library hold time                                                         0.0151     0.4697
  data required time                                                                   0.4697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4697
  data arrival time                                                                   -0.7203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/CLK (DFFX1)   0.0952   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/Q (DFFX1)   0.0354   0.1963   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[403] (net)     2   4.7773   0.0000   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1342/IN1 (MUX21X1)   0.0354   0.0000 &   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1342/Q (MUX21X1)   0.0369   0.0659   0.6799 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n407 (net)     1   3.1247   0.0000   0.6799 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/D (DFFX1)   0.0369  -0.0012 &   0.6787 f
  data arrival time                                                                    0.6787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4863     0.4863
  clock reconvergence pessimism                                            -0.0665     0.4198
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0082     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/CLK (DFFX1)   0.1803   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/Q (DFFX1)   0.0400   0.2095   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[412] (net)     2   6.8208   0.0000   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1329/IN1 (MUX21X1)   0.0400  -0.0054 &   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1329/Q (MUX21X1)   0.0437   0.0722   0.7298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n416 (net)     1   5.4355   0.0000   0.7298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/D (DFFX1)   0.0437  -0.0085 &   0.7213 f
  data arrival time                                                                    0.7213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0149     0.4706
  data required time                                                                   0.4706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4706
  data arrival time                                                                   -0.7213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.1232   0.0000   0.4215 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/Q (DFFX1)   0.0351   0.2004   0.6219 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[367] (net)     2   4.6645   0.0000   0.6219 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1379/IN1 (MUX21X1)   0.0351   0.0000 &   0.6219 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1379/Q (MUX21X1)   0.0371   0.0660   0.6879 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n371 (net)     1   3.2102   0.0000   0.6879 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/D (DFFX1)   0.0371   0.0000 &   0.6879 f
  data arrival time                                                                    0.6879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5029     0.5029
  clock reconvergence pessimism                                            -0.0779     0.4251
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0120     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.6879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_/CLK (DFFX1)   0.0972   0.0000   0.4216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_/Q (DFFX1)   0.0369   0.1978   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[269] (net)     2   5.4100   0.0000   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1491/IN1 (MUX21X1)   0.0369   0.0000 &   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1491/Q (MUX21X1)   0.0384   0.0674   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n273 (net)     1   3.6317   0.0000   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_/D (DFFX1)   0.0384  -0.0040 &   0.6828 f
  data arrival time                                                                    0.6828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4902     0.4902
  clock reconvergence pessimism                                            -0.0665     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__269_/CLK (DFFX1)   0.0000   0.4237 r
  library hold time                                                         0.0082     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.6828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/CLK (DFFX1)   0.0972   0.0000   0.4236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/Q (DFFX1)   0.0355   0.1966   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[465] (net)     2   4.7913   0.0000   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1274/IN1 (MUX21X1)   0.0355   0.0000 &   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1274/Q (MUX21X1)   0.0392   0.0680   0.6882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n469 (net)     1   4.0388   0.0000   0.6882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/D (DFFX1)   0.0392  -0.0035 &   0.6847 f
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4922     0.4922
  clock reconvergence pessimism                                            -0.0665     0.4257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/CLK (DFFX1)   0.0000   0.4257 r
  library hold time                                                         0.0080     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2510


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_/CLK (DFFX1)   0.1232   0.0000   0.4340 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_/Q (DFFX1)   0.0353   0.2005   0.6345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[207] (net)     2   4.7276   0.0000   0.6345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1557/IN1 (MUX21X1)   0.0353   0.0000 &   0.6345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1557/Q (MUX21X1)   0.0375   0.0663   0.7008 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n211 (net)     1   3.3364   0.0000   0.7008 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_/D (DFFX1)   0.0375   0.0000 &   0.7009 f
  data arrival time                                                                    0.7009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  clock reconvergence pessimism                                            -0.0779     0.4378
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__207_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0119     0.4498
  data required time                                                                   0.4498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4498
  data arrival time                                                                   -0.7009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/CLK (DFFX1)   0.1846   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/Q (DFFX1)   0.0346   0.2055   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[87] (net)     2   4.5106   0.0000   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1690/IN1 (MUX21X1)   0.0346   0.0000 &   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1690/Q (MUX21X1)   0.0372   0.0660   0.7241 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n91 (net)     1   3.2491   0.0000   0.7241 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/D (DFFX1)   0.0372  -0.0015 &   0.7226 f
  data arrival time                                                                    0.7226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4547
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/CLK (DFFX1)   0.0000   0.4547 r
  library hold time                                                         0.0167     0.4715
  data required time                                                                   0.4715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4715
  data arrival time                                                                   -0.7226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)   0.0972   0.0000   0.4216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/Q (DFFX1)   0.0369   0.1977   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[251] (net)     2   5.4029   0.0000   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1512/IN1 (MUX21X1)   0.0369   0.0000 &   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1512/Q (MUX21X1)   0.0402   0.0688   0.6883 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n255 (net)     1   4.2630   0.0000   0.6883 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/D (DFFX1)   0.0402  -0.0055 &   0.6827 f
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4902     0.4902
  clock reconvergence pessimism                                            -0.0665     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)   0.0000   0.4237 r
  library hold time                                                         0.0078     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/Q (DFFX1)   0.0359   0.1967   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[340] (net)     2   5.0018   0.0000   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1412/IN1 (MUX21X1)   0.0359  -0.0015 &   0.6127 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1412/Q (MUX21X1)   0.0372   0.0662   0.6789 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n344 (net)     1   3.2337   0.0000   0.6789 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/D (DFFX1)   0.0372   0.0000 &   0.6790 f
  data arrival time                                                                    0.6790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0081     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.6790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_/CLK (DFFX1)   0.0934   0.0000   0.4323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_/Q (DFFX1)   0.0355   0.1960   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[906] (net)     2   4.8090   0.0000   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U781/IN1 (MUX21X1)   0.0355   0.0000 &   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U781/Q (MUX21X1)   0.0365   0.0655   0.6940 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n910 (net)     1   2.9885   0.0000   0.6940 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_/D (DFFX1)   0.0365   0.0000 &   0.6940 f
  data arrival time                                                                    0.6940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5011     0.5011
  clock reconvergence pessimism                                            -0.0665     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__366_/CLK (DFFX1)   0.0000   0.4346 r
  library hold time                                                         0.0080     0.4427
  data required time                                                                   0.4427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4427
  data arrival time                                                                   -0.6940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.0972   0.0000   0.4230 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/Q (DFFX1)   0.0365   0.1974   0.6204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[223] (net)     2   5.2250   0.0000   0.6204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1542/IN1 (MUX21X1)   0.0365   0.0001 &   0.6204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1542/Q (MUX21X1)   0.0418   0.0700   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n227 (net)     1   4.8100   0.0000   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/D (DFFX1)   0.0418  -0.0064 &   0.6840 f
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4916     0.4916
  clock reconvergence pessimism                                            -0.0665     0.4251
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0075     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2514


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/CLK (DFFX1)   0.1398   0.0000   0.4345 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/Q (DFFX1)   0.0405   0.2064   0.6410 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[505] (net)     2   6.9787   0.0000   0.6410 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1228/IN1 (MUX21X1)   0.0405  -0.0064 &   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1228/Q (MUX21X1)   0.0375   0.0677   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n509 (net)     1   3.4623   0.0000   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/D (DFFX1)   0.0375  -0.0013 &   0.7010 f
  data arrival time                                                                    0.7010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5275     0.5275
  clock reconvergence pessimism                                            -0.0914     0.4361
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/CLK (DFFX1)   0.0000   0.4361 r
  library hold time                                                         0.0135     0.4495
  data required time                                                                   0.4495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4495
  data arrival time                                                                   -0.7010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_/CLK (DFFX1)   0.1777   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_/Q (DFFX1)   0.0394   0.2088   0.6573 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[581] (net)     2   6.5525   0.0000   0.6573 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1139/IN1 (MUX21X1)   0.0394  -0.0013 &   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1139/Q (MUX21X1)   0.0389   0.0683   0.7242 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n585 (net)     1   3.8005   0.0000   0.7242 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_/D (DFFX1)   0.0389  -0.0063 &   0.7179 f
  data arrival time                                                                    0.7179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__42_/CLK (DFFX1)   0.0000   0.4506 r
  library hold time                                                         0.0158     0.4664
  data required time                                                                   0.4664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4664
  data arrival time                                                                   -0.7179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_/Q (DFFX1)   0.0471   0.2054   0.6283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[787] (net)     2   9.9132   0.0000   0.6283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U914/IN1 (MUX21X1)   0.0471  -0.0124 &   0.6159 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U914/Q (MUX21X1)   0.0452   0.0748   0.6906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n791 (net)     1   5.8926   0.0000   0.6906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_/D (DFFX1)   0.0452  -0.0072 &   0.6834 f
  data arrival time                                                                    0.6834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4914     0.4914
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__247_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0069     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.6834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/CLK (DFFX1)   0.1232   0.0000   0.4279 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/Q (DFFX1)   0.0366   0.2016   0.6294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[321] (net)     2   5.3139   0.0000   0.6294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1431/IN1 (MUX21X1)   0.0366   0.0001 &   0.6295 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1431/Q (MUX21X1)   0.0367   0.0659   0.6954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n325 (net)     1   3.0359   0.0000   0.6954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/D (DFFX1)   0.0367   0.0000 &   0.6954 f
  data arrival time                                                                    0.6954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5094     0.5094
  clock reconvergence pessimism                                            -0.0779     0.4315
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__321_/CLK (DFFX1)   0.0000   0.4315 r
  library hold time                                                         0.0121     0.4437
  data required time                                                                   0.4437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4437
  data arrival time                                                                   -0.6954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.1849   0.0000   0.4557 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/Q (DFFX1)   0.0377   0.2080   0.6638 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[582] (net)     2   5.8269   0.0000   0.6638 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1138/IN1 (MUX21X1)   0.0377  -0.0031 &   0.6607 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1138/Q (MUX21X1)   0.0374   0.0667   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n586 (net)     1   3.2708   0.0000   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/D (DFFX1)   0.0374  -0.0009 &   0.7264 f
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5357     0.5357
  clock reconvergence pessimism                                            -0.0778     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__43_/CLK (DFFX1)   0.0000   0.4580 r
  library hold time                                                         0.0167     0.4747
  data required time                                                                   0.4747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4747
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/CLK (DFFX1)   0.0934   0.0000   0.4321 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/Q (DFFX1)   0.0358   0.1963   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[436] (net)     2   4.9413   0.0000   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1305/IN1 (MUX21X1)   0.0358   0.0001 &   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1305/Q (MUX21X1)   0.0381   0.0669   0.6953 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n440 (net)     1   3.5342   0.0000   0.6953 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/D (DFFX1)   0.0381  -0.0014 &   0.6939 f
  data arrival time                                                                    0.6939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5009     0.5009
  clock reconvergence pessimism                                            -0.0665     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__436_/CLK (DFFX1)   0.0000   0.4344 r
  library hold time                                                         0.0077     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.6939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/Q (DFFX1)   0.0360   0.2067   0.6650 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[390] (net)     2   5.1008   0.0000   0.6650 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1354/IN1 (MUX21X1)   0.0360   0.0000 &   0.6650 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1354/Q (MUX21X1)   0.0353   0.0647   0.7297 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n394 (net)     1   2.5671   0.0000   0.7297 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/D (DFFX1)   0.0353   0.0000 &   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5384     0.5384
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0172     0.4778
  data required time                                                                   0.4778
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4778
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_/CLK (DFFX1)   0.1777   0.0000   0.4508 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_/Q (DFFX1)   0.0373   0.2071   0.6580 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[798] (net)     2   5.6706   0.0000   0.6580 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U898/IN1 (MUX21X1)   0.0373  -0.0007 &   0.6573 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U898/Q (MUX21X1)   0.0424   0.0706   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n802 (net)     1   4.9953   0.0000   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_/D (DFFX1)   0.0424  -0.0080 &   0.7199 f
  data arrival time                                                                    0.7199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__259_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0150     0.4680
  data required time                                                                   0.4680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4680
  data arrival time                                                                   -0.7199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4542     0.4542
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_/CLK (DFFX1)   0.1848   0.0000   0.4542 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_/Q (DFFX1)   0.0362   0.2068   0.6610 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[969] (net)     2   5.1796   0.0000   0.6610 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U709/IN1 (MUX21X1)   0.0362   0.0000 &   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U709/Q (MUX21X1)   0.0392   0.0679   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n973 (net)     1   3.9274   0.0000   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_/D (DFFX1)   0.0392  -0.0042 &   0.7247 f
  data arrival time                                                                    0.7247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  clock reconvergence pessimism                                            -0.0778     0.4564
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__430_/CLK (DFFX1)   0.0000   0.4564 r
  library hold time                                                         0.0163     0.4727
  data required time                                                                   0.4727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4727
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_/CLK (DFFX1)   0.0972   0.0000   0.4237 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_/Q (DFFX1)   0.0384   0.1990   0.6227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[742] (net)     2   6.0542   0.0000   0.6227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U964/IN1 (MUX21X1)   0.0384  -0.0018 &   0.6209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U964/Q (MUX21X1)   0.0359   0.0656   0.6865 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n746 (net)     1   2.7649   0.0000   0.6865 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_/D (DFFX1)   0.0359   0.0000 &   0.6865 f
  data arrival time                                                                    0.6865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4923     0.4923
  clock reconvergence pessimism                                            -0.0665     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__202_/CLK (DFFX1)   0.0000   0.4258 r
  library hold time                                                         0.0087     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.6865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/CLK (DFFX1)   0.0972   0.0000   0.4237 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/Q (DFFX1)   0.0419   0.2018   0.6255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[469] (net)     2   7.5587   0.0000   0.6255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/IN1 (MUX21X1)   0.0419  -0.0045 &   0.6210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/Q (MUX21X1)   0.0350   0.0657   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n473 (net)     1   2.4932   0.0000   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/D (DFFX1)   0.0350   0.0000 &   0.6868 f
  data arrival time                                                                    0.6868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4923     0.4923
  clock reconvergence pessimism                                            -0.0665     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/CLK (DFFX1)   0.0000   0.4258 r
  library hold time                                                         0.0089     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.0972   0.0000   0.4236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/Q (DFFX1)   0.0365   0.1975   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[358] (net)     2   5.2570   0.0000   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1393/IN1 (MUX21X1)   0.0365   0.0001 &   0.6212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1393/Q (MUX21X1)   0.0358   0.0653   0.6865 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n362 (net)     1   2.8097   0.0000   0.6865 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/D (DFFX1)   0.0358   0.0000 &   0.6865 f
  data arrival time                                                                    0.6865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4922     0.4922
  clock reconvergence pessimism                                            -0.0665     0.4257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.0000   0.4257 r
  library hold time                                                         0.0087     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.6865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/CLK (DFFX1)   0.0952   0.0000   0.4124 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/Q (DFFX1)   0.0401   0.2000   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[624] (net)     2   6.7688   0.0000   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1094/IN1 (MUX21X1)   0.0401  -0.0038 &   0.6086 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1094/Q (MUX21X1)   0.0414   0.0704   0.6790 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n628 (net)     1   4.6548   0.0000   0.6790 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/D (DFFX1)   0.0414  -0.0053 &   0.6737 f
  data arrival time                                                                    0.6737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4808     0.4808
  clock reconvergence pessimism                                            -0.0665     0.4143
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/CLK (DFFX1)   0.0000   0.4143 r
  library hold time                                                         0.0073     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/CLK (DFFX1)   0.0952   0.0000   0.4112 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/Q (DFFX1)   0.0371   0.1976   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[218] (net)     2   5.5093   0.0000   0.6088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1547/IN1 (MUX21X1)   0.0371   0.0001 &   0.6089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1547/Q (MUX21X1)   0.0367   0.0660   0.6749 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n222 (net)     1   3.0462   0.0000   0.6749 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/D (DFFX1)   0.0367  -0.0015 &   0.6734 f
  data arrival time                                                                    0.6734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4795     0.4795
  clock reconvergence pessimism                                            -0.0665     0.4131
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__218_/CLK (DFFX1)   0.0000   0.4131 r
  library hold time                                                         0.0082     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)   0.0952   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/Q (DFFX1)   0.0353   0.1962   0.6140 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[943] (net)     2   4.7451   0.0000   0.6140 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U740/IN1 (MUX21X1)   0.0353   0.0000 &   0.6140 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U740/Q (MUX21X1)   0.0371   0.0660   0.6800 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n947 (net)     1   3.2028   0.0000   0.6800 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/D (DFFX1)   0.0371   0.0000 &   0.6801 f
  data arrival time                                                                    0.6801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4863     0.4863
  clock reconvergence pessimism                                            -0.0665     0.4198
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0082     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.6801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_/CLK (DFFX1)   0.1232   0.0000   0.4340 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_/Q (DFFX1)   0.0378   0.2025   0.6365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[312] (net)     2   5.7959   0.0000   0.6365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1440/IN1 (MUX21X1)   0.0378   0.0001 &   0.6366 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1440/Q (MUX21X1)   0.0360   0.0656   0.7022 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n316 (net)     1   2.8114   0.0000   0.7022 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_/D (DFFX1)   0.0360   0.0000 &   0.7022 f
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  clock reconvergence pessimism                                            -0.0779     0.4378
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__312_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0123     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/CLK (DFFX1)   0.1777   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/Q (DFFX1)   0.0352   0.2054   0.6539 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[259] (net)     2   4.7581   0.0000   0.6539 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1499/IN1 (MUX21X1)   0.0352   0.0000 &   0.6540 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1499/Q (MUX21X1)   0.0363   0.0653   0.7193 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n263 (net)     1   2.9136   0.0000   0.7193 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/D (DFFX1)   0.0363   0.0000 &   0.7193 f
  data arrival time                                                                    0.7193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5284     0.5284
  clock reconvergence pessimism                                            -0.0778     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/CLK (DFFX1)   0.0000   0.4506 r
  library hold time                                                         0.0164     0.4671
  data required time                                                                   0.4671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4671
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)   0.1777   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/Q (DFFX1)   0.0349   0.2052   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[408] (net)     2   4.6443   0.0000   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1333/IN1 (MUX21X1)   0.0349   0.0000 &   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1333/Q (MUX21X1)   0.0374   0.0661   0.7239 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n412 (net)     1   3.2910   0.0000   0.7239 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/D (DFFX1)   0.0374  -0.0008 &   0.7232 f
  data arrival time                                                                    0.7232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4547
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)   0.0000   0.4547 r
  library hold time                                                         0.0162     0.4709
  data required time                                                                   0.4709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4709
  data arrival time                                                                   -0.7232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_/CLK (DFFX1)   0.1232   0.0000   0.4260 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_/Q (DFFX1)   0.0375   0.2023   0.6282 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[802] (net)     2   5.6733   0.0000   0.6282 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U893/IN1 (MUX21X1)   0.0375   0.0001 &   0.6283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U893/Q (MUX21X1)   0.0363   0.0658   0.6940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n806 (net)     1   2.9033   0.0000   0.6940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_/D (DFFX1)   0.0363   0.0000 &   0.6941 f
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5075     0.5075
  clock reconvergence pessimism                                            -0.0779     0.4296
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__263_/CLK (DFFX1)   0.0000   0.4296 r
  library hold time                                                         0.0122     0.4418
  data required time                                                                   0.4418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4418
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_/CLK (DFFX1)   0.1212   0.0000   0.4260 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_/Q (DFFX1)   0.0398   0.2038   0.6298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[268] (net)     2   6.6585   0.0000   0.6298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1492/IN1 (MUX21X1)   0.0398  -0.0031 &   0.6267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1492/Q (MUX21X1)   0.0412   0.0702   0.6969 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n272 (net)     1   4.5896   0.0000   0.6969 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_/D (DFFX1)   0.0412  -0.0056 &   0.6913 f
  data arrival time                                                                    0.6913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__268_/CLK (DFFX1)   0.0000   0.4282 r
  library hold time                                                         0.0108     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.6913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/Q (DFFX1)   0.0394   0.1998   0.6226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[972] (net)     2   6.4674   0.0000   0.6226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U707/IN1 (MUX21X1)   0.0394  -0.0032 &   0.6195 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U707/Q (MUX21X1)   0.0471   0.0748   0.6943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n976 (net)     1   6.5981   0.0000   0.6943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/D (DFFX1)   0.0471  -0.0105 &   0.6838 f
  data arrival time                                                                    0.6838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4915     0.4915
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__432_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0065     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/CLK (DFFX1)   0.1777   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/Q (DFFX1)   0.0363   0.2063   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[785] (net)     2   5.2264   0.0000   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U913/IN1 (MUX21X1)   0.0363  -0.0011 &   0.6536 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U913/Q (MUX21X1)   0.0378   0.0668   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n789 (net)     1   3.4398   0.0000   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/D (DFFX1)   0.0378  -0.0015 &   0.7188 f
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  clock reconvergence pessimism                                            -0.0778     0.4504
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/CLK (DFFX1)   0.0000   0.4504 r
  library hold time                                                         0.0161     0.4665
  data required time                                                                   0.4665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4665
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4328     0.4328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_/CLK (DFFX1)   0.1398   0.0000   0.4328 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_/Q (DFFX1)   0.0369   0.2035   0.6363 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[681] (net)     2   5.4397   0.0000   0.6363 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1032/IN1 (MUX21X1)   0.0369  -0.0002 &   0.6361 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1032/Q (MUX21X1)   0.0364   0.0658   0.7019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n685 (net)     1   2.9503   0.0000   0.7019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_/D (DFFX1)   0.0364  -0.0014 &   0.7004 f
  data arrival time                                                                    0.7004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  clock reconvergence pessimism                                            -0.0914     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__141_/CLK (DFFX1)   0.0000   0.4343 r
  library hold time                                                         0.0137     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.7004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0952   0.0000   0.4169 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/Q (DFFX1)   0.0425   0.2019   0.6188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[494] (net)     2   7.8555   0.0000   0.6188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1241/IN1 (MUX21X1)   0.0425  -0.0034 &   0.6154 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1241/Q (MUX21X1)   0.0452   0.0739   0.6894 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n498 (net)     1   5.9295   0.0000   0.6894 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/D (DFFX1)   0.0452  -0.0115 &   0.6779 f
  data arrival time                                                                    0.6779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4854     0.4854
  clock reconvergence pessimism                                            -0.0665     0.4189
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0000   0.4189 r
  library hold time                                                         0.0066     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/eaddr_tl_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)                         0.2271    0.0000     0.4034 r
  icache_1/eaddr_tl_r_reg_49_/Q (DFFX1)                           0.0549    0.2238     0.6272 f
  icache_1/eaddr_tl_r[49] (net)                 2      13.4484              0.0000     0.6272 f
  icache_1/U329/IN2 (NAND2X2)                                     0.0549   -0.0004 &   0.6267 f
  icache_1/U329/QN (NAND2X2)                                      0.0418    0.0281     0.6549 r
  icache_1/n264 (net)                           1       6.0592              0.0000     0.6549 r
  icache_1/U330/IN2 (NAND2X2)                                     0.0418    0.0000 &   0.6549 r
  icache_1/U330/QN (NAND2X2)                                      0.0315    0.0251     0.6800 f
  icache_1/n542 (net)                           1       7.3095              0.0000     0.6800 f
  icache_1/eaddr_tl_r_reg_49_/D (DFFX1)                           0.0315   -0.0031 &   0.6769 f
  data arrival time                                                                    0.6769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  clock reconvergence pessimism                                            -0.0191     0.4034
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)                                   0.0000     0.4034 r
  library hold time                                                         0.0210     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.6769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/CLK (DFFX1)   0.1232   0.0000   0.4215 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/Q (DFFX1)   0.0381   0.2027   0.6243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[906] (net)     2   5.9203   0.0000   0.6243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U778/IN1 (MUX21X1)   0.0381   0.0001 &   0.6243 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U778/Q (MUX21X1)   0.0358   0.0655   0.6898 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n910 (net)     1   2.7439   0.0000   0.6898 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/D (DFFX1)   0.0358   0.0000 &   0.6899 f
  data arrival time                                                                    0.6899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5029     0.5029
  clock reconvergence pessimism                                            -0.0779     0.4251
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0123     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: itlb_1/ppn_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  itlb_1/ppn_reg_7_/CLK (DFFX1)                                   0.2092    0.0000     0.3975 r
  itlb_1/ppn_reg_7_/Q (DFFX1)                                     0.0415    0.2132     0.6107 f
  itlb_1/itlb_icache_o[7] (net)                 1       7.5075              0.0000     0.6107 f
  itlb_1/itlb_icache_o[7] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6107 f
  itlb_icache[7] (net)                                  7.5075              0.0000     0.6107 f
  icache_1/itlb_icache_data_resp_i[7] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6107 f
  icache_1/itlb_icache_data_resp_i[7] (net)             7.5075              0.0000     0.6107 f
  icache_1/U1169/IN2 (AO22X1)                                     0.0415   -0.0038 &   0.6069 f
  icache_1/U1169/Q (AO22X1)                                       0.0496    0.0912     0.6982 f
  icache_1/n2438 (net)                          1       7.5230              0.0000     0.6982 f
  icache_1/addr_tv_r_reg_19_/D (DFFX2)                            0.0496   -0.0052 &   0.6930 f
  data arrival time                                                                    0.6930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  clock reconvergence pessimism                                            -0.0141     0.4235
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                                    0.0000     0.4235 r
  library hold time                                                         0.0171     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.6930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_/CLK (DFFX1)   0.1164   0.0000   0.4363 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_/Q (DFFX1)   0.0376   0.2013   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[502] (net)     2   5.7233   0.0000   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1233/IN1 (MUX21X1)   0.0376  -0.0018 &   0.6358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1233/Q (MUX21X1)   0.0377   0.0669   0.7028 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n506 (net)     1   3.3956   0.0000   0.7028 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_/D (DFFX1)   0.0377  -0.0014 &   0.7014 f
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  clock reconvergence pessimism                                            -0.0914     0.4379
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__502_/CLK (DFFX1)   0.0000   0.4379 r
  library hold time                                                         0.0110     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_/CLK (DFFX1)   0.1232   0.0000   0.4338 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_/Q (DFFX1)   0.0395   0.2039   0.6377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[746] (net)     2   6.5610   0.0000   0.6377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U956/IN1 (MUX21X1)   0.0395  -0.0006 &   0.6371 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U956/Q (MUX21X1)   0.0412   0.0701   0.7072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n750 (net)     1   4.5631   0.0000   0.7072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_/D (DFFX1)   0.0412  -0.0060 &   0.7012 f
  data arrival time                                                                    0.7012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5155     0.5155
  clock reconvergence pessimism                                            -0.0779     0.4376
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__207_/CLK (DFFX1)   0.0000   0.4376 r
  library hold time                                                         0.0111     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_/CLK (DFFX1)   0.0972   0.0000   0.4234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_/Q (DFFX1)   0.0358   0.1969   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[457] (net)     2   4.9401   0.0000   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1282/IN1 (MUX21X1)   0.0358  -0.0005 &   0.6198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1282/Q (MUX21X1)   0.0375   0.0666   0.6864 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n461 (net)     1   3.4164   0.0000   0.6864 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_/D (DFFX1)   0.0375   0.0000 &   0.6864 f
  data arrival time                                                                    0.6864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  clock reconvergence pessimism                                            -0.0665     0.4255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__457_/CLK (DFFX1)   0.0000   0.4255 r
  library hold time                                                         0.0084     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.1801   0.0000   0.4538 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/Q (DFFX1)   0.0378   0.2077   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[938] (net)     2   5.8725   0.0000   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U742/IN1 (MUX21X1)   0.0378  -0.0012 &   0.6603 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U742/Q (MUX21X1)   0.0406   0.0693   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n942 (net)     1   4.3915   0.0000   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/D (DFFX1)   0.0406  -0.0055 &   0.7242 f
  data arrival time                                                                    0.7242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5337     0.5337
  clock reconvergence pessimism                                            -0.0778     0.4560
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.0000   0.4560 r
  library hold time                                                         0.0156     0.4716
  data required time                                                                   0.4716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4716
  data arrival time                                                                   -0.7242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.1164   0.0000   0.4364 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/Q (DFFX1)   0.0347   0.1989   0.6353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[234] (net)     2   4.4663   0.0000   0.6353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1530/IN1 (MUX21X1)   0.0347   0.0000 &   0.6353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1530/Q (MUX21X1)   0.0376   0.0663   0.7016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n238 (net)     1   3.3861   0.0000   0.7016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/D (DFFX1)   0.0376   0.0000 &   0.7017 f
  data arrival time                                                                    0.7017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5294     0.5294
  clock reconvergence pessimism                                            -0.0914     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0110     0.4490
  data required time                                                                   0.4490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4490
  data arrival time                                                                   -0.7017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/Q (DFFX1)   0.0362   0.2062   0.6571 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1032] (net)     2   5.1788   0.0000   0.6571 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U638/IN1 (MUX21X1)   0.0362   0.0000 &   0.6572 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U638/Q (MUX21X1)   0.0366   0.0658   0.7229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1036 (net)     1   3.0275   0.0000   0.7229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/D (DFFX1)   0.0366  -0.0008 &   0.7222 f
  data arrival time                                                                    0.7222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4531
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0164     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.0972   0.0000   0.4237 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/Q (DFFX1)   0.0422   0.2020   0.6257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1011] (net)     2   7.7103   0.0000   0.6257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U664/IN1 (MUX21X1)   0.0422  -0.0039 &   0.6218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U664/Q (MUX21X1)   0.0423   0.0718   0.6935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1015 (net)     1   5.0514   0.0000   0.6935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/D (DFFX1)   0.0423  -0.0076 &   0.6860 f
  data arrival time                                                                    0.6860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4923     0.4923
  clock reconvergence pessimism                                            -0.0665     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.0000   0.4258 r
  library hold time                                                         0.0074     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.6860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4336     0.4336
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/CLK (DFFX1)   0.0938   0.0000   0.4336 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/Q (DFFX1)   0.0384   0.1985   0.6321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[766] (net)     2   6.0768   0.0000   0.6321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U937/IN1 (MUX21X1)   0.0384  -0.0020 &   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U937/Q (MUX21X1)   0.0411   0.0698   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n770 (net)     1   4.5333   0.0000   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/D (DFFX1)   0.0411  -0.0040 &   0.6959 f
  data arrival time                                                                    0.6959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5024     0.5024
  clock reconvergence pessimism                                            -0.0665     0.4359
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/CLK (DFFX1)   0.0000   0.4359 r
  library hold time                                                         0.0072     0.4431
  data required time                                                                   0.4431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4431
  data arrival time                                                                   -0.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_/CLK (DFFX1)   0.0934   0.0000   0.4323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_/Q (DFFX1)   0.0399   0.1996   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[366] (net)     2   6.7104   0.0000   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1383/IN1 (MUX21X1)   0.0399  -0.0017 &   0.6302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1383/Q (MUX21X1)   0.0353   0.0654   0.6956 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n370 (net)     1   2.5342   0.0000   0.6956 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_/D (DFFX1)   0.0353   0.0000 &   0.6957 f
  data arrival time                                                                    0.6957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5011     0.5011
  clock reconvergence pessimism                                            -0.0665     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__366_/CLK (DFFX1)   0.0000   0.4346 r
  library hold time                                                         0.0083     0.4429
  data required time                                                                   0.4429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4429
  data arrival time                                                                   -0.6957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/Q (DFFX1)   0.0340   0.2051   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[143] (net)     2   4.2543   0.0000   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1627/IN1 (MUX21X1)   0.0340   0.0000 &   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1627/Q (MUX21X1)   0.0380   0.0665   0.7298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n147 (net)     1   3.5359   0.0000   0.7298 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/D (DFFX1)   0.0380   0.0000 &   0.7299 f
  data arrival time                                                                    0.7299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0166     0.4771
  data required time                                                                   0.4771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4771
  data arrival time                                                                   -0.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4572     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/CLK (DFFX1)   0.1850   0.0000   0.4572 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/Q (DFFX1)   0.0368   0.2073   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[171] (net)     2   5.4426   0.0000   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1597/IN1 (MUX21X1)   0.0368   0.0001 &   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1597/Q (MUX21X1)   0.0397   0.0684   0.7330 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n175 (net)     1   4.0974   0.0000   0.7330 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/D (DFFX1)   0.0397  -0.0046 &   0.7284 f
  data arrival time                                                                    0.7284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5372     0.5372
  clock reconvergence pessimism                                            -0.0778     0.4595
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__171_/CLK (DFFX1)   0.0000   0.4595 r
  library hold time                                                         0.0162     0.4756
  data required time                                                                   0.4756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4756
  data arrival time                                                                   -0.7284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4289     0.4289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/CLK (DFFX1)   0.1232   0.0000   0.4289 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/Q (DFFX1)   0.0380   0.2026   0.6315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[410] (net)     2   5.8809   0.0000   0.6315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1331/IN1 (MUX21X1)   0.0380   0.0000 &   0.6316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1331/Q (MUX21X1)   0.0365   0.0660   0.6975 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n414 (net)     1   2.9529   0.0000   0.6975 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/D (DFFX1)   0.0365   0.0000 &   0.6976 f
  data arrival time                                                                    0.6976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5104     0.5104
  clock reconvergence pessimism                                            -0.0779     0.4326
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/CLK (DFFX1)   0.0000   0.4326 r
  library hold time                                                         0.0122     0.4447
  data required time                                                                   0.4447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4447
  data arrival time                                                                   -0.6976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)   0.1777   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/Q (DFFX1)   0.0356   0.2057   0.6583 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[563] (net)     2   4.9152   0.0000   0.6583 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1159/IN1 (MUX21X1)   0.0356  -0.0007 &   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1159/Q (MUX21X1)   0.0384   0.0671   0.7247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n567 (net)     1   3.6276   0.0000   0.7247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/D (DFFX1)   0.0384  -0.0011 &   0.7236 f
  data arrival time                                                                    0.7236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0160     0.4708
  data required time                                                                   0.4708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4708
  data arrival time                                                                   -0.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.0972   0.0000   0.4223 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/Q (DFFX1)   0.0411   0.2012   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[999] (net)     2   7.2350   0.0000   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U678/IN1 (MUX21X1)   0.0411  -0.0049 &   0.6186 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U678/Q (MUX21X1)   0.0462   0.0745   0.6931 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1003 (net)     1   6.3028   0.0000   0.6931 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/D (DFFX1)   0.0462  -0.0092 &   0.6839 f
  data arrival time                                                                    0.6839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4908     0.4908
  clock reconvergence pessimism                                            -0.0665     0.4244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.0000   0.4244 r
  library hold time                                                         0.0067     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.6839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_/CLK (DFFX1)   0.0972   0.0000   0.4216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_/Q (DFFX1)   0.0356   0.1967   0.6184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[809] (net)     2   4.8595   0.0000   0.6184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U889/IN1 (MUX21X1)   0.0356   0.0000 &   0.6184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U889/Q (MUX21X1)   0.0387   0.0674   0.6858 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n813 (net)     1   3.7640   0.0000   0.6858 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_/D (DFFX1)   0.0387  -0.0010 &   0.6847 f
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4902     0.4902
  clock reconvergence pessimism                                            -0.0665     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__269_/CLK (DFFX1)   0.0000   0.4237 r
  library hold time                                                         0.0081     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/CLK (DFFX1)   0.0952   0.0000   0.4122 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/Q (DFFX1)   0.0464   0.2046   0.6167 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[664] (net)     2   9.5691   0.0000   0.6167 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1050/IN1 (MUX21X1)   0.0464  -0.0062 &   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1050/Q (MUX21X1)   0.0402   0.0706   0.6811 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n668 (net)     1   4.1734   0.0000   0.6811 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/D (DFFX1)   0.0402  -0.0066 &   0.6746 f
  data arrival time                                                                    0.6746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  clock reconvergence pessimism                                            -0.0665     0.4141
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/CLK (DFFX1)   0.0000   0.4141 r
  library hold time                                                         0.0076     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/CLK (DFFX1)   0.0952   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/Q (DFFX1)   0.0354   0.1962   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[90] (net)     2   4.7710   0.0000   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1690/IN1 (MUX21X1)   0.0354   0.0000 &   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1690/Q (MUX21X1)   0.0379   0.0667   0.6808 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n94 (net)     1   3.4722   0.0000   0.6808 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/D (DFFX1)   0.0379   0.0000 &   0.6808 f
  data arrival time                                                                    0.6808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4863     0.4863
  clock reconvergence pessimism                                            -0.0665     0.4199
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/CLK (DFFX1)   0.0000   0.4199 r
  library hold time                                                         0.0080     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.6808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/CLK (DFFX1)   0.0972   0.0000   0.4234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/Q (DFFX1)   0.0380   0.1986   0.6221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1012] (net)     2   5.8818   0.0000   0.6221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U663/IN1 (MUX21X1)   0.0380  -0.0009 &   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U663/Q (MUX21X1)   0.0397   0.0687   0.6898 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1016 (net)     1   4.0899   0.0000   0.6898 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/D (DFFX1)   0.0397  -0.0033 &   0.6865 f
  data arrival time                                                                    0.6865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4920     0.4920
  clock reconvergence pessimism                                            -0.0665     0.4255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/CLK (DFFX1)   0.0000   0.4255 r
  library hold time                                                         0.0079     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/CLK (DFFX1)   0.1212   0.0000   0.4261 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/Q (DFFX1)   0.0361   0.2008   0.6269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[751] (net)     2   5.0736   0.0000   0.6269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U954/IN1 (MUX21X1)   0.0361   0.0001 &   0.6270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U954/Q (MUX21X1)   0.0385   0.0673   0.6943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n755 (net)     1   3.6809   0.0000   0.6943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/D (DFFX1)   0.0385  -0.0015 &   0.6927 f
  data arrival time                                                                    0.6927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/CLK (DFFX1)   0.0000   0.4283 r
  library hold time                                                         0.0114     0.4397
  data required time                                                                   0.4397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4397
  data arrival time                                                                   -0.6927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_/CLK (DFFX1)   0.0936   0.0000   0.4332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_/Q (DFFX1)   0.0378   0.1979   0.6311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[844] (net)     2   5.7993   0.0000   0.6311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U850/IN1 (MUX21X1)   0.0378  -0.0011 &   0.6300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U850/Q (MUX21X1)   0.0386   0.0677   0.6977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n848 (net)     1   3.6964   0.0000   0.6977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_/D (DFFX1)   0.0386  -0.0015 &   0.6962 f
  data arrival time                                                                    0.6962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5020     0.5020
  clock reconvergence pessimism                                            -0.0665     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__304_/CLK (DFFX1)   0.0000   0.4355 r
  library hold time                                                         0.0077     0.4432
  data required time                                                                   0.4432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4432
  data arrival time                                                                   -0.6962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_/Q (DFFX1)   0.0384   0.1987   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[880] (net)     2   6.0634   0.0000   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U810/IN1 (MUX21X1)   0.0384  -0.0034 &   0.6128 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U810/Q (MUX21X1)   0.0444   0.0725   0.6852 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n884 (net)     1   5.6722   0.0000   0.6852 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_/D (DFFX1)   0.0444  -0.0059 &   0.6793 f
  data arrival time                                                                    0.6793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__340_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0068     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.6793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.1847   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/Q (DFFX1)   0.0353   0.2061   0.6596 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[423] (net)     2   4.8148   0.0000   0.6596 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1317/IN1 (MUX21X1)   0.0353   0.0000 &   0.6596 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1317/Q (MUX21X1)   0.0369   0.0659   0.7255 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n427 (net)     1   3.1453   0.0000   0.7255 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/D (DFFX1)   0.0369   0.0000 &   0.7255 f
  data arrival time                                                                    0.7255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5335     0.5335
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0168     0.4725
  data required time                                                                   0.4725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4725
  data arrival time                                                                   -0.7255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4285     0.4285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.1164   0.0000   0.4285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/Q (DFFX1)   0.0371   0.2009   0.6294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[367] (net)     2   5.5116   0.0000   0.6294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1382/IN1 (MUX21X1)   0.0371  -0.0008 &   0.6286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1382/Q (MUX21X1)   0.0391   0.0679   0.6966 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n371 (net)     1   3.8635   0.0000   0.6966 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/D (DFFX1)   0.0391  -0.0029 &   0.6937 f
  data arrival time                                                                    0.6937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5213     0.5213
  clock reconvergence pessimism                                            -0.0914     0.4299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.0000   0.4299 r
  library hold time                                                         0.0107     0.4406
  data required time                                                                   0.4406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4406
  data arrival time                                                                   -0.6937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_/Q (DFFX1)   0.0375   0.1982   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[816] (net)     2   5.6507   0.0000   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U881/IN1 (MUX21X1)   0.0375   0.0000 &   0.6212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U881/Q (MUX21X1)   0.0367   0.0661   0.6873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n820 (net)     1   3.0514   0.0000   0.6873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_/D (DFFX1)   0.0367  -0.0006 &   0.6866 f
  data arrival time                                                                    0.6866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4915     0.4915
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__276_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0085     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/CLK (DFFX1)   0.1777   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/Q (DFFX1)   0.0371   0.2069   0.6555 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[698] (net)     2   5.5702   0.0000   0.6555 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1009/IN1 (MUX21X1)   0.0371   0.0001 &   0.6555 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1009/Q (MUX21X1)   0.0384   0.0674   0.7229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n702 (net)     1   3.6314   0.0000   0.7229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/D (DFFX1)   0.0384  -0.0033 &   0.7197 f
  data arrival time                                                                    0.7197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5284     0.5284
  clock reconvergence pessimism                                            -0.0778     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/CLK (DFFX1)   0.0000   0.4506 r
  library hold time                                                         0.0160     0.4666
  data required time                                                                   0.4666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4666
  data arrival time                                                                   -0.7197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_/Q (DFFX1)   0.0378   0.2081   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[272] (net)     2   5.8814   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1485/IN1 (MUX21X1)   0.0378  -0.0029 &   0.6635 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1485/Q (MUX21X1)   0.0375   0.0668   0.7303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n276 (net)     1   3.3234   0.0000   0.7303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_/D (DFFX1)   0.0375   0.0000 &   0.7303 f
  data arrival time                                                                    0.7303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__272_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0167     0.4772
  data required time                                                                   0.4772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4772
  data arrival time                                                                   -0.7303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_/CLK (DFFX1)   0.0952   0.0000   0.4179 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_/Q (DFFX1)   0.0394   0.1994   0.6173 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[295] (net)     2   6.4705   0.0000   0.6173 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1462/IN1 (MUX21X1)   0.0394  -0.0021 &   0.6153 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1462/Q (MUX21X1)   0.0362   0.0661   0.6813 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n299 (net)     1   2.8634   0.0000   0.6813 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_/D (DFFX1)   0.0362   0.0000 &   0.6814 f
  data arrival time                                                                    0.6814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4864     0.4864
  clock reconvergence pessimism                                            -0.0665     0.4199
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__295_/CLK (DFFX1)   0.0000   0.4199 r
  library hold time                                                         0.0083     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.6814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_/CLK (DFFX1)   0.0936   0.0000   0.4332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_/Q (DFFX1)   0.0357   0.1962   0.6294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[304] (net)     2   4.9013   0.0000   0.6294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1452/IN1 (MUX21X1)   0.0357   0.0000 &   0.6295 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1452/Q (MUX21X1)   0.0381   0.0669   0.6964 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n308 (net)     1   3.5456   0.0000   0.6964 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_/D (DFFX1)   0.0381   0.0000 &   0.6964 f
  data arrival time                                                                    0.6964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5020     0.5020
  clock reconvergence pessimism                                            -0.0665     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__304_/CLK (DFFX1)   0.0000   0.4355 r
  library hold time                                                         0.0078     0.4433
  data required time                                                                   0.4433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4433
  data arrival time                                                                   -0.6964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4525     0.4525
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/CLK (DFFX1)   0.1777   0.0000   0.4525 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/Q (DFFX1)   0.0366   0.2066   0.6591 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[947] (net)     2   5.3835   0.0000   0.6591 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U732/IN1 (MUX21X1)   0.0366   0.0000 &   0.6592 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U732/Q (MUX21X1)   0.0395   0.0682   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n951 (net)     1   4.0264   0.0000   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/D (DFFX1)   0.0395  -0.0038 &   0.7236 f
  data arrival time                                                                    0.7236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4547
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/CLK (DFFX1)   0.0000   0.4547 r
  library hold time                                                         0.0157     0.4704
  data required time                                                                   0.4704
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4704
  data arrival time                                                                   -0.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_/CLK (DFFX1)   0.0972   0.0000   0.4234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_/Q (DFFX1)   0.0376   0.1984   0.6217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[997] (net)     2   5.7332   0.0000   0.6217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U680/IN1 (MUX21X1)   0.0376   0.0000 &   0.6218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U680/Q (MUX21X1)   0.0368   0.0662   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1001 (net)     1   3.0789   0.0000   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_/D (DFFX1)   0.0368  -0.0008 &   0.6872 f
  data arrival time                                                                    0.6872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  clock reconvergence pessimism                                            -0.0665     0.4255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__457_/CLK (DFFX1)   0.0000   0.4255 r
  library hold time                                                         0.0085     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/Q (DFFX1)   0.0360   0.1967   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[956] (net)     2   5.0111   0.0000   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/IN1 (MUX21X1)   0.0360   0.0000 &   0.6143 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/Q (MUX21X1)   0.0388   0.0675   0.6818 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n960 (net)     1   3.7815   0.0000   0.6818 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/D (DFFX1)   0.0388  -0.0011 &   0.6806 f
  data arrival time                                                                    0.6806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0078     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.6806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_/CLK (DFFX1)   0.1376   0.0000   0.4482 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_/Q (DFFX1)   0.0379   0.2042   0.6524 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[619] (net)     2   5.8775   0.0000   0.6524 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1097/IN1 (MUX21X1)   0.0379  -0.0015 &   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1097/Q (MUX21X1)   0.0405   0.0693   0.7202 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n623 (net)     1   4.3578   0.0000   0.7202 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_/D (DFFX1)   0.0405  -0.0061 &   0.7141 f
  data arrival time                                                                    0.7141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0842     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__80_/CLK (DFFX1)   0.0000   0.4483 r
  library hold time                                                         0.0126     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.7141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4453     0.4453
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.1777   0.0000   0.4453 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/Q (DFFX1)   0.0391   0.2086   0.6538 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[228] (net)     2   6.4278   0.0000   0.6538 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1533/IN1 (MUX21X1)   0.0391   0.0001 &   0.6539 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1533/Q (MUX21X1)   0.0397   0.0688   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n232 (net)     1   4.0678   0.0000   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/D (DFFX1)   0.0397  -0.0065 &   0.7162 f
  data arrival time                                                                    0.7162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5251     0.5251
  clock reconvergence pessimism                                            -0.0778     0.4473
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__228_/CLK (DFFX1)   0.0000   0.4473 r
  library hold time                                                         0.0156     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4449     0.4449
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/CLK (DFFX1)   0.1777   0.0000   0.4449 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/Q (DFFX1)   0.0368   0.2067   0.6516 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[108] (net)     2   5.4470   0.0000   0.6516 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1666/IN1 (MUX21X1)   0.0368  -0.0009 &   0.6506 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1666/Q (MUX21X1)   0.0382   0.0672   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n112 (net)     1   3.5711   0.0000   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/D (DFFX1)   0.0382  -0.0017 &   0.7162 f
  data arrival time                                                                    0.7162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5247     0.5247
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0160     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_/CLK (DFFX1)   0.0952   0.0000   0.4165 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_/Q (DFFX1)   0.0401   0.2001   0.6166 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[428] (net)     2   6.8031   0.0000   0.6166 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1315/IN1 (MUX21X1)   0.0401  -0.0028 &   0.6138 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1315/Q (MUX21X1)   0.0393   0.0687   0.6825 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n432 (net)     1   3.9317   0.0000   0.6825 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_/D (DFFX1)   0.0393  -0.0030 &   0.6795 f
  data arrival time                                                                    0.6795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4850     0.4850
  clock reconvergence pessimism                                            -0.0665     0.4185
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__428_/CLK (DFFX1)   0.0000   0.4185 r
  library hold time                                                         0.0077     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.6795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0936   0.0000   0.4332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/Q (DFFX1)   0.0382   0.1983   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[572] (net)     2   5.9851   0.0000   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/IN1 (MUX21X1)   0.0382   0.0001 &   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/Q (MUX21X1)   0.0396   0.0686   0.7001 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n576 (net)     1   4.0390   0.0000   0.7001 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/D (DFFX1)   0.0396  -0.0038 &   0.6963 f
  data arrival time                                                                    0.6963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5020     0.5020
  clock reconvergence pessimism                                            -0.0665     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0000   0.4355 r
  library hold time                                                         0.0075     0.4430
  data required time                                                                   0.4430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4430
  data arrival time                                                                   -0.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4503     0.4503
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_/CLK (DFFX1)   0.1777   0.0000   0.4503 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_/Q (DFFX1)   0.0409   0.2101   0.6604 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[147] (net)     2   7.2257   0.0000   0.6604 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1623/IN1 (MUX21X1)   0.0409  -0.0029 &   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1623/Q (MUX21X1)   0.0456   0.0739   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n151 (net)     1   6.0656   0.0000   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_/D (DFFX1)   0.0456  -0.0113 &   0.7201 f
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5302     0.5302
  clock reconvergence pessimism                                            -0.0778     0.4524
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__147_/CLK (DFFX1)   0.0000   0.4524 r
  library hold time                                                         0.0143     0.4667
  data required time                                                                   0.4667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4667
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_/CLK (DFFX1)   0.1777   0.0000   0.4505 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_/Q (DFFX1)   0.0395   0.2089   0.6594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[86] (net)     2   6.6082   0.0000   0.6594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1691/IN1 (MUX21X1)   0.0395  -0.0032 &   0.6562 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1691/Q (MUX21X1)   0.0400   0.0691   0.7254 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n90 (net)     1   4.1592   0.0000   0.7254 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_/D (DFFX1)   0.0400  -0.0037 &   0.7216 f
  data arrival time                                                                    0.7216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5304     0.5304
  clock reconvergence pessimism                                            -0.0778     0.4527
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__86_/CLK (DFFX1)   0.0000   0.4527 r
  library hold time                                                         0.0156     0.4683
  data required time                                                                   0.4683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4683
  data arrival time                                                                   -0.7216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4454     0.4454
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_/CLK (DFFX1)   0.1777   0.0000   0.4454 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_/Q (DFFX1)   0.0377   0.2074   0.6528 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[96] (net)     2   5.8271   0.0000   0.6528 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1680/IN1 (MUX21X1)   0.0377  -0.0009 &   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1680/Q (MUX21X1)   0.0373   0.0666   0.7185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n100 (net)     1   3.2475   0.0000   0.7185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_/D (DFFX1)   0.0373  -0.0015 &   0.7170 f
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5252     0.5252
  clock reconvergence pessimism                                            -0.0778     0.4474
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__96_/CLK (DFFX1)   0.0000   0.4474 r
  library hold time                                                         0.0162     0.4636
  data required time                                                                   0.4636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4636
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4285     0.4285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/CLK (DFFX1)   0.1164   0.0000   0.4285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/Q (DFFX1)   0.0387   0.2022   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[907] (net)     2   6.1852   0.0000   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U780/IN1 (MUX21X1)   0.0387  -0.0011 &   0.6296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U780/Q (MUX21X1)   0.0399   0.0689   0.6985 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n911 (net)     1   4.1441   0.0000   0.6985 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/D (DFFX1)   0.0399  -0.0047 &   0.6938 f
  data arrival time                                                                    0.6938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5214     0.5214
  clock reconvergence pessimism                                            -0.0914     0.4300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__367_/CLK (DFFX1)   0.0000   0.4300 r
  library hold time                                                         0.0105     0.4404
  data required time                                                                   0.4404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4404
  data arrival time                                                                   -0.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.0939   0.0000   0.4337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/Q (DFFX1)   0.0370   0.1974   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[226] (net)     2   5.4734   0.0000   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1539/IN1 (MUX21X1)   0.0370  -0.0004 &   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1539/Q (MUX21X1)   0.0375   0.0667   0.6973 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n230 (net)     1   3.3203   0.0000   0.6973 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/D (DFFX1)   0.0375   0.0000 &   0.6973 f
  data arrival time                                                                    0.6973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5024     0.5024
  clock reconvergence pessimism                                            -0.0665     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.0000   0.4360 r
  library hold time                                                         0.0079     0.4439
  data required time                                                                   0.4439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4439
  data arrival time                                                                   -0.6973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.1212   0.0000   0.4260 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/Q (DFFX1)   0.0383   0.2026   0.6287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[423] (net)     2   6.0473   0.0000   0.6287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1320/IN1 (MUX21X1)   0.0383  -0.0026 &   0.6260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1320/Q (MUX21X1)   0.0404   0.0693   0.6953 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n427 (net)     1   4.3152   0.0000   0.6953 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/D (DFFX1)   0.0404  -0.0027 &   0.6926 f
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.0000   0.4282 r
  library hold time                                                         0.0110     0.4392
  data required time                                                                   0.4392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4392
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.0972   0.0000   0.4230 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/Q (DFFX1)   0.0403   0.2005   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[388] (net)     2   6.8661   0.0000   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1359/IN1 (MUX21X1)   0.0403  -0.0034 &   0.6201 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1359/Q (MUX21X1)   0.0444   0.0728   0.6929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n392 (net)     1   5.6570   0.0000   0.6929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/D (DFFX1)   0.0444  -0.0073 &   0.6856 f
  data arrival time                                                                    0.6856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4916     0.4916
  clock reconvergence pessimism                                            -0.0665     0.4251
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0070     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.6856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4534     0.4534
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.1802   0.0000   0.4534 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/Q (DFFX1)   0.0398   0.2093   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1049] (net)     2   6.7309   0.0000   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U619/IN1 (MUX21X1)   0.0398  -0.0046 &   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U619/Q (MUX21X1)   0.0416   0.0705   0.7286 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1053 (net)     1   4.7152   0.0000   0.7286 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/D (DFFX1)   0.0416  -0.0041 &   0.7244 f
  data arrival time                                                                    0.7244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0154     0.4710
  data required time                                                                   0.4710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4710
  data arrival time                                                                   -0.7244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.1777   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/Q (DFFX1)   0.0401   0.2094   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[559] (net)     2   6.8899   0.0000   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1164/IN1 (MUX21X1)   0.0401  -0.0014 &   0.6613 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1164/Q (MUX21X1)   0.0386   0.0681   0.7294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n563 (net)     1   3.6569   0.0000   0.7294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/D (DFFX1)   0.0386  -0.0046 &   0.7248 f
  data arrival time                                                                    0.7248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0159     0.4713
  data required time                                                                   0.4713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4713
  data arrival time                                                                   -0.7248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/Q (DFFX1)   0.0386   0.2088   0.6671 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[934] (net)     2   6.2325   0.0000   0.6671 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U746/IN1 (MUX21X1)   0.0386  -0.0023 &   0.6648 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U746/Q (MUX21X1)   0.0449   0.0729   0.7377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n938 (net)     1   5.8418   0.0000   0.7377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/D (DFFX1)   0.0449  -0.0086 &   0.7291 f
  data arrival time                                                                    0.7291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0150     0.4756
  data required time                                                                   0.4756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4756
  data arrival time                                                                   -0.7291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/CLK (DFFX1)   0.1777   0.0000   0.4452 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/Q (DFFX1)   0.0402   0.2094   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[594] (net)     2   6.8972   0.0000   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1125/IN1 (MUX21X1)   0.0402  -0.0025 &   0.6521 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1125/Q (MUX21X1)   0.0426   0.0714   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n598 (net)     1   5.0466   0.0000   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/D (DFFX1)   0.0426  -0.0078 &   0.7157 f
  data arrival time                                                                    0.7157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5250     0.5250
  clock reconvergence pessimism                                            -0.0778     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0150     0.4622
  data required time                                                                   0.4622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4622
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4555     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/CLK (DFFX1)   0.1476   0.0000   0.4555 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/Q (DFFX1)   0.0370   0.2043   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[180] (net)     2   5.5051   0.0000   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1586/IN1 (MUX21X1)   0.0370  -0.0010 &   0.6588 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1586/Q (MUX21X1)   0.0382   0.0672   0.7260 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n184 (net)     1   3.5595   0.0000   0.7260 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/D (DFFX1)   0.0382  -0.0031 &   0.7230 f
  data arrival time                                                                    0.7230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5404     0.5404
  clock reconvergence pessimism                                            -0.0848     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0138     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.1212   0.0000   0.4269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/Q (DFFX1)   0.0401   0.2041   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1003] (net)     2   6.7949   0.0000   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U674/IN1 (MUX21X1)   0.0401  -0.0022 &   0.6288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U674/Q (MUX21X1)   0.0368   0.0667   0.6955 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1007 (net)     1   3.0628   0.0000   0.6955 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/D (DFFX1)   0.0368  -0.0010 &   0.6945 f
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4956     0.4956
  clock reconvergence pessimism                                            -0.0665     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0118     0.4410
  data required time                                                                   0.4410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4410
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)   0.1527   0.0000   0.4601 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/Q (DFFX1)   0.0401   0.2073   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[276] (net)     2   6.8495   0.0000   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1480/IN1 (MUX21X1)   0.0401  -0.0050 &   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1480/Q (MUX21X1)   0.0371   0.0669   0.7293 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n280 (net)     1   3.1569   0.0000   0.7293 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/D (DFFX1)   0.0371  -0.0011 &   0.7282 f
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5450     0.5450
  clock reconvergence pessimism                                            -0.0849     0.4601
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)   0.0000   0.4601 r
  library hold time                                                         0.0145     0.4746
  data required time                                                                   0.4746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4746
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4555     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.1476   0.0000   0.4555 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/Q (DFFX1)   0.0350   0.2026   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[494] (net)     2   4.6236   0.0000   0.6581 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1238/IN1 (MUX21X1)   0.0350   0.0000 &   0.6582 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1238/Q (MUX21X1)   0.0362   0.0652   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n498 (net)     1   2.9048   0.0000   0.7234 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/D (DFFX1)   0.0362   0.0000 &   0.7234 f
  data arrival time                                                                    0.7234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5404     0.5404
  clock reconvergence pessimism                                            -0.0848     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0143     0.4699
  data required time                                                                   0.4699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4699
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_/CLK (DFFX1)   0.1777   0.0000   0.4455 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_/Q (DFFX1)   0.0361   0.2061   0.6516 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[827] (net)     2   5.1390   0.0000   0.6516 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U865/IN1 (MUX21X1)   0.0361   0.0000 &   0.6516 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U865/Q (MUX21X1)   0.0366   0.0658   0.7174 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n831 (net)     1   3.0368   0.0000   0.7174 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_/D (DFFX1)   0.0366   0.0000 &   0.7174 f
  data arrival time                                                                    0.7174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5253     0.5253
  clock reconvergence pessimism                                            -0.0778     0.4475
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__288_/CLK (DFFX1)   0.0000   0.4475 r
  library hold time                                                         0.0164     0.4639
  data required time                                                                   0.4639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4639
  data arrival time                                                                   -0.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_/CLK (DFFX1)   0.0934   0.0000   0.4319 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_/Q (DFFX1)   0.0377   0.1978   0.6297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[855] (net)     2   5.7356   0.0000   0.6297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U838/IN1 (MUX21X1)   0.0377   0.0000 &   0.6297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U838/Q (MUX21X1)   0.0375   0.0668   0.6965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n859 (net)     1   3.3274   0.0000   0.6965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_/D (DFFX1)   0.0375  -0.0009 &   0.6956 f
  data arrival time                                                                    0.6956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5007     0.5007
  clock reconvergence pessimism                                            -0.0665     0.4342
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__315_/CLK (DFFX1)   0.0000   0.4342 r
  library hold time                                                         0.0078     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.6956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/CLK (DFFX1)   0.1777   0.0000   0.4507 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/Q (DFFX1)   0.0401   0.2094   0.6600 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[903] (net)     2   6.8484   0.0000   0.6600 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U781/IN1 (MUX21X1)   0.0401  -0.0051 &   0.6549 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U781/Q (MUX21X1)   0.0427   0.0714   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n907 (net)     1   5.0933   0.0000   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/D (DFFX1)   0.0427  -0.0050 &   0.7214 f
  data arrival time                                                                    0.7214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5306     0.5306
  clock reconvergence pessimism                                            -0.0778     0.4528
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/CLK (DFFX1)   0.0000   0.4528 r
  library hold time                                                         0.0149     0.4678
  data required time                                                                   0.4678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4678
  data arrival time                                                                   -0.7214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/CLK (DFFX1)   0.0952   0.0000   0.4119 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/Q (DFFX1)   0.0365   0.1971   0.6089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[411] (net)     2   5.2191   0.0000   0.6089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/IN1 (MUX21X1)   0.0365   0.0000 &   0.6090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/Q (MUX21X1)   0.0374   0.0665   0.6754 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n415 (net)     1   3.2916   0.0000   0.6754 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/D (DFFX1)   0.0374   0.0000 &   0.6755 f
  data arrival time                                                                    0.6755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4802     0.4802
  clock reconvergence pessimism                                            -0.0665     0.4137
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0081     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/CLK (DFFX1)   0.1398   0.0000   0.4345 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/Q (DFFX1)   0.0424   0.2079   0.6424 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1045] (net)     2   7.8097   0.0000   0.6424 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U626/IN1 (MUX21X1)   0.0424  -0.0036 &   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U626/Q (MUX21X1)   0.0374   0.0684   0.7072 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1049 (net)     1   3.5982   0.0000   0.7072 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/D (DFFX1)   0.0374  -0.0040 &   0.7032 f
  data arrival time                                                                    0.7032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5275     0.5275
  clock reconvergence pessimism                                            -0.0914     0.4361
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/CLK (DFFX1)   0.0000   0.4361 r
  library hold time                                                         0.0135     0.4496
  data required time                                                                   0.4496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4496
  data arrival time                                                                   -0.7032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4554     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.1476   0.0000   0.4554 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/Q (DFFX1)   0.0345   0.2022   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1033] (net)     2   4.4077   0.0000   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U637/IN1 (MUX21X1)   0.0345   0.0000 &   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U637/Q (MUX21X1)   0.0377   0.0663   0.7240 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1037 (net)     1   3.4152   0.0000   0.7240 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/D (DFFX1)   0.0377  -0.0009 &   0.7230 f
  data arrival time                                                                    0.7230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5403     0.5403
  clock reconvergence pessimism                                            -0.0848     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0140     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.0952   0.0000   0.4176 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/Q (DFFX1)   0.0386   0.1988   0.6164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[726] (net)     2   6.1499   0.0000   0.6164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U981/IN1 (MUX21X1)   0.0386   0.0000 &   0.6164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U981/Q (MUX21X1)   0.0368   0.0664   0.6828 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n730 (net)     1   3.0527   0.0000   0.6828 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/D (DFFX1)   0.0368  -0.0013 &   0.6815 f
  data arrival time                                                                    0.6815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4196
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                         0.0082     0.4278
  data required time                                                                   0.4278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4278
  data arrival time                                                                   -0.6815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/CLK (DFFX1)   0.0952   0.0000   0.4119 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/Q (DFFX1)   0.0384   0.1987   0.6106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[951] (net)     2   6.0670   0.0000   0.6106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U731/IN1 (MUX21X1)   0.0384   0.0000 &   0.6106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U731/Q (MUX21X1)   0.0396   0.0686   0.6792 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n955 (net)     1   4.0225   0.0000   0.6792 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/D (DFFX1)   0.0396  -0.0041 &   0.6751 f
  data arrival time                                                                    0.6751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4802     0.4802
  clock reconvergence pessimism                                            -0.0665     0.4138
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                         0.0077     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/CLK (DFFX1)   0.0952   0.0000   0.4112 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/Q (DFFX1)   0.0418   0.2014   0.6126 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[758] (net)     2   7.5200   0.0000   0.6126 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U945/IN1 (MUX21X1)   0.0418  -0.0029 &   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U945/Q (MUX21X1)   0.0375   0.0675   0.6772 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n762 (net)     1   3.2675   0.0000   0.6772 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/D (DFFX1)   0.0375  -0.0023 &   0.6749 f
  data arrival time                                                                    0.6749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4795     0.4795
  clock reconvergence pessimism                                            -0.0665     0.4131
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/CLK (DFFX1)   0.0000   0.4131 r
  library hold time                                                         0.0081     0.4212
  data required time                                                                   0.4212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4212
  data arrival time                                                                   -0.6749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/CLK (DFFX1)   0.0934   0.0000   0.4333 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/Q (DFFX1)   0.0367   0.1970   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[820] (net)     2   5.3175   0.0000   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U877/IN1 (MUX21X1)   0.0367   0.0001 &   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U877/Q (MUX21X1)   0.0377   0.0668   0.6971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n824 (net)     1   3.4022   0.0000   0.6971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/D (DFFX1)   0.0377   0.0000 &   0.6971 f
  data arrival time                                                                    0.6971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5020     0.5020
  clock reconvergence pessimism                                            -0.0665     0.4356
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__280_/CLK (DFFX1)   0.0000   0.4356 r
  library hold time                                                         0.0078     0.4434
  data required time                                                                   0.4434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4434
  data arrival time                                                                   -0.6971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_/CLK (DFFX1)   0.1850   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_/Q (DFFX1)   0.0381   0.2084   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[885] (net)     2   6.0063   0.0000   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U802/IN1 (MUX21X1)   0.0381  -0.0025 &   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U802/Q (MUX21X1)   0.0386   0.0678   0.7308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n889 (net)     1   3.7080   0.0000   0.7308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_/D (DFFX1)   0.0386  -0.0012 &   0.7296 f
  data arrival time                                                                    0.7296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5372     0.5372
  clock reconvergence pessimism                                            -0.0778     0.4594
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__346_/CLK (DFFX1)   0.0000   0.4594 r
  library hold time                                                         0.0164     0.4758
  data required time                                                                   0.4758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4758
  data arrival time                                                                   -0.7296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.0952   0.0000   0.4118 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/Q (DFFX1)   0.0401   0.2000   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[712] (net)     2   6.7758   0.0000   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U997/IN1 (MUX21X1)   0.0401  -0.0008 &   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U997/Q (MUX21X1)   0.0392   0.0686   0.6796 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n716 (net)     1   3.8716   0.0000   0.6796 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/D (DFFX1)   0.0392  -0.0044 &   0.6752 f
  data arrival time                                                                    0.6752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4137
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0078     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_/CLK (DFFX1)   0.1212   0.0000   0.4261 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_/Q (DFFX1)   0.0368   0.2014   0.6275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[211] (net)     2   5.3721   0.0000   0.6275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1556/IN1 (MUX21X1)   0.0368  -0.0009 &   0.6266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1556/Q (MUX21X1)   0.0380   0.0670   0.6936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n215 (net)     1   3.4801   0.0000   0.6936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_/D (DFFX1)   0.0380   0.0000 &   0.6936 f
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4283
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__211_/CLK (DFFX1)   0.0000   0.4283 r
  library hold time                                                         0.0116     0.4398
  data required time                                                                   0.4398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4398
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_/CLK (DFFX1)   0.0972   0.0000   0.4233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_/Q (DFFX1)   0.0379   0.1985   0.6219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[444] (net)     2   5.8293   0.0000   0.6219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1296/IN1 (MUX21X1)   0.0379   0.0000 &   0.6219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1296/Q (MUX21X1)   0.0372   0.0669   0.6888 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n448 (net)     1   3.3339   0.0000   0.6888 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_/D (DFFX1)   0.0372  -0.0011 &   0.6876 f
  data arrival time                                                                    0.6876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  clock reconvergence pessimism                                            -0.0665     0.4254
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__444_/CLK (DFFX1)   0.0000   0.4254 r
  library hold time                                                         0.0084     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.1777   0.0000   0.4392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/Q (DFFX1)   0.0431   0.2116   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[810] (net)     2   8.1723   0.0000   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U885/IN1 (MUX21X1)   0.0431  -0.0056 &   0.6452 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U885/Q (MUX21X1)   0.0392   0.0692   0.7144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n814 (net)     1   3.8533   0.0000   0.7144 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/D (DFFX1)   0.0392  -0.0037 &   0.7107 f
  data arrival time                                                                    0.7107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5189     0.5189
  clock reconvergence pessimism                                            -0.0778     0.4411
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.0000   0.4411 r
  library hold time                                                         0.0158     0.4569
  data required time                                                                   0.4569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4569
  data arrival time                                                                   -0.7107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.0952   0.0000   0.4124 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/Q (DFFX1)   0.0387   0.1989   0.6113 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[862] (net)     2   6.1855   0.0000   0.6113 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U831/IN1 (MUX21X1)   0.0387   0.0001 &   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U831/Q (MUX21X1)   0.0431   0.0715   0.6829 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n866 (net)     1   5.2200   0.0000   0.6829 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/D (DFFX1)   0.0431  -0.0076 &   0.6752 f
  data arrival time                                                                    0.6752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4808     0.4808
  clock reconvergence pessimism                                            -0.0665     0.4143
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.0000   0.4143 r
  library hold time                                                         0.0070     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_/CLK (DFFX1)   0.0934   0.0000   0.4329 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_/Q (DFFX1)   0.0370   0.1972   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[847] (net)     2   5.4416   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U847/IN1 (MUX21X1)   0.0370  -0.0005 &   0.6296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U847/Q (MUX21X1)   0.0407   0.0692   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n851 (net)     1   4.4200   0.0000   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_/D (DFFX1)   0.0407  -0.0024 &   0.6964 f
  data arrival time                                                                    0.6964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5017     0.5017
  clock reconvergence pessimism                                            -0.0665     0.4352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__307_/CLK (DFFX1)   0.0000   0.4352 r
  library hold time                                                         0.0072     0.4425
  data required time                                                                   0.4425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4425
  data arrival time                                                                   -0.6964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/CLK (DFFX1)   0.1777   0.0000   0.4448 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/Q (DFFX1)   0.0386   0.2082   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[794] (net)     2   6.2305   0.0000   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U902/IN1 (MUX21X1)   0.0386  -0.0014 &   0.6517 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U902/Q (MUX21X1)   0.0396   0.0687   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n798 (net)     1   4.0454   0.0000   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/D (DFFX1)   0.0396  -0.0039 &   0.7164 f
  data arrival time                                                                    0.7164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0157     0.4625
  data required time                                                                   0.4625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4625
  data arrival time                                                                   -0.7164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/CLK (DFFX1)   0.1777   0.0000   0.4452 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/Q (DFFX1)   0.0378   0.2075   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[953] (net)     2   5.8674   0.0000   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U726/IN1 (MUX21X1)   0.0378   0.0000 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U726/Q (MUX21X1)   0.0360   0.0656   0.7183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n957 (net)     1   2.7847   0.0000   0.7183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/D (DFFX1)   0.0360  -0.0006 &   0.7177 f
  data arrival time                                                                    0.7177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5250     0.5250
  clock reconvergence pessimism                                            -0.0778     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0165     0.4637
  data required time                                                                   0.4637
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4637
  data arrival time                                                                   -0.7177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4579     0.4579
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.1850   0.0000   0.4579 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/Q (DFFX1)   0.0378   0.2082   0.6661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[774] (net)     2   5.9042   0.0000   0.6661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U925/IN1 (MUX21X1)   0.0378   0.0000 &   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U925/Q (MUX21X1)   0.0396   0.0685   0.7347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n778 (net)     1   4.0531   0.0000   0.7347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/D (DFFX1)   0.0396  -0.0044 &   0.7303 f
  data arrival time                                                                    0.7303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5380     0.5380
  clock reconvergence pessimism                                            -0.0778     0.4602
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0000   0.4602 r
  library hold time                                                         0.0162     0.4764
  data required time                                                                   0.4764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4764
  data arrival time                                                                   -0.7303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_/CLK (DFFX1)   0.1850   0.0000   0.4581 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_/Q (DFFX1)   0.0391   0.2092   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[346] (net)     2   6.4598   0.0000   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1403/IN1 (MUX21X1)   0.0391  -0.0037 &   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1403/Q (MUX21X1)   0.0388   0.0681   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n350 (net)     1   3.7354   0.0000   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_/D (DFFX1)   0.0388  -0.0010 &   0.7307 f
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__346_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0164     0.4768
  data required time                                                                   0.4768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4768
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.1398   0.0000   0.4340 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/Q (DFFX1)   0.0405   0.2065   0.6405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[503] (net)     2   7.0112   0.0000   0.6405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/IN1 (MUX21X1)   0.0405  -0.0028 &   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/Q (MUX21X1)   0.0411   0.0709   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n507 (net)     1   4.8021   0.0000   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/D (DFFX1)   0.0411  -0.0065 &   0.7020 f
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  clock reconvergence pessimism                                            -0.0914     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.0000   0.4355 r
  library hold time                                                         0.0126     0.4481
  data required time                                                                   0.4481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4481
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_/CLK (DFFX1)   0.1212   0.0000   0.4269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_/Q (DFFX1)   0.0366   0.2013   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[328] (net)     2   5.3154   0.0000   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1425/IN1 (MUX21X1)   0.0366   0.0000 &   0.6282 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1425/Q (MUX21X1)   0.0388   0.0676   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n332 (net)     1   3.7588   0.0000   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_/D (DFFX1)   0.0388  -0.0014 &   0.6944 f
  data arrival time                                                                    0.6944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4955     0.4955
  clock reconvergence pessimism                                            -0.0665     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__328_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0114     0.4404
  data required time                                                                   0.4404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4404
  data arrival time                                                                   -0.6944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.0972   0.0000   0.4230 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/Q (DFFX1)   0.0406   0.2008   0.6238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[928] (net)     2   7.0113   0.0000   0.6238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U757/IN1 (MUX21X1)   0.0406  -0.0011 &   0.6226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U757/Q (MUX21X1)   0.0431   0.0719   0.6945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n932 (net)     1   5.2244   0.0000   0.6945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/D (DFFX1)   0.0431  -0.0082 &   0.6863 f
  data arrival time                                                                    0.6863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4916     0.4916
  clock reconvergence pessimism                                            -0.0665     0.4251
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0073     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_/CLK (DFFX1)   0.1212   0.0000   0.4260 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_/Q (DFFX1)   0.0364   0.2010   0.6270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[67] (net)     2   5.1937   0.0000   0.6270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1716/IN1 (MUX21X1)   0.0364   0.0001 &   0.6271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1716/Q (MUX21X1)   0.0395   0.0681   0.6952 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n71 (net)     1   4.0073   0.0000   0.6952 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_/D (DFFX1)   0.0395  -0.0018 &   0.6934 f
  data arrival time                                                                    0.6934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4946     0.4946
  clock reconvergence pessimism                                            -0.0665     0.4282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__67_/CLK (DFFX1)   0.0000   0.4282 r
  library hold time                                                         0.0112     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.6934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/CLK (DFFX1)   0.1376   0.0000   0.4480 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/Q (DFFX1)   0.0392   0.2052   0.6532 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[74] (net)     2   6.4290   0.0000   0.6532 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1704/IN1 (MUX21X1)   0.0392  -0.0039 &   0.6493 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1704/Q (MUX21X1)   0.0420   0.0707   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n78 (net)     1   4.8522   0.0000   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/D (DFFX1)   0.0420  -0.0057 &   0.7143 f
  data arrival time                                                                    0.7143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0842     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/CLK (DFFX1)   0.0000   0.4481 r
  library hold time                                                         0.0122     0.4603
  data required time                                                                   0.4603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4603
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/eaddr_tl_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  icache_1/eaddr_tl_r_reg_46_/CLK (DFFX1)                         0.2275    0.0000     0.4049 r
  icache_1/eaddr_tl_r_reg_46_/Q (DFFX1)                           0.0376    0.2117     0.6166 f
  icache_1/eaddr_tl_r[46] (net)                 2       5.8628              0.0000     0.6166 f
  icache_1/U272/IN2 (NAND2X0)                                     0.0376   -0.0034 &   0.6132 f
  icache_1/U272/QN (NAND2X0)                                      0.0785    0.0464     0.6596 r
  icache_1/n205 (net)                           1       5.4679              0.0000     0.6596 r
  icache_1/U155/IN2 (NAND2X2)                                     0.0785    0.0000 &   0.6596 r
  icache_1/U155/QN (NAND2X2)                                      0.0274    0.0249     0.6845 f
  icache_1/n524 (net)                           1       5.1335              0.0000     0.6845 f
  icache_1/eaddr_tl_r_reg_46_/D (DFFX1)                           0.0274   -0.0035 &   0.6810 f
  data arrival time                                                                    0.6810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0191     0.4050
  icache_1/eaddr_tl_r_reg_46_/CLK (DFFX1)                                   0.0000     0.4050 r
  library hold time                                                         0.0220     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.6810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/Q (DFFX1)   0.0391   0.2092   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[34] (net)     2   6.4613   0.0000   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1750/IN1 (MUX21X1)   0.0391  -0.0037 &   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1750/Q (MUX21X1)   0.0434   0.0718   0.7356 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n38 (net)     1   5.3486   0.0000   0.7356 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/D (DFFX1)   0.0434  -0.0058 &   0.7298 f
  data arrival time                                                                    0.7298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0153     0.4758
  data required time                                                                   0.4758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4758
  data arrival time                                                                   -0.7298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_/CLK (DFFX1)   0.1232   0.0000   0.4260 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_/Q (DFFX1)   0.0365   0.2015   0.6275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[263] (net)     2   5.2682   0.0000   0.6275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1494/IN1 (MUX21X1)   0.0365   0.0001 &   0.6275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1494/Q (MUX21X1)   0.0389   0.0677   0.6952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n267 (net)     1   3.8168   0.0000   0.6952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_/D (DFFX1)   0.0389   0.0001 &   0.6953 f
  data arrival time                                                                    0.6953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5075     0.5075
  clock reconvergence pessimism                                            -0.0779     0.4296
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__263_/CLK (DFFX1)   0.0000   0.4296 r
  library hold time                                                         0.0116     0.4412
  data required time                                                                   0.4412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4412
  data arrival time                                                                   -0.6953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_/CLK (DFFX1)   0.1777   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_/Q (DFFX1)   0.0375   0.2073   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[293] (net)     2   5.7531   0.0000   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1461/IN1 (MUX21X1)   0.0375  -0.0010 &   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1461/Q (MUX21X1)   0.0413   0.0698   0.7287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n297 (net)     1   4.6217   0.0000   0.7287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_/D (DFFX1)   0.0413  -0.0046 &   0.7242 f
  data arrival time                                                                    0.7242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__293_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0153     0.4701
  data required time                                                                   0.4701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4701
  data arrival time                                                                   -0.7242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4449     0.4449
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/CLK (DFFX1)   0.1777   0.0000   0.4449 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/Q (DFFX1)   0.0366   0.2065   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[647] (net)     2   5.3498   0.0000   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1065/IN1 (MUX21X1)   0.0366   0.0001 &   0.6515 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1065/Q (MUX21X1)   0.0389   0.0677   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n651 (net)     1   3.8049   0.0000   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/D (DFFX1)   0.0389  -0.0023 &   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5247     0.5247
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0158     0.4627
  data required time                                                                   0.4627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4627
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4454     0.4454
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_/CLK (DFFX1)   0.1777   0.0000   0.4454 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_/Q (DFFX1)   0.0380   0.2077   0.6531 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[635] (net)     2   5.9491   0.0000   0.6531 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1079/IN1 (MUX21X1)   0.0380  -0.0009 &   0.6522 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1079/Q (MUX21X1)   0.0417   0.0702   0.7224 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n639 (net)     1   4.7462   0.0000   0.7224 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_/D (DFFX1)   0.0417  -0.0057 &   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5252     0.5252
  clock reconvergence pessimism                                            -0.0778     0.4475
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__96_/CLK (DFFX1)   0.0000   0.4475 r
  library hold time                                                         0.0152     0.4627
  data required time                                                                   0.4627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4627
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/CLK (DFFX1)   0.1777   0.0000   0.4452 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/Q (DFFX1)   0.0413   0.2104   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[431] (net)     2   7.4064   0.0000   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1307/IN1 (MUX21X1)   0.0413  -0.0029 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1307/Q (MUX21X1)   0.0381   0.0679   0.7207 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n435 (net)     1   3.4805   0.0000   0.7207 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/D (DFFX1)   0.0381  -0.0033 &   0.7174 f
  data arrival time                                                                    0.7174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5250     0.5250
  clock reconvergence pessimism                                            -0.0778     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0160     0.4633
  data required time                                                                   0.4633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4633
  data arrival time                                                                   -0.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/CLK (DFFX1)   0.1164   0.0000   0.4287 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/Q (DFFX1)   0.0384   0.2020   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[902] (net)     2   6.0698   0.0000   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U785/IN1 (MUX21X1)   0.0384   0.0001 &   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U785/Q (MUX21X1)   0.0400   0.0689   0.6996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n906 (net)     1   4.1708   0.0000   0.6996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/D (DFFX1)   0.0400  -0.0049 &   0.6947 f
  data arrival time                                                                    0.6947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  clock reconvergence pessimism                                            -0.0914     0.4301
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/CLK (DFFX1)   0.0000   0.4301 r
  library hold time                                                         0.0104     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.1850   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0392   0.2093   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     2   6.4822   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1751/IN1 (MUX21X1)   0.0392  -0.0012 &   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1751/Q (MUX21X1)   0.0399   0.0690   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   4.1312   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0399  -0.0045 &   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5371     0.5371
  clock reconvergence pessimism                                            -0.0778     0.4593
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.4593 r
  library hold time                                                         0.0161     0.4755
  data required time                                                                   0.4755
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4755
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/CLK (DFFX1)   0.0952   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/Q (DFFX1)   0.0385   0.1987   0.6165 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[75] (net)     2   6.0924   0.0000   0.6165 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1706/IN1 (MUX21X1)   0.0385  -0.0017 &   0.6148 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1706/Q (MUX21X1)   0.0408   0.0696   0.6844 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n79 (net)     1   4.4401   0.0000   0.6844 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/D (DFFX1)   0.0408  -0.0030 &   0.6815 f
  data arrival time                                                                    0.6815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4862     0.4862
  clock reconvergence pessimism                                            -0.0665     0.4198
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__75_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0075     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.6815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_/CLK (DFFX1)   0.0972   0.0000   0.4222 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_/Q (DFFX1)   0.0442   0.2034   0.6256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[829] (net)     2   8.6169   0.0000   0.6256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U866/IN1 (MUX21X1)   0.0442  -0.0056 &   0.6201 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U866/Q (MUX21X1)   0.0458   0.0747   0.6948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n833 (net)     1   6.1220   0.0000   0.6948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_/D (DFFX1)   0.0458  -0.0095 &   0.6853 f
  data arrival time                                                                    0.6853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4908     0.4908
  clock reconvergence pessimism                                            -0.0665     0.4243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__289_/CLK (DFFX1)   0.0000   0.4243 r
  library hold time                                                         0.0067     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.6853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_/CLK (DFFX1)   0.1777   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_/Q (DFFX1)   0.0380   0.2077   0.6561 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[42] (net)     2   5.9460   0.0000   0.6561 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1740/IN1 (MUX21X1)   0.0380   0.0001 &   0.6562 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1740/Q (MUX21X1)   0.0408   0.0695   0.7257 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n46 (net)     1   4.4601   0.0000   0.7257 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_/D (DFFX1)   0.0408  -0.0055 &   0.7201 f
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__42_/CLK (DFFX1)   0.0000   0.4505 r
  library hold time                                                         0.0154     0.4659
  data required time                                                                   0.4659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4659
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/Q (DFFX1)   0.0351   0.2059   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[682] (net)     2   4.7167   0.0000   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1026/IN1 (MUX21X1)   0.0351   0.0000 &   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1026/Q (MUX21X1)   0.0395   0.0679   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n686 (net)     1   4.0360   0.0000   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/D (DFFX1)   0.0395  -0.0012 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0162     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.1375   0.0000   0.4478 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0372   0.2035   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   5.5487   0.0000   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/IN1 (MUX21X1)   0.0372   0.0000 &   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/Q (MUX21X1)   0.0348   0.0647   0.7160 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   2.4792   0.0000   0.7160 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0348   0.0000 &   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  clock reconvergence pessimism                                            -0.0842     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.4478 r
  library hold time                                                         0.0139     0.4618
  data required time                                                                   0.4618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4618
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/CLK (DFFX1)   0.1381   0.0000   0.4480 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/Q (DFFX1)   0.0362   0.2028   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[76] (net)     2   5.1293   0.0000   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1702/IN1 (MUX21X1)   0.0362   0.0000 &   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1702/Q (MUX21X1)   0.0383   0.0672   0.7180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n80 (net)     1   3.6203   0.0000   0.7180 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/D (DFFX1)   0.0383  -0.0025 &   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0842     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__76_/CLK (DFFX1)   0.0000   0.4481 r
  library hold time                                                         0.0131     0.4612
  data required time                                                                   0.4612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4612
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/CLK (DFFX1)   0.1212   0.0000   0.4258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/Q (DFFX1)   0.0405   0.2044   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[470] (net)     2   6.9584   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1267/IN1 (MUX21X1)   0.0405  -0.0026 &   0.6275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1267/Q (MUX21X1)   0.0414   0.0704   0.6980 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n474 (net)     1   4.6332   0.0000   0.6980 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/D (DFFX1)   0.0414  -0.0050 &   0.6930 f
  data arrival time                                                                    0.6930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4944     0.4944
  clock reconvergence pessimism                                            -0.0665     0.4279
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/CLK (DFFX1)   0.0000   0.4279 r
  library hold time                                                         0.0108     0.4387
  data required time                                                                   0.4387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4387
  data arrival time                                                                   -0.6930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/CLK (DFFX1)   0.0972   0.0000   0.4236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/Q (DFFX1)   0.0371   0.1980   0.6216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[898] (net)     2   5.5206   0.0000   0.6216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U791/IN1 (MUX21X1)   0.0371   0.0001 &   0.6216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U791/Q (MUX21X1)   0.0376   0.0667   0.6884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n902 (net)     1   3.3422   0.0000   0.6884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/D (DFFX1)   0.0376   0.0000 &   0.6884 f
  data arrival time                                                                    0.6884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4922     0.4922
  clock reconvergence pessimism                                            -0.0665     0.4257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/CLK (DFFX1)   0.0000   0.4257 r
  library hold time                                                         0.0084     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.6884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_/Q (DFFX1)   0.0398   0.2001   0.6230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[349] (net)     2   6.6486   0.0000   0.6230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1402/IN1 (MUX21X1)   0.0398  -0.0011 &   0.6219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1402/Q (MUX21X1)   0.0413   0.0703   0.6921 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n353 (net)     1   4.6181   0.0000   0.6921 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_/D (DFFX1)   0.0413  -0.0052 &   0.6869 f
  data arrival time                                                                    0.6869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4915     0.4915
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__349_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0076     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.1850   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0399   0.2099   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2   6.8085   0.0000   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1778/IN1 (MUX21X1)   0.0399  -0.0017 &   0.6653 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1778/Q (MUX21X1)   0.0361   0.0660   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   2.7974   0.0000   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0361  -0.0007 &   0.7307 f
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5371     0.5371
  clock reconvergence pessimism                                            -0.0778     0.4593
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.4593 r
  library hold time                                                         0.0170     0.4763
  data required time                                                                   0.4763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4763
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4533     0.4533
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.1802   0.0000   0.4533 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/Q (DFFX1)   0.0410   0.2104   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[510] (net)     2   7.2731   0.0000   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1220/IN1 (MUX21X1)   0.0410  -0.0052 &   0.6586 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1220/Q (MUX21X1)   0.0444   0.0730   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n514 (net)     1   5.6790   0.0000   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/D (DFFX1)   0.0444  -0.0069 &   0.7246 f
  data arrival time                                                                    0.7246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__510_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0147     0.4703
  data required time                                                                   0.4703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4703
  data arrival time                                                                   -0.7246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/CLK (DFFX1)   0.1398   0.0000   0.4338 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/Q (DFFX1)   0.0372   0.2038   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[437] (net)     2   5.5749   0.0000   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1304/IN1 (MUX21X1)   0.0372  -0.0007 &   0.6369 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1304/Q (MUX21X1)   0.0381   0.0675   0.7045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n441 (net)     1   3.6798   0.0000   0.7045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/D (DFFX1)   0.0381  -0.0014 &   0.7031 f
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  clock reconvergence pessimism                                            -0.0914     0.4354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/CLK (DFFX1)   0.0000   0.4354 r
  library hold time                                                         0.0133     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/CLK (DFFX1)   0.0952   0.0000   0.4124 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/Q (DFFX1)   0.0372   0.1977   0.6101 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[84] (net)     2   5.5397   0.0000   0.6101 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1696/IN1 (MUX21X1)   0.0372  -0.0017 &   0.6084 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1696/Q (MUX21X1)   0.0411   0.0696   0.6780 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n88 (net)     1   4.5739   0.0000   0.6780 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/D (DFFX1)   0.0411  -0.0019 &   0.6761 f
  data arrival time                                                                    0.6761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4808     0.4808
  clock reconvergence pessimism                                            -0.0665     0.4143
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/CLK (DFFX1)   0.0000   0.4143 r
  library hold time                                                         0.0074     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.6761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_/CLK (DFFX1)   0.1777   0.0000   0.4508 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_/Q (DFFX1)   0.0404   0.2097   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[597] (net)     2   7.0158   0.0000   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1122/IN1 (MUX21X1)   0.0404  -0.0015 &   0.6590 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1122/Q (MUX21X1)   0.0429   0.0716   0.7307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n601 (net)     1   5.1403   0.0000   0.7307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_/D (DFFX1)   0.0429  -0.0084 &   0.7223 f
  data arrival time                                                                    0.7223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__58_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0149     0.4679
  data required time                                                                   0.4679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4679
  data arrival time                                                                   -0.7223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/CLK (DFFX1)   0.0952   0.0000   0.4121 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/Q (DFFX1)   0.0384   0.1987   0.6108 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[643] (net)     2   6.0704   0.0000   0.6108 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1074/IN1 (MUX21X1)   0.0384   0.0001 &   0.6109 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1074/Q (MUX21X1)   0.0420   0.0705   0.6815 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n647 (net)     1   4.8519   0.0000   0.6815 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/D (DFFX1)   0.0420  -0.0058 &   0.6757 f
  data arrival time                                                                    0.6757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  clock reconvergence pessimism                                            -0.0665     0.4140
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/CLK (DFFX1)   0.0000   0.4140 r
  library hold time                                                         0.0072     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4525     0.4525
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_/CLK (DFFX1)   0.1777   0.0000   0.4525 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_/Q (DFFX1)   0.0384   0.2080   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[290] (net)     2   6.1426   0.0000   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1464/IN1 (MUX21X1)   0.0384  -0.0047 &   0.6558 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1464/Q (MUX21X1)   0.0424   0.0709   0.7267 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n294 (net)     1   4.9933   0.0000   0.7267 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_/D (DFFX1)   0.0424  -0.0026 &   0.7241 f
  data arrival time                                                                    0.7241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4547
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__290_/CLK (DFFX1)   0.0000   0.4547 r
  library hold time                                                         0.0150     0.4697
  data required time                                                                   0.4697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4697
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4533     0.4533
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_/CLK (DFFX1)   0.1847   0.0000   0.4533 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_/Q (DFFX1)   0.0390   0.2091   0.6625 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[723] (net)     2   6.4233   0.0000   0.6625 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U981/IN1 (MUX21X1)   0.0390  -0.0010 &   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U981/Q (MUX21X1)   0.0412   0.0700   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n727 (net)     1   4.5680   0.0000   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_/D (DFFX1)   0.0412  -0.0058 &   0.7257 f
  data arrival time                                                                    0.7257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__184_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0158     0.4713
  data required time                                                                   0.4713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4713
  data arrival time                                                                   -0.7257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_/CLK (DFFX1)   0.0952   0.0000   0.4113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_/Q (DFFX1)   0.0373   0.1978   0.6091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[706] (net)     2   5.5782   0.0000   0.6091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1004/IN1 (MUX21X1)   0.0373   0.0001 &   0.6091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1004/Q (MUX21X1)   0.0382   0.0673   0.6764 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n710 (net)     1   3.5674   0.0000   0.6764 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_/D (DFFX1)   0.0382  -0.0009 &   0.6756 f
  data arrival time                                                                    0.6756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4796     0.4796
  clock reconvergence pessimism                                            -0.0665     0.4132
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__166_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                         0.0080     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4542     0.4542
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.1796   0.0000   0.4542 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/Q (DFFX1)   0.0382   0.2080   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1050] (net)     2   6.0354   0.0000   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U618/IN1 (MUX21X1)   0.0382  -0.0009 &   0.6613 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U618/Q (MUX21X1)   0.0415   0.0701   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1054 (net)     1   4.6939   0.0000   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/D (DFFX1)   0.0415  -0.0051 &   0.7262 f
  data arrival time                                                                    0.7262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  clock reconvergence pessimism                                            -0.0778     0.4564
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0000   0.4564 r
  library hold time                                                         0.0154     0.4718
  data required time                                                                   0.4718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4718
  data arrival time                                                                   -0.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/CLK (DFFX1)   0.1850   0.0000   0.4581 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/Q (DFFX1)   0.0378   0.2082   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[433] (net)     2   5.8874   0.0000   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1305/IN1 (MUX21X1)   0.0378   0.0001 &   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1305/Q (MUX21X1)   0.0398   0.0686   0.7350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n437 (net)     1   4.1025   0.0000   0.7350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/D (DFFX1)   0.0398  -0.0040 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0162     0.4765
  data required time                                                                   0.4765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4765
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_/CLK (DFFX1)   0.0952   0.0000   0.4124 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_/Q (DFFX1)   0.0388   0.1990   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[937] (net)     2   6.2376   0.0000   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U746/IN1 (MUX21X1)   0.0388  -0.0011 &   0.6103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U746/Q (MUX21X1)   0.0392   0.0684   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n941 (net)     1   3.8887   0.0000   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_/D (DFFX1)   0.0392  -0.0021 &   0.6765 f
  data arrival time                                                                    0.6765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4807     0.4807
  clock reconvergence pessimism                                            -0.0665     0.4143
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__397_/CLK (DFFX1)   0.0000   0.4143 r
  library hold time                                                         0.0078     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.6765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_/CLK (DFFX1)   0.0972   0.0000   0.4216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_/Q (DFFX1)   0.0428   0.2024   0.6241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[791] (net)     2   7.9827   0.0000   0.6241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U910/IN1 (MUX21X1)   0.0428   0.0002 &   0.6242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U910/Q (MUX21X1)   0.0470   0.0754   0.6996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n795 (net)     1   6.5388   0.0000   0.6996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_/D (DFFX1)   0.0470  -0.0149 &   0.6847 f
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4902     0.4902
  clock reconvergence pessimism                                            -0.0665     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__251_/CLK (DFFX1)   0.0000   0.4237 r
  library hold time                                                         0.0065     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.0952   0.0000   0.4124 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/Q (DFFX1)   0.0383   0.1986   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[24] (net)     2   6.0223   0.0000   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1763/IN1 (MUX21X1)   0.0383   0.0001 &   0.6111 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1763/Q (MUX21X1)   0.0399   0.0688   0.6799 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n28 (net)     1   4.1272   0.0000   0.6799 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/D (DFFX1)   0.0399  -0.0035 &   0.6764 f
  data arrival time                                                                    0.6764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4807     0.4807
  clock reconvergence pessimism                                            -0.0665     0.4143
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.0000   0.4143 r
  library hold time                                                         0.0076     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/CLK (DFFX1)   0.0972   0.0000   0.4205 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/Q (DFFX1)   0.0390   0.1995   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[132] (net)     2   6.3205   0.0000   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1643/IN1 (MUX21X1)   0.0390  -0.0018 &   0.6182 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1643/Q (MUX21X1)   0.0374   0.0672   0.6855 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n136 (net)     1   3.3934   0.0000   0.6855 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/D (DFFX1)   0.0374   0.0000 &   0.6855 f
  data arrival time                                                                    0.6855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4891     0.4891
  clock reconvergence pessimism                                            -0.0665     0.4226
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__132_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                         0.0084     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.6855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4289     0.4289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/CLK (DFFX1)   0.1232   0.0000   0.4289 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/Q (DFFX1)   0.0414   0.2054   0.6343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[949] (net)     2   7.3516   0.0000   0.6343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U730/IN1 (MUX21X1)   0.0414  -0.0012 &   0.6331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U730/Q (MUX21X1)   0.0359   0.0662   0.6994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n953 (net)     1   2.7476   0.0000   0.6994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/D (DFFX1)   0.0359   0.0000 &   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5104     0.5104
  clock reconvergence pessimism                                            -0.0779     0.4326
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/CLK (DFFX1)   0.0000   0.4326 r
  library hold time                                                         0.0123     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_/CLK (DFFX1)   0.0939   0.0000   0.4337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_/Q (DFFX1)   0.0368   0.1972   0.6308 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[657] (net)     2   5.3841   0.0000   0.6308 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1058/IN1 (MUX21X1)   0.0368  -0.0007 &   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1058/Q (MUX21X1)   0.0391   0.0679   0.6981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n661 (net)     1   3.8859   0.0000   0.6981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_/D (DFFX1)   0.0391   0.0001 &   0.6981 f
  data arrival time                                                                    0.6981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5024     0.5024
  clock reconvergence pessimism                                            -0.0665     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__117_/CLK (DFFX1)   0.0000   0.4360 r
  library hold time                                                         0.0076     0.4436
  data required time                                                                   0.4436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4436
  data arrival time                                                                   -0.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/CLK (DFFX1)   0.0972   0.0000   0.4223 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/Q (DFFX1)   0.0401   0.2004   0.6227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[632] (net)     2   6.8012   0.0000   0.6227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1086/IN1 (MUX21X1)   0.0401  -0.0056 &   0.6171 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1086/Q (MUX21X1)   0.0437   0.0722   0.6893 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n636 (net)     1   5.4292   0.0000   0.6893 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/D (DFFX1)   0.0437  -0.0032 &   0.6861 f
  data arrival time                                                                    0.6861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4909     0.4909
  clock reconvergence pessimism                                            -0.0665     0.4244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/CLK (DFFX1)   0.0000   0.4244 r
  library hold time                                                         0.0072     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.6861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4545     0.4545
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_/CLK (DFFX1)   0.1848   0.0000   0.4545 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_/Q (DFFX1)   0.0381   0.2084   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[564] (net)     2   6.0295   0.0000   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1158/IN1 (MUX21X1)   0.0381  -0.0010 &   0.6619 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1158/Q (MUX21X1)   0.0375   0.0669   0.7288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n568 (net)     1   3.3116   0.0000   0.7288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_/D (DFFX1)   0.0375  -0.0009 &   0.7279 f
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5345     0.5345
  clock reconvergence pessimism                                            -0.0778     0.4567
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__25_/CLK (DFFX1)   0.0000   0.4567 r
  library hold time                                                         0.0167     0.4734
  data required time                                                                   0.4734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4734
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_/CLK (DFFX1)   0.1777   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_/Q (DFFX1)   0.0387   0.2082   0.6567 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[692] (net)     2   6.2597   0.0000   0.6567 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1016/IN1 (MUX21X1)   0.0387   0.0001 &   0.6568 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1016/Q (MUX21X1)   0.0418   0.0704   0.7272 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n696 (net)     1   4.7860   0.0000   0.7272 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_/D (DFFX1)   0.0418  -0.0070 &   0.7202 f
  data arrival time                                                                    0.7202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__153_/CLK (DFFX1)   0.0000   0.4505 r
  library hold time                                                         0.0152     0.4657
  data required time                                                                   0.4657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4657
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.1777   0.0000   0.4451 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/Q (DFFX1)   0.0371   0.2070   0.6521 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[483] (net)     2   5.5876   0.0000   0.6521 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1250/IN1 (MUX21X1)   0.0371   0.0000 &   0.6521 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1250/Q (MUX21X1)   0.0377   0.0668   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n487 (net)     1   3.3823   0.0000   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/D (DFFX1)   0.0377  -0.0011 &   0.7178 f
  data arrival time                                                                    0.7178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0778     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0161     0.4633
  data required time                                                                   0.4633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4633
  data arrival time                                                                   -0.7178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4250     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.1212   0.0000   0.4250 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/Q (DFFX1)   0.0374   0.2018   0.6268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[69] (net)     2   5.6238   0.0000   0.6268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1714/IN1 (MUX21X1)   0.0374   0.0001 &   0.6269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1714/Q (MUX21X1)   0.0407   0.0693   0.6962 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n73 (net)     1   4.4239   0.0000   0.6962 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/D (DFFX1)   0.0407  -0.0036 &   0.6926 f
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4936     0.4936
  clock reconvergence pessimism                                            -0.0665     0.4271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.0000   0.4271 r
  library hold time                                                         0.0109     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.1212   0.0000   0.4270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/Q (DFFX1)   0.0372   0.2017   0.6287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[989] (net)     2   5.5391   0.0000   0.6287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U689/IN1 (MUX21X1)   0.0372   0.0001 &   0.6288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U689/Q (MUX21X1)   0.0417   0.0700   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n993 (net)     1   4.7575   0.0000   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/D (DFFX1)   0.0417  -0.0043 &   0.6945 f
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4957     0.4957
  clock reconvergence pessimism                                            -0.0665     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.0000   0.4292 r
  library hold time                                                         0.0107     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_/CLK (DFFX1)   0.0952   0.0000   0.4174 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_/Q (DFFX1)   0.0426   0.2020   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[345] (net)     2   7.8819   0.0000   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1407/IN1 (MUX21X1)   0.0426  -0.0049 &   0.6145 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1407/Q (MUX21X1)   0.0418   0.0712   0.6856 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n349 (net)     1   4.7478   0.0000   0.6856 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_/D (DFFX1)   0.0418  -0.0044 &   0.6813 f
  data arrival time                                                                    0.6813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4858     0.4858
  clock reconvergence pessimism                                            -0.0665     0.4194
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__345_/CLK (DFFX1)   0.0000   0.4194 r
  library hold time                                                         0.0073     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.6813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_/CLK (DFFX1)   0.1376   0.0000   0.4479 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_/Q (DFFX1)   0.0365   0.2030   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[630] (net)     2   5.2795   0.0000   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1085/IN1 (MUX21X1)   0.0365  -0.0014 &   0.6496 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1085/Q (MUX21X1)   0.0397   0.0683   0.7179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n634 (net)     1   4.0827   0.0000   0.7179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_/D (DFFX1)   0.0397  -0.0026 &   0.7153 f
  data arrival time                                                                    0.7153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5322     0.5322
  clock reconvergence pessimism                                            -0.0842     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__91_/CLK (DFFX1)   0.0000   0.4480 r
  library hold time                                                         0.0128     0.4607
  data required time                                                                   0.4607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4607
  data arrival time                                                                   -0.7153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/CLK (DFFX1)   0.1212   0.0000   0.4259 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/Q (DFFX1)   0.0401   0.2040   0.6299 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[462] (net)     2   6.7845   0.0000   0.6299 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1277/IN1 (MUX21X1)   0.0401  -0.0016 &   0.6283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1277/Q (MUX21X1)   0.0429   0.0716   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n466 (net)     1   5.1435   0.0000   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/D (DFFX1)   0.0429  -0.0068 &   0.6931 f
  data arrival time                                                                    0.6931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4945     0.4945
  clock reconvergence pessimism                                            -0.0665     0.4280
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/CLK (DFFX1)   0.0000   0.4280 r
  library hold time                                                         0.0104     0.4384
  data required time                                                                   0.4384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4384
  data arrival time                                                                   -0.6931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4563     0.4563
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/CLK (DFFX1)   0.1850   0.0000   0.4563 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/Q (DFFX1)   0.0377   0.2081   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[252] (net)     2   5.8630   0.0000   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1506/IN1 (MUX21X1)   0.0377   0.0001 &   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1506/Q (MUX21X1)   0.0400   0.0688   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n256 (net)     1   4.1735   0.0000   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/D (DFFX1)   0.0400  -0.0040 &   0.7293 f
  data arrival time                                                                    0.7293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5363     0.5363
  clock reconvergence pessimism                                            -0.0778     0.4586
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/CLK (DFFX1)   0.0000   0.4586 r
  library hold time                                                         0.0161     0.4747
  data required time                                                                   0.4747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4747
  data arrival time                                                                   -0.7293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_/CLK (DFFX1)   0.1376   0.0000   0.4481 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_/Q (DFFX1)   0.0365   0.2030   0.6511 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[873] (net)     2   5.2797   0.0000   0.6511 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U815/IN1 (MUX21X1)   0.0365   0.0001 &   0.6512 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U815/Q (MUX21X1)   0.0391   0.0678   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n877 (net)     1   3.8658   0.0000   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_/D (DFFX1)   0.0391  -0.0033 &   0.7157 f
  data arrival time                                                                    0.7157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5324     0.5324
  clock reconvergence pessimism                                            -0.0842     0.4482
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__334_/CLK (DFFX1)   0.0000   0.4482 r
  library hold time                                                         0.0129     0.4611
  data required time                                                                   0.4611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4611
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_/CLK (DFFX1)   0.1376   0.0000   0.4478 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_/Q (DFFX1)   0.0377   0.2040   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[175] (net)     2   5.8013   0.0000   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1593/IN1 (MUX21X1)   0.0377  -0.0010 &   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1593/Q (MUX21X1)   0.0388   0.0678   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n179 (net)     1   3.7583   0.0000   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_/D (DFFX1)   0.0388  -0.0031 &   0.7156 f
  data arrival time                                                                    0.7156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5321     0.5321
  clock reconvergence pessimism                                            -0.0842     0.4479
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__175_/CLK (DFFX1)   0.0000   0.4479 r
  library hold time                                                         0.0130     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.7156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/CLK (DFFX1)   0.1850   0.0000   0.4570 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/Q (DFFX1)   0.0365   0.2071   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[452] (net)     2   5.3156   0.0000   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1285/IN1 (MUX21X1)   0.0365   0.0000 &   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1285/Q (MUX21X1)   0.0384   0.0673   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n456 (net)     1   3.6324   0.0000   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/D (DFFX1)   0.0384  -0.0009 &   0.7304 f
  data arrival time                                                                    0.7304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5370     0.5370
  clock reconvergence pessimism                                            -0.0778     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0165     0.4757
  data required time                                                                   0.4757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4757
  data arrival time                                                                   -0.7304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/CLK (DFFX1)   0.1777   0.0000   0.4448 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/Q (DFFX1)   0.0373   0.2071   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[291] (net)     2   5.6467   0.0000   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1463/IN1 (MUX21X1)   0.0373   0.0000 &   0.6520 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1463/Q (MUX21X1)   0.0383   0.0673   0.7193 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n295 (net)     1   3.5845   0.0000   0.7193 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/D (DFFX1)   0.0383  -0.0017 &   0.7176 f
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0160     0.4628
  data required time                                                                   0.4628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4628
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_/CLK (DFFX1)   0.1777   0.0000   0.4448 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_/Q (DFFX1)   0.0359   0.2060   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[255] (net)     2   5.0738   0.0000   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1503/IN1 (MUX21X1)   0.0359   0.0000 &   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1503/Q (MUX21X1)   0.0379   0.0667   0.7176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n259 (net)     1   3.4584   0.0000   0.7176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_/D (DFFX1)   0.0379   0.0000 &   0.7177 f
  data arrival time                                                                    0.7177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__255_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0161     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.1777   0.0000   0.4523 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/Q (DFFX1)   0.0412   0.2103   0.6626 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[23] (net)     2   7.3560   0.0000   0.6626 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1761/IN1 (MUX21X1)   0.0412  -0.0023 &   0.6603 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1761/Q (MUX21X1)   0.0466   0.0748   0.7351 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n27 (net)     1   6.4306   0.0000   0.7351 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/D (DFFX1)   0.0466  -0.0119 &   0.7233 f
  data arrival time                                                                    0.7233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0778     0.4545
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.0000   0.4545 r
  library hold time                                                         0.0140     0.4685
  data required time                                                                   0.4685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4685
  data arrival time                                                                   -0.7233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_/CLK (DFFX1)   0.1212   0.0000   0.4261 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_/Q (DFFX1)   0.0401   0.2041   0.6302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[808] (net)     2   6.8216   0.0000   0.6302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U890/IN1 (MUX21X1)   0.0401  -0.0009 &   0.6293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U890/Q (MUX21X1)   0.0406   0.0697   0.6990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n812 (net)     1   4.3477   0.0000   0.6990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_/D (DFFX1)   0.0406  -0.0050 &   0.6940 f
  data arrival time                                                                    0.6940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__268_/CLK (DFFX1)   0.0000   0.4282 r
  library hold time                                                         0.0110     0.4392
  data required time                                                                   0.4392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4392
  data arrival time                                                                   -0.6940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4548     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_/CLK (DFFX1)   0.1849   0.0000   0.4548 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_/Q (DFFX1)   0.0377   0.2081   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[242] (net)     2   5.8380   0.0000   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1518/IN1 (MUX21X1)   0.0377  -0.0007 &   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1518/Q (MUX21X1)   0.0411   0.0696   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n246 (net)     1   4.5393   0.0000   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_/D (DFFX1)   0.0411  -0.0041 &   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5348     0.5348
  clock reconvergence pessimism                                            -0.0778     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__242_/CLK (DFFX1)   0.0000   0.4571 r
  library hold time                                                         0.0159     0.4729
  data required time                                                                   0.4729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4729
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/CLK (DFFX1)   0.0952   0.0000   0.4113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/Q (DFFX1)   0.0399   0.1999   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[704] (net)     2   6.6877   0.0000   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1006/IN1 (MUX21X1)   0.0399  -0.0010 &   0.6102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1006/Q (MUX21X1)   0.0369   0.0667   0.6769 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n708 (net)     1   3.1058   0.0000   0.6769 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/D (DFFX1)   0.0369  -0.0007 &   0.6762 f
  data arrival time                                                                    0.6762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4797     0.4797
  clock reconvergence pessimism                                            -0.0665     0.4132
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                         0.0082     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_/CLK (DFFX1)   0.1376   0.0000   0.4480 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_/Q (DFFX1)   0.0383   0.2045   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[875] (net)     2   6.0597   0.0000   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U812/IN1 (MUX21X1)   0.0383  -0.0031 &   0.6494 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U812/Q (MUX21X1)   0.0374   0.0668   0.7163 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n879 (net)     1   3.2796   0.0000   0.7163 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_/D (DFFX1)   0.0374   0.0000 &   0.7163 f
  data arrival time                                                                    0.7163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0842     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__336_/CLK (DFFX1)   0.0000   0.4481 r
  library hold time                                                         0.0133     0.4614
  data required time                                                                   0.4614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4614
  data arrival time                                                                   -0.7163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)   0.0952   0.0000   0.4123 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/Q (DFFX1)   0.0380   0.1984   0.6107 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[564] (net)     2   5.9037   0.0000   0.6107 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1161/IN1 (MUX21X1)   0.0380  -0.0010 &   0.6097 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1161/Q (MUX21X1)   0.0401   0.0690   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n568 (net)     1   4.2156   0.0000   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/D (DFFX1)   0.0401  -0.0019 &   0.6767 f
  data arrival time                                                                    0.6767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4807     0.4807
  clock reconvergence pessimism                                            -0.0665     0.4142
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)   0.0000   0.4142 r
  library hold time                                                         0.0076     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_/CLK (DFFX1)   0.0952   0.0000   0.4169 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_/Q (DFFX1)   0.0431   0.2023   0.6192 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[85] (net)     2   8.1025   0.0000   0.6192 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1695/IN1 (MUX21X1)   0.0431  -0.0046 &   0.6146 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1695/Q (MUX21X1)   0.0422   0.0716   0.6862 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n89 (net)     1   4.9083   0.0000   0.6862 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_/D (DFFX1)   0.0422  -0.0053 &   0.6810 f
  data arrival time                                                                    0.6810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4853     0.4853
  clock reconvergence pessimism                                            -0.0665     0.4189
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__85_/CLK (DFFX1)   0.0000   0.4189 r
  library hold time                                                         0.0072     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_/CLK (DFFX1)   0.0934   0.0000   0.4329 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_/Q (DFFX1)   0.0376   0.1977   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[307] (net)     2   5.7156   0.0000   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1449/IN1 (MUX21X1)   0.0376   0.0001 &   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1449/Q (MUX21X1)   0.0380   0.0672   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n311 (net)     1   3.4846   0.0000   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_/D (DFFX1)   0.0380   0.0000 &   0.6979 f
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5017     0.5017
  clock reconvergence pessimism                                            -0.0665     0.4352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__307_/CLK (DFFX1)   0.0000   0.4352 r
  library hold time                                                         0.0078     0.4429
  data required time                                                                   0.4429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4429
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_/Q (DFFX1)   0.0388   0.2090   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[929] (net)     2   6.3261   0.0000   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U753/IN1 (MUX21X1)   0.0388  -0.0025 &   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U753/Q (MUX21X1)   0.0379   0.0673   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n933 (net)     1   3.4490   0.0000   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_/D (DFFX1)   0.0379   0.0000 &   0.7321 f
  data arrival time                                                                    0.7321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__390_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0166     0.4772
  data required time                                                                   0.4772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4772
  data arrival time                                                                   -0.7321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.1288   0.0000   0.3976 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/Q (DFFX1)   0.0384   0.2038   0.6014 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[14] (net)     2   6.0911   0.0000   0.6014 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/IN1 (MUX21X1)   0.0384  -0.0006 &   0.6008 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/Q (MUX21X1)   0.0387   0.0679   0.6687 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n18 (net)     1   3.7274   0.0000   0.6687 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/D (DFFX1)   0.0387  -0.0038 &   0.6649 f
  data arrival time                                                                    0.6649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5244     0.5244
  clock reconvergence pessimism                                            -0.1268     0.3976
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.0000   0.3976 r
  library hold time                                                         0.0124     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.6649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0952   0.0000   0.4113 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/Q (DFFX1)   0.0387   0.1989   0.6103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[271] (net)     2   6.1990   0.0000   0.6103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1489/IN1 (MUX21X1)   0.0387  -0.0010 &   0.6093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1489/Q (MUX21X1)   0.0375   0.0670   0.6762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n275 (net)     1   3.3130   0.0000   0.6762 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/D (DFFX1)   0.0375   0.0000 &   0.6763 f
  data arrival time                                                                    0.6763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4797     0.4797
  clock reconvergence pessimism                                            -0.0665     0.4132
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                         0.0081     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/Q (DFFX1)   0.0373   0.2078   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[348] (net)     2   5.6757   0.0000   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/IN1 (MUX21X1)   0.0373   0.0001 &   0.6661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/Q (MUX21X1)   0.0377   0.0669   0.7330 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n352 (net)     1   3.4041   0.0000   0.7330 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/D (DFFX1)   0.0377  -0.0008 &   0.7321 f
  data arrival time                                                                    0.7321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0166     0.4772
  data required time                                                                   0.4772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4772
  data arrival time                                                                   -0.7321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_/CLK (DFFX1)   0.0934   0.0000   0.4321 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_/Q (DFFX1)   0.0379   0.1980   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[315] (net)     2   5.8399   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1440/IN1 (MUX21X1)   0.0379  -0.0009 &   0.6292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1440/Q (MUX21X1)   0.0402   0.0690   0.6982 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n319 (net)     1   4.2339   0.0000   0.6982 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_/D (DFFX1)   0.0402  -0.0015 &   0.6967 f
  data arrival time                                                                    0.6967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5009     0.5009
  clock reconvergence pessimism                                            -0.0665     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__315_/CLK (DFFX1)   0.0000   0.4344 r
  library hold time                                                         0.0073     0.4417
  data required time                                                                   0.4417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4417
  data arrival time                                                                   -0.6967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4569     0.4569
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/CLK (DFFX1)   0.1850   0.0000   0.4569 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/Q (DFFX1)   0.0371   0.2076   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[991] (net)     2   5.5884   0.0000   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U684/IN1 (MUX21X1)   0.0371  -0.0006 &   0.6639 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U684/Q (MUX21X1)   0.0383   0.0673   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n995 (net)     1   3.6000   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/D (DFFX1)   0.0383  -0.0005 &   0.7307 f
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5370     0.5370
  clock reconvergence pessimism                                            -0.0778     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0165     0.4757
  data required time                                                                   0.4757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4757
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/CLK (DFFX1)   0.0952   0.0000   0.4125 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/Q (DFFX1)   0.0375   0.1980   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[48] (net)     2   5.6884   0.0000   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1736/IN1 (MUX21X1)   0.0375   0.0001 &   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1736/Q (MUX21X1)   0.0387   0.0677   0.6782 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n52 (net)     1   3.7161   0.0000   0.6782 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/D (DFFX1)   0.0387  -0.0009 &   0.6773 f
  data arrival time                                                                    0.6773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4808     0.4808
  clock reconvergence pessimism                                            -0.0665     0.4144
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/CLK (DFFX1)   0.0000   0.4144 r
  library hold time                                                         0.0079     0.4223
  data required time                                                                   0.4223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4223
  data arrival time                                                                   -0.6773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_/CLK (DFFX1)   0.1232   0.0000   0.4276 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_/Q (DFFX1)   0.0378   0.2025   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[860] (net)     2   5.7950   0.0000   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U830/IN1 (MUX21X1)   0.0378   0.0001 &   0.6302 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U830/Q (MUX21X1)   0.0387   0.0678   0.6980 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n864 (net)     1   3.7432   0.0000   0.6980 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_/D (DFFX1)   0.0387   0.0000 &   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5091     0.5091
  clock reconvergence pessimism                                            -0.0779     0.4313
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__321_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0117     0.4429
  data required time                                                                   0.4429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4429
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.1398   0.0000   0.4346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0364   0.2031   0.6378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     2   5.2244   0.0000   0.6378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1754/IN1 (MUX21X1)   0.0364   0.0000 &   0.6378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1754/Q (MUX21X1)   0.0375   0.0669   0.7047 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   3.4751   0.0000   0.7047 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0375   0.0000 &   0.7047 f
  data arrival time                                                                    0.7047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  clock reconvergence pessimism                                            -0.0914     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.4362 r
  library hold time                                                         0.0135     0.4496
  data required time                                                                   0.4496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4496
  data arrival time                                                                   -0.7047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4353     0.4353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.1164   0.0000   0.4353 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/Q (DFFX1)   0.0394   0.2028   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[13] (net)     2   6.5010   0.0000   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1775/IN1 (MUX21X1)   0.0394  -0.0010 &   0.6371 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1775/Q (MUX21X1)   0.0417   0.0705   0.7076 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n17 (net)     1   4.7658   0.0000   0.7076 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/D (DFFX1)   0.0417  -0.0056 &   0.7020 f
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0914     0.4369
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.0000   0.4369 r
  library hold time                                                         0.0100     0.4469
  data required time                                                                   0.4469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4469
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/Q (DFFX1)   0.0388   0.2089   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1016] (net)     2   6.2995   0.0000   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U656/IN1 (MUX21X1)   0.0388  -0.0010 &   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U656/Q (MUX21X1)   0.0398   0.0689   0.7350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1020 (net)     1   4.1056   0.0000   0.7350 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/D (DFFX1)   0.0398  -0.0032 &   0.7318 f
  data arrival time                                                                    0.7318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0161     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.7318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.1266   0.0000   0.3986 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/Q (DFFX1)   0.0378   0.2030   0.6016 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[2] (net)     2   5.8148   0.0000   0.6016 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/IN1 (MUX21X1)   0.0378   0.0000 &   0.6016 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/Q (MUX21X1)   0.0353   0.0650   0.6666 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n6 (net)     1   2.5464   0.0000   0.6666 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/D (DFFX1)   0.0353   0.0000 &   0.6667 f
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5299     0.5299
  clock reconvergence pessimism                                            -0.1313     0.3986
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.0000   0.3986 r
  library hold time                                                         0.0130     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/state_tv_r_reg_4__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/state_tv_r_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  icache_1/state_tv_r_reg_4__0_/CLK (DFFX1)                       0.2498    0.0000     0.4163 r
  icache_1/state_tv_r_reg_4__0_/Q (DFFX1)                         0.0368    0.2129     0.6292 f
  icache_1/state_tv_r[8] (net)                  1       5.5288              0.0000     0.6292 f
  icache_1/U1194/IN2 (AO22X1)                                     0.0368   -0.0103 &   0.6189 f
  icache_1/U1194/Q (AO22X1)                                       0.0430    0.0877     0.7066 f
  icache_1/n2342 (net)                          1       6.3522              0.0000     0.7066 f
  icache_1/state_tv_r_reg_4__0_/D (DFFX1)                         0.0430   -0.0124 &   0.6942 f
  data arrival time                                                                    0.6942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4383     0.4383
  clock reconvergence pessimism                                            -0.0194     0.4189
  icache_1/state_tv_r_reg_4__0_/CLK (DFFX1)                                 0.0000     0.4189 r
  library hold time                                                         0.0201     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.6942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/CLK (DFFX1)   0.1796   0.0000   0.4540 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/Q (DFFX1)   0.0384   0.2082   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1046] (net)     2   6.1407   0.0000   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U622/IN1 (MUX21X1)   0.0384  -0.0007 &   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U622/Q (MUX21X1)   0.0417   0.0703   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1050 (net)     1   4.7645   0.0000   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/D (DFFX1)   0.0417  -0.0051 &   0.7267 f
  data arrival time                                                                    0.7267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5340     0.5340
  clock reconvergence pessimism                                            -0.0778     0.4563
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__507_/CLK (DFFX1)   0.0000   0.4563 r
  library hold time                                                         0.0153     0.4716
  data required time                                                                   0.4716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4716
  data arrival time                                                                   -0.7267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4543     0.4543
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.1796   0.0000   0.4543 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/Q (DFFX1)   0.0379   0.2078   0.6621 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[508] (net)     2   5.9454   0.0000   0.6621 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1222/IN1 (MUX21X1)   0.0379  -0.0009 &   0.6612 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1222/Q (MUX21X1)   0.0387   0.0678   0.7290 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n512 (net)     1   3.7352   0.0000   0.7290 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/D (DFFX1)   0.0387  -0.0013 &   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5343     0.5343
  clock reconvergence pessimism                                            -0.0778     0.4565
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.0000   0.4565 r
  library hold time                                                         0.0160     0.4725
  data required time                                                                   0.4725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4725
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/CLK (DFFX1)   0.1777   0.0000   0.4451 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/Q (DFFX1)   0.0391   0.2086   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1022] (net)     2   6.4504   0.0000   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/IN1 (MUX21X1)   0.0391   0.0001 &   0.6538 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/Q (MUX21X1)   0.0394   0.0686   0.7223 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1026 (net)     1   3.9456   0.0000   0.7223 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/D (DFFX1)   0.0394  -0.0043 &   0.7181 f
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0778     0.4471
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/CLK (DFFX1)   0.0000   0.4471 r
  library hold time                                                         0.0157     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/CLK (DFFX1)   0.1777   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/Q (DFFX1)   0.0379   0.2076   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[246] (net)     2   5.9259   0.0000   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1514/IN1 (MUX21X1)   0.0379  -0.0007 &   0.6551 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1514/Q (MUX21X1)   0.0392   0.0682   0.7233 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n250 (net)     1   3.8875   0.0000   0.7233 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/D (DFFX1)   0.0392  -0.0020 &   0.7213 f
  data arrival time                                                                    0.7213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5281     0.5281
  clock reconvergence pessimism                                            -0.0778     0.4504
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/CLK (DFFX1)   0.0000   0.4504 r
  library hold time                                                         0.0158     0.4661
  data required time                                                                   0.4661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4661
  data arrival time                                                                   -0.7213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4580     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.1477   0.0000   0.4580 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/Q (DFFX1)   0.0391   0.2060   0.6640 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[303] (net)     2   6.3929   0.0000   0.6640 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/IN1 (MUX21X1)   0.0391  -0.0006 &   0.6634 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/Q (MUX21X1)   0.0393   0.0685   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n307 (net)     1   3.9306   0.0000   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/D (DFFX1)   0.0393  -0.0050 &   0.7270 f
  data arrival time                                                                    0.7270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5430     0.5430
  clock reconvergence pessimism                                            -0.0848     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.0000   0.4581 r
  library hold time                                                         0.0136     0.4717
  data required time                                                                   0.4717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4717
  data arrival time                                                                   -0.7270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4487     0.4487
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.1376   0.0000   0.4487 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/Q (DFFX1)   0.0384   0.2045   0.6533 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[555] (net)     2   6.0731   0.0000   0.6533 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1168/IN1 (MUX21X1)   0.0384  -0.0018 &   0.6515 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1168/Q (MUX21X1)   0.0399   0.0689   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n559 (net)     1   4.1525   0.0000   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/D (DFFX1)   0.0399  -0.0036 &   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5330     0.5330
  clock reconvergence pessimism                                            -0.0842     0.4488
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.0000   0.4488 r
  library hold time                                                         0.0127     0.4615
  data required time                                                                   0.4615
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4615
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4574     0.4574
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/CLK (DFFX1)   0.1850   0.0000   0.4574 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/Q (DFFX1)   0.0367   0.2072   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[710] (net)     2   5.4037   0.0000   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U996/IN1 (MUX21X1)   0.0367   0.0000 &   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U996/Q (MUX21X1)   0.0387   0.0675   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n714 (net)     1   3.7215   0.0000   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/D (DFFX1)   0.0387  -0.0008 &   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5375     0.5375
  clock reconvergence pessimism                                            -0.0778     0.4597
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__171_/CLK (DFFX1)   0.0000   0.4597 r
  library hold time                                                         0.0164     0.4761
  data required time                                                                   0.4761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4761
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4603     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/CLK (DFFX1)   0.1527   0.0000   0.4603 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/Q (DFFX1)   0.0385   0.2059   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[373] (net)     2   6.1463   0.0000   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1372/IN1 (MUX21X1)   0.0385  -0.0016 &   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1372/Q (MUX21X1)   0.0380   0.0674   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n377 (net)     1   3.4975   0.0000   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/D (DFFX1)   0.0380  -0.0021 &   0.7300 f
  data arrival time                                                                    0.7300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5453     0.5453
  clock reconvergence pessimism                                            -0.0849     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0142     0.4746
  data required time                                                                   0.4746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4746
  data arrival time                                                                   -0.7300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3887     0.3887
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.1288   0.0000   0.3887 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/Q (DFFX1)   0.0367   0.2025   0.5911 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[5] (net)     2   5.3610   0.0000   0.5911 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/IN1 (MUX21X1)   0.0367   0.0001 &   0.5912 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/Q (MUX21X1)   0.0364   0.0657   0.6569 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n9 (net)     1   2.9357   0.0000   0.6569 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/D (DFFX1)   0.0364   0.0000 &   0.6569 f
  data arrival time                                                                    0.6569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5109     0.5109
  clock reconvergence pessimism                                            -0.1222     0.3887
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.0000   0.3887 r
  library hold time                                                         0.0129     0.4016
  data required time                                                                   0.4016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4016
  data arrival time                                                                   -0.6569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_/CLK (DFFX1)   0.1164   0.0000   0.4364 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_/Q (DFFX1)   0.0377   0.2013   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[774] (net)     2   5.7476   0.0000   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U928/IN1 (MUX21X1)   0.0377  -0.0011 &   0.6366 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U928/Q (MUX21X1)   0.0405   0.0692   0.7057 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n778 (net)     1   4.3381   0.0000   0.7057 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_/D (DFFX1)   0.0405  -0.0021 &   0.7036 f
  data arrival time                                                                    0.7036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5294     0.5294
  clock reconvergence pessimism                                            -0.0914     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__234_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0103     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.7036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_/CLK (DFFX1)   0.1376   0.0000   0.4478 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_/Q (DFFX1)   0.0371   0.2035   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[91] (net)     2   5.5440   0.0000   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1686/IN1 (MUX21X1)   0.0371  -0.0007 &   0.6506 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1686/Q (MUX21X1)   0.0392   0.0680   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n95 (net)     1   3.9066   0.0000   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_/D (DFFX1)   0.0392  -0.0026 &   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5321     0.5321
  clock reconvergence pessimism                                            -0.0842     0.4479
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__91_/CLK (DFFX1)   0.0000   0.4479 r
  library hold time                                                         0.0129     0.4607
  data required time                                                                   0.4607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4607
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4580     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_/CLK (DFFX1)   0.1850   0.0000   0.4580 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_/Q (DFFX1)   0.0380   0.2083   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[981] (net)     2   5.9699   0.0000   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U695/IN1 (MUX21X1)   0.0380  -0.0005 &   0.6658 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U695/Q (MUX21X1)   0.0383   0.0675   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n985 (net)     1   3.5786   0.0000   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_/D (DFFX1)   0.0383  -0.0012 &   0.7321 f
  data arrival time                                                                    0.7321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5381     0.5381
  clock reconvergence pessimism                                            -0.0778     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__442_/CLK (DFFX1)   0.0000   0.4603 r
  library hold time                                                         0.0165     0.4768
  data required time                                                                   0.4768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4768
  data arrival time                                                                   -0.7321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/Q (DFFX1)   0.0389   0.2090   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[389] (net)     2   6.3520   0.0000   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1355/IN1 (MUX21X1)   0.0389   0.0000 &   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1355/Q (MUX21X1)   0.0370   0.0666   0.7339 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n393 (net)     1   3.1183   0.0000   0.7339 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/D (DFFX1)   0.0370  -0.0012 &   0.7327 f
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0168     0.4774
  data required time                                                                   0.4774
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4774
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/CLK (DFFX1)   0.0935   0.0000   0.4337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/Q (DFFX1)   0.0383   0.1983   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[117] (net)     2   6.0008   0.0000   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/IN1 (MUX21X1)   0.0383  -0.0006 &   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/Q (MUX21X1)   0.0425   0.0709   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n121 (net)     1   5.0181   0.0000   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/D (DFFX1)   0.0425  -0.0040 &   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5025     0.5025
  clock reconvergence pessimism                                            -0.0665     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/CLK (DFFX1)   0.0000   0.4360 r
  library hold time                                                         0.0069     0.4430
  data required time                                                                   0.4430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4430
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/CLK (DFFX1)   0.1164   0.0000   0.4350 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/Q (DFFX1)   0.0391   0.2025   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[553] (net)     2   6.3749   0.0000   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1173/IN1 (MUX21X1)   0.0391  -0.0021 &   0.6355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1173/Q (MUX21X1)   0.0412   0.0700   0.7055 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n557 (net)     1   4.5769   0.0000   0.7055 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/D (DFFX1)   0.0412  -0.0034 &   0.7021 f
  data arrival time                                                                    0.7021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5280     0.5280
  clock reconvergence pessimism                                            -0.0914     0.4366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__13_/CLK (DFFX1)   0.0000   0.4366 r
  library hold time                                                         0.0102     0.4468
  data required time                                                                   0.4468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4468
  data arrival time                                                                   -0.7021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_/CLK (DFFX1)   0.1777   0.0000   0.4523 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_/Q (DFFX1)   0.0386   0.2082   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[639] (net)     2   6.2267   0.0000   0.6605 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1075/IN1 (MUX21X1)   0.0386  -0.0016 &   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1075/Q (MUX21X1)   0.0429   0.0713   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n643 (net)     1   5.1587   0.0000   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_/D (DFFX1)   0.0429  -0.0054 &   0.7247 f
  data arrival time                                                                    0.7247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5322     0.5322
  clock reconvergence pessimism                                            -0.0778     0.4544
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__100_/CLK (DFFX1)   0.0000   0.4544 r
  library hold time                                                         0.0149     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/Q (DFFX1)   0.0373   0.2077   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1024] (net)     2   5.6706   0.0000   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U647/IN1 (MUX21X1)   0.0373   0.0000 &   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U647/Q (MUX21X1)   0.0387   0.0677   0.7337 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1028 (net)     1   3.7462   0.0000   0.7337 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/D (DFFX1)   0.0387  -0.0014 &   0.7323 f
  data arrival time                                                                    0.7323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__485_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0164     0.4769
  data required time                                                                   0.4769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4769
  data arrival time                                                                   -0.7323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_/CLK (DFFX1)   0.1376   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_/Q (DFFX1)   0.0407   0.2065   0.6548 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[344] (net)     2   7.0918   0.0000   0.6548 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1405/IN1 (MUX21X1)   0.0407  -0.0022 &   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1405/Q (MUX21X1)   0.0353   0.0656   0.7182 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n348 (net)     1   2.5471   0.0000   0.7182 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_/D (DFFX1)   0.0353  -0.0006 &   0.7176 f
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0842     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__344_/CLK (DFFX1)   0.0000   0.4484 r
  library hold time                                                         0.0138     0.4622
  data required time                                                                   0.4622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4622
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_/CLK (DFFX1)   0.1850   0.0000   0.4581 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_/Q (DFFX1)   0.0380   0.2083   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[871] (net)     2   5.9676   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U817/IN1 (MUX21X1)   0.0380   0.0000 &   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U817/Q (MUX21X1)   0.0377   0.0670   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n875 (net)     1   3.3824   0.0000   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_/D (DFFX1)   0.0377  -0.0010 &   0.7324 f
  data arrival time                                                                    0.7324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__332_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0166     0.4770
  data required time                                                                   0.4770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4770
  data arrival time                                                                   -0.7324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.0952   0.0000   0.4117 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/Q (DFFX1)   0.0435   0.2026   0.6143 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[172] (net)     2   8.2629   0.0000   0.6143 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1599/IN1 (MUX21X1)   0.0435  -0.0036 &   0.6107 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1599/Q (MUX21X1)   0.0400   0.0699   0.6806 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n176 (net)     1   4.1352   0.0000   0.6806 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/D (DFFX1)   0.0400  -0.0040 &   0.6766 f
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4136
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0076     0.4212
  data required time                                                                   0.4212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4212
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_/CLK (DFFX1)   0.1212   0.0000   0.4269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_/Q (DFFX1)   0.0365   0.2011   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[350] (net)     2   5.2339   0.0000   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1401/IN1 (MUX21X1)   0.0365   0.0001 &   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1401/Q (MUX21X1)   0.0390   0.0677   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n354 (net)     1   3.8307   0.0000   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_/D (DFFX1)   0.0390   0.0000 &   0.6959 f
  data arrival time                                                                    0.6959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4956     0.4956
  clock reconvergence pessimism                                            -0.0665     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__350_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0113     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/CLK (DFFX1)   0.0972   0.0000   0.4234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/Q (DFFX1)   0.0388   0.1993   0.6226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1005] (net)     2   6.2179   0.0000   0.6226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U672/IN1 (MUX21X1)   0.0388   0.0000 &   0.6227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U672/Q (MUX21X1)   0.0386   0.0678   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1009 (net)     1   3.6728   0.0000   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/D (DFFX1)   0.0386  -0.0015 &   0.6891 f
  data arrival time                                                                    0.6891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  clock reconvergence pessimism                                            -0.0665     0.4255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/CLK (DFFX1)   0.0000   0.4255 r
  library hold time                                                         0.0082     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4573     0.4573
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.1850   0.0000   0.4573 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/Q (DFFX1)   0.0418   0.2113   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[503] (net)     2   7.5973   0.0000   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1227/IN1 (MUX21X1)   0.0418  -0.0014 &   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1227/Q (MUX21X1)   0.0474   0.0756   0.7429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n507 (net)     1   6.7092   0.0000   0.7429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/D (DFFX1)   0.0474  -0.0134 &   0.7294 f
  data arrival time                                                                    0.7294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5374     0.5374
  clock reconvergence pessimism                                            -0.0778     0.4596
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.0000   0.4596 r
  library hold time                                                         0.0144     0.4740
  data required time                                                                   0.4740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4740
  data arrival time                                                                   -0.7294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4449     0.4449
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/CLK (DFFX1)   0.1777   0.0000   0.4449 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/Q (DFFX1)   0.0379   0.2076   0.6524 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[830] (net)     2   5.9083   0.0000   0.6524 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U862/IN1 (MUX21X1)   0.0379  -0.0006 &   0.6519 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U862/Q (MUX21X1)   0.0389   0.0679   0.7198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n834 (net)     1   3.7911   0.0000   0.7198 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/D (DFFX1)   0.0389  -0.0016 &   0.7182 f
  data arrival time                                                                    0.7182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4469
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/CLK (DFFX1)   0.0000   0.4469 r
  library hold time                                                         0.0158     0.4627
  data required time                                                                   0.4627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4627
  data arrival time                                                                   -0.7182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.1527   0.0000   0.4592 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/Q (DFFX1)   0.0385   0.2059   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[679] (net)     2   6.1455   0.0000   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1031/IN1 (MUX21X1)   0.0385   0.0000 &   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1031/Q (MUX21X1)   0.0391   0.0682   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n683 (net)     1   3.8487   0.0000   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/D (DFFX1)   0.0391  -0.0046 &   0.7287 f
  data arrival time                                                                    0.7287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5441     0.5441
  clock reconvergence pessimism                                            -0.0849     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0140     0.4732
  data required time                                                                   0.4732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4732
  data arrival time                                                                   -0.7287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4578     0.4578
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.1850   0.0000   0.4578 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/Q (DFFX1)   0.0381   0.2084   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[176] (net)     2   6.0284   0.0000   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1592/IN1 (MUX21X1)   0.0381   0.0001 &   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1592/Q (MUX21X1)   0.0400   0.0689   0.7352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n180 (net)     1   4.1746   0.0000   0.7352 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/D (DFFX1)   0.0400  -0.0035 &   0.7317 f
  data arrival time                                                                    0.7317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5378     0.5378
  clock reconvergence pessimism                                            -0.0778     0.4601
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0000   0.4601 r
  library hold time                                                         0.0161     0.4762
  data required time                                                                   0.4762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4762
  data arrival time                                                                   -0.7317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4289     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_/CLK (DFFX1)   0.1020   0.0000   0.4289 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_/Q (DFFX1)   0.0471   0.2061   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[212] (net)     2   9.8984   0.0000   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1555/IN1 (MUX21X1)   0.0471  -0.0047 &   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1555/Q (MUX21X1)   0.0508   0.0792   0.7095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n216 (net)     1   7.8369   0.0000   0.7095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_/D (DFFX1)   0.0508  -0.0172 &   0.6922 f
  data arrival time                                                                    0.6922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5218     0.5218
  clock reconvergence pessimism                                            -0.0914     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__212_/CLK (DFFX1)   0.0000   0.4304 r
  library hold time                                                         0.0063     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.1777   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/Q (DFFX1)   0.0399   0.2092   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[20] (net)     2   6.7732   0.0000   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1765/IN1 (MUX21X1)   0.0399  -0.0029 &   0.6595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1765/Q (MUX21X1)   0.0414   0.0703   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n24 (net)     1   4.6412   0.0000   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/D (DFFX1)   0.0414  -0.0037 &   0.7262 f
  data arrival time                                                                    0.7262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0153     0.4706
  data required time                                                                   0.4706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4706
  data arrival time                                                                   -0.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4355     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.1164   0.0000   0.4355 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/Q (DFFX1)   0.0387   0.2022   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[158] (net)     2   6.1904   0.0000   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/IN1 (MUX21X1)   0.0387  -0.0010 &   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/Q (MUX21X1)   0.0394   0.0685   0.7052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n162 (net)     1   3.9732   0.0000   0.7052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/D (DFFX1)   0.0394  -0.0019 &   0.7033 f
  data arrival time                                                                    0.7033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  clock reconvergence pessimism                                            -0.0914     0.4371
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0000   0.4371 r
  library hold time                                                         0.0106     0.4477
  data required time                                                                   0.4477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4477
  data arrival time                                                                   -0.7033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.1476   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/Q (DFFX1)   0.0360   0.2035   0.6606 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[375] (net)     2   5.0860   0.0000   0.6606 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1370/IN1 (MUX21X1)   0.0360   0.0000 &   0.6607 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1370/Q (MUX21X1)   0.0388   0.0675   0.7282 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n379 (net)     1   3.7878   0.0000   0.7282 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/D (DFFX1)   0.0388  -0.0017 &   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5420     0.5420
  clock reconvergence pessimism                                            -0.0848     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.0000   0.4572 r
  library hold time                                                         0.0137     0.4709
  data required time                                                                   0.4709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4709
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4556     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/CLK (DFFX1)   0.1476   0.0000   0.4556 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/Q (DFFX1)   0.0388   0.2057   0.6614 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[416] (net)     2   6.2668   0.0000   0.6614 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1325/IN1 (MUX21X1)   0.0388  -0.0011 &   0.6603 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1325/Q (MUX21X1)   0.0425   0.0711   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n420 (net)     1   5.0414   0.0000   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/D (DFFX1)   0.0425  -0.0072 &   0.7241 f
  data arrival time                                                                    0.7241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5405     0.5405
  clock reconvergence pessimism                                            -0.0848     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0128     0.4685
  data required time                                                                   0.4685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4685
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.1777   0.0000   0.4455 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/Q (DFFX1)   0.0373   0.2071   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[158] (net)     2   5.6747   0.0000   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1611/IN1 (MUX21X1)   0.0373   0.0000 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1611/Q (MUX21X1)   0.0382   0.0673   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n162 (net)     1   3.5596   0.0000   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/D (DFFX1)   0.0382  -0.0008 &   0.7192 f
  data arrival time                                                                    0.7192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5253     0.5253
  clock reconvergence pessimism                                            -0.0778     0.4476
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0000   0.4476 r
  library hold time                                                         0.0160     0.4636
  data required time                                                                   0.4636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4636
  data arrival time                                                                   -0.7192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_/Q (DFFX1)   0.0363   0.2069   0.6652 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[887] (net)     2   5.2457   0.0000   0.6652 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U799/IN1 (MUX21X1)   0.0363   0.0001 &   0.6653 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U799/Q (MUX21X1)   0.0397   0.0683   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n891 (net)     1   4.0838   0.0000   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_/D (DFFX1)   0.0397  -0.0012 &   0.7324 f
  data arrival time                                                                    0.7324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__348_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0162     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.7324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/CLK (DFFX1)   0.1803   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/Q (DFFX1)   0.0393   0.2090   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[284] (net)     2   6.5275   0.0000   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1472/IN1 (MUX21X1)   0.0393  -0.0023 &   0.6601 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1472/Q (MUX21X1)   0.0405   0.0695   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n288 (net)     1   4.3285   0.0000   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/D (DFFX1)   0.0405  -0.0026 &   0.7270 f
  data arrival time                                                                    0.7270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__284_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0157     0.4713
  data required time                                                                   0.4713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4713
  data arrival time                                                                   -0.7270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4569     0.4569
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/CLK (DFFX1)   0.1850   0.0000   0.4569 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/Q (DFFX1)   0.0361   0.2068   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[791] (net)     2   5.1595   0.0000   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U905/IN1 (MUX21X1)   0.0361   0.0000 &   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U905/Q (MUX21X1)   0.0400   0.0685   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n795 (net)     1   4.1878   0.0000   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/D (DFFX1)   0.0400  -0.0013 &   0.7309 f
  data arrival time                                                                    0.7309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5369     0.5369
  clock reconvergence pessimism                                            -0.0778     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__252_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0161     0.4753
  data required time                                                                   0.4753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4753
  data arrival time                                                                   -0.7309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0935   0.0000   0.4344 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/Q (DFFX1)   0.0405   0.2001   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[28] (net)     2   6.9797   0.0000   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1759/IN1 (MUX21X1)   0.0405  -0.0007 &   0.6339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1759/Q (MUX21X1)   0.0398   0.0692   0.7031 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n32 (net)     1   4.0948   0.0000   0.7031 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/D (DFFX1)   0.0398  -0.0033 &   0.6999 f
  data arrival time                                                                    0.6999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4368
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0000   0.4368 r
  library hold time                                                         0.0074     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.6999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_/CLK (DFFX1)   0.0952   0.0000   0.4117 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_/Q (DFFX1)   0.0439   0.2029   0.6146 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[666] (net)     2   8.4560   0.0000   0.6146 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1048/IN1 (MUX21X1)   0.0439  -0.0034 &   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1048/Q (MUX21X1)   0.0388   0.0690   0.6802 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n670 (net)     1   3.7184   0.0000   0.6802 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_/D (DFFX1)   0.0388  -0.0031 &   0.6772 f
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4136
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__126_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0078     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0935   0.0000   0.4343 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/Q (DFFX1)   0.0403   0.1999   0.6343 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[15] (net)     2   6.8552   0.0000   0.6343 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1773/IN1 (MUX21X1)   0.0403  -0.0012 &   0.6330 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1773/Q (MUX21X1)   0.0408   0.0699   0.7030 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n19 (net)     1   4.4369   0.0000   0.7030 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/D (DFFX1)   0.0408  -0.0033 &   0.6996 f
  data arrival time                                                                    0.6996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0000   0.4367 r
  library hold time                                                         0.0072     0.4439
  data required time                                                                   0.4439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4439
  data arrival time                                                                   -0.6996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4556     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/CLK (DFFX1)   0.1475   0.0000   0.4556 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/Q (DFFX1)   0.0405   0.2071   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[719] (net)     2   6.9932   0.0000   0.6627 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U985/IN1 (MUX21X1)   0.0405  -0.0025 &   0.6603 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U985/Q (MUX21X1)   0.0392   0.0687   0.7290 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n723 (net)     1   3.8857   0.0000   0.7290 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/D (DFFX1)   0.0392  -0.0040 &   0.7250 f
  data arrival time                                                                    0.7250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5405     0.5405
  clock reconvergence pessimism                                            -0.0848     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__180_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0136     0.4693
  data required time                                                                   0.4693
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4693
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4563     0.4563
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_/CLK (DFFX1)   0.1850   0.0000   0.4563 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_/Q (DFFX1)   0.0454   0.2138   0.6701 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[59] (net)     2   9.1987   0.0000   0.6701 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1721/IN1 (MUX21X1)   0.0454  -0.0073 &   0.6628 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1721/Q (MUX21X1)   0.0486   0.0772   0.7400 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n63 (net)     1   7.0847   0.0000   0.7400 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_/D (DFFX1)   0.0486  -0.0116 &   0.7284 f
  data arrival time                                                                    0.7284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5363     0.5363
  clock reconvergence pessimism                                            -0.0778     0.4585
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__59_/CLK (DFFX1)   0.0000   0.4585 r
  library hold time                                                         0.0141     0.4727
  data required time                                                                   0.4727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4727
  data arrival time                                                                   -0.7284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_/CLK (DFFX1)   0.1777   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_/Q (DFFX1)   0.0396   0.2090   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[584] (net)     2   6.6489   0.0000   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1136/IN1 (MUX21X1)   0.0396   0.0001 &   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1136/Q (MUX21X1)   0.0396   0.0689   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n588 (net)     1   4.0362   0.0000   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_/D (DFFX1)   0.0396  -0.0045 &   0.7220 f
  data arrival time                                                                    0.7220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__45_/CLK (DFFX1)   0.0000   0.4506 r
  library hold time                                                         0.0157     0.4662
  data required time                                                                   0.4662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4662
  data arrival time                                                                   -0.7220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_/CLK (DFFX1)   0.1527   0.0000   0.4592 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_/Q (DFFX1)   0.0368   0.2046   0.6638 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1007] (net)     2   5.4197   0.0000   0.6638 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U665/IN1 (MUX21X1)   0.0368   0.0000 &   0.6638 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U665/Q (MUX21X1)   0.0365   0.0658   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1011 (net)     1   2.9679   0.0000   0.7296 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_/D (DFFX1)   0.0365   0.0000 &   0.7296 f
  data arrival time                                                                    0.7296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5441     0.5441
  clock reconvergence pessimism                                            -0.0849     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__468_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0146     0.4739
  data required time                                                                   0.4739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4739
  data arrival time                                                                   -0.7296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/CLK (DFFX1)   0.1777   0.0000   0.4466 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/Q (DFFX1)   0.0422   0.2110   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[490] (net)     2   7.7777   0.0000   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1243/IN1 (MUX21X1)   0.0422  -0.0066 &   0.6510 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1243/Q (MUX21X1)   0.0458   0.0744   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n494 (net)     1   6.1481   0.0000   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/D (DFFX1)   0.0458  -0.0067 &   0.7186 f
  data arrival time                                                                    0.7186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5264     0.5264
  clock reconvergence pessimism                                            -0.0778     0.4486
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/CLK (DFFX1)   0.0000   0.4486 r
  library hold time                                                         0.0142     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/CLK (DFFX1)   0.1164   0.0000   0.4286 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/Q (DFFX1)   0.0377   0.2014   0.6300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[362] (net)     2   5.7715   0.0000   0.6300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1387/IN1 (MUX21X1)   0.0377   0.0001 &   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1387/Q (MUX21X1)   0.0403   0.0691   0.6992 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n366 (net)     1   4.2952   0.0000   0.6992 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/D (DFFX1)   0.0403  -0.0029 &   0.6962 f
  data arrival time                                                                    0.6962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  clock reconvergence pessimism                                            -0.0914     0.4301
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/CLK (DFFX1)   0.0000   0.4301 r
  library hold time                                                         0.0104     0.4404
  data required time                                                                   0.4404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4404
  data arrival time                                                                   -0.6962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/CLK (DFFX1)   0.0935   0.0000   0.4339 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/Q (DFFX1)   0.0374   0.1976   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[793] (net)     2   5.6075   0.0000   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U906/IN1 (MUX21X1)   0.0374   0.0001 &   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U906/Q (MUX21X1)   0.0404   0.0690   0.7006 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n797 (net)     1   4.3083   0.0000   0.7006 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/D (DFFX1)   0.0404  -0.0012 &   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5027     0.5027
  clock reconvergence pessimism                                            -0.0665     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__253_/CLK (DFFX1)   0.0000   0.4362 r
  library hold time                                                         0.0073     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4471     0.4471
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_/CLK (DFFX1)   0.1375   0.0000   0.4471 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_/Q (DFFX1)   0.0395   0.2054   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[770] (net)     2   6.5443   0.0000   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U929/IN1 (MUX21X1)   0.0395  -0.0006 &   0.6520 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U929/Q (MUX21X1)   0.0356   0.0658   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n774 (net)     1   2.7537   0.0000   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_/D (DFFX1)   0.0356  -0.0010 &   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  clock reconvergence pessimism                                            -0.0842     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__231_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0138     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_/Q (DFFX1)   0.0396   0.2090   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[58] (net)     2   6.6685   0.0000   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1723/IN1 (MUX21X1)   0.0396  -0.0009 &   0.6590 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1723/Q (MUX21X1)   0.0364   0.0663   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n62 (net)     1   2.9244   0.0000   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_/D (DFFX1)   0.0364   0.0000 &   0.7253 f
  data arrival time                                                                    0.7253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__58_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0164     0.4695
  data required time                                                                   0.4695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4695
  data arrival time                                                                   -0.7253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.1850   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/Q (DFFX1)   0.0394   0.2095   0.6666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[547] (net)     2   6.5921   0.0000   0.6666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1177/IN1 (MUX21X1)   0.0394   0.0001 &   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1177/Q (MUX21X1)   0.0363   0.0662   0.7328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n551 (net)     1   2.8943   0.0000   0.7328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/D (DFFX1)   0.0363  -0.0006 &   0.7322 f
  data arrival time                                                                    0.7322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5371     0.5371
  clock reconvergence pessimism                                            -0.0778     0.4594
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.0000   0.4594 r
  library hold time                                                         0.0170     0.4763
  data required time                                                                   0.4763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4763
  data arrival time                                                                   -0.7322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4506     0.4506
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/CLK (DFFX1)   0.1777   0.0000   0.4506 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/Q (DFFX1)   0.0387   0.2083   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[625] (net)     2   6.2628   0.0000   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1090/IN1 (MUX21X1)   0.0387  -0.0009 &   0.6580 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1090/Q (MUX21X1)   0.0439   0.0721   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n629 (net)     1   5.5012   0.0000   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/D (DFFX1)   0.0439  -0.0067 &   0.7234 f
  data arrival time                                                                    0.7234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5305     0.5305
  clock reconvergence pessimism                                            -0.0778     0.4527
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/CLK (DFFX1)   0.0000   0.4527 r
  library hold time                                                         0.0147     0.4674
  data required time                                                                   0.4674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4674
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/CLK (DFFX1)   0.1398   0.0000   0.4338 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/Q (DFFX1)   0.0395   0.2057   0.6395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[795] (net)     2   6.5807   0.0000   0.6395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U904/IN1 (MUX21X1)   0.0395   0.0001 &   0.6396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U904/Q (MUX21X1)   0.0411   0.0710   0.7106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n799 (net)     1   4.9567   0.0000   0.7106 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/D (DFFX1)   0.0411  -0.0067 &   0.7039 f
  data arrival time                                                                    0.7039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  clock reconvergence pessimism                                            -0.0914     0.4354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__255_/CLK (DFFX1)   0.0000   0.4354 r
  library hold time                                                         0.0126     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.7039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_/Q (DFFX1)   0.0441   0.2030   0.6205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[885] (net)     2   8.5707   0.0000   0.6205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U805/IN1 (MUX21X1)   0.0441  -0.0033 &   0.6172 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U805/Q (MUX21X1)   0.0395   0.0696   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n889 (net)     1   3.9470   0.0000   0.6868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_/D (DFFX1)   0.0395  -0.0037 &   0.6831 f
  data arrival time                                                                    0.6831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4859     0.4859
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__345_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0077     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.6831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.0972   0.0000   0.4206 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/Q (DFFX1)   0.0399   0.2002   0.6208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[393] (net)     2   6.6815   0.0000   0.6208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1354/IN1 (MUX21X1)   0.0399  -0.0009 &   0.6199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1354/Q (MUX21X1)   0.0415   0.0709   0.6908 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n397 (net)     1   4.8952   0.0000   0.6908 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/D (DFFX1)   0.0415  -0.0046 &   0.6863 f
  data arrival time                                                                    0.6863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4891     0.4891
  clock reconvergence pessimism                                            -0.0665     0.4227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.0000   0.4227 r
  library hold time                                                         0.0076     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_/CLK (DFFX1)   0.0972   0.0000   0.4223 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_/Q (DFFX1)   0.0418   0.2018   0.6240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[459] (net)     2   7.5352   0.0000   0.6240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1280/IN1 (MUX21X1)   0.0418  -0.0052 &   0.6188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1280/Q (MUX21X1)   0.0463   0.0746   0.6935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n463 (net)     1   6.3054   0.0000   0.6935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_/D (DFFX1)   0.0463  -0.0065 &   0.6870 f
  data arrival time                                                                    0.6870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4908     0.4908
  clock reconvergence pessimism                                            -0.0665     0.4244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__459_/CLK (DFFX1)   0.0000   0.4244 r
  library hold time                                                         0.0066     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.6870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/eaddr_tl_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  icache_1/eaddr_tl_r_reg_39_/CLK (DFFX1)                         0.2271    0.0000     0.4034 r
  icache_1/eaddr_tl_r_reg_39_/Q (DFFX1)                           0.0374    0.2114     0.6148 f
  icache_1/eaddr_tl_r[39] (net)                 2       5.7527              0.0000     0.6148 f
  icache_1/U296/IN2 (NAND2X0)                                     0.0374   -0.0012 &   0.6136 f
  icache_1/U296/QN (NAND2X0)                                      0.0750    0.0446     0.6583 r
  icache_1/n229 (net)                           1       5.0236              0.0000     0.6583 r
  icache_1/U297/IN2 (NAND2X2)                                     0.0750    0.0000 &   0.6583 r
  icache_1/U297/QN (NAND2X2)                                      0.0289    0.0250     0.6832 f
  icache_1/n482 (net)                           1       5.3331              0.0000     0.6832 f
  icache_1/eaddr_tl_r_reg_39_/D (DFFX1)                           0.0289   -0.0022 &   0.6811 f
  data arrival time                                                                    0.6811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  clock reconvergence pessimism                                            -0.0191     0.4034
  icache_1/eaddr_tl_r_reg_39_/CLK (DFFX1)                                   0.0000     0.4034 r
  library hold time                                                         0.0216     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/CLK (DFFX1)   0.1846   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/Q (DFFX1)   0.0387   0.2088   0.6614 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[965] (net)     2   6.2713   0.0000   0.6614 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U713/IN1 (MUX21X1)   0.0387  -0.0016 &   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U713/Q (MUX21X1)   0.0388   0.0680   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n969 (net)     1   3.7589   0.0000   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/D (DFFX1)   0.0388  -0.0007 &   0.7272 f
  data arrival time                                                                    0.7272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0164     0.4711
  data required time                                                                   0.4711
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4711
  data arrival time                                                                   -0.7272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_/CLK (DFFX1)   0.0938   0.0000   0.4330 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_/Q (DFFX1)   0.0372   0.1974   0.6304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[981] (net)     2   5.5242   0.0000   0.6304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U698/IN1 (MUX21X1)   0.0372   0.0001 &   0.6305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U698/Q (MUX21X1)   0.0395   0.0683   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n985 (net)     1   4.0132   0.0000   0.6988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_/D (DFFX1)   0.0395   0.0001 &   0.6988 f
  data arrival time                                                                    0.6988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5017     0.5017
  clock reconvergence pessimism                                            -0.0665     0.4353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__441_/CLK (DFFX1)   0.0000   0.4353 r
  library hold time                                                         0.0075     0.4428
  data required time                                                                   0.4428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4428
  data arrival time                                                                   -0.6988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0952   0.0000   0.4174 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/Q (DFFX1)   0.0419   0.2015   0.6189 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[504] (net)     2   7.5738   0.0000   0.6189 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/IN1 (MUX21X1)   0.0419  -0.0010 &   0.6178 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/Q (MUX21X1)   0.0406   0.0701   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n508 (net)     1   4.3611   0.0000   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/D (DFFX1)   0.0406  -0.0051 &   0.6829 f
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4858     0.4858
  clock reconvergence pessimism                                            -0.0665     0.4194
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0000   0.4194 r
  library hold time                                                         0.0075     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4207     0.4207
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.0972   0.0000   0.4207 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/Q (DFFX1)   0.0413   0.2014   0.6221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[488] (net)     2   7.3256   0.0000   0.6221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/IN1 (MUX21X1)   0.0413  -0.0039 &   0.6181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/Q (MUX21X1)   0.0450   0.0743   0.6924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n492 (net)     1   6.1915   0.0000   0.6924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/D (DFFX1)   0.0450  -0.0067 &   0.6857 f
  data arrival time                                                                    0.6857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4892     0.4892
  clock reconvergence pessimism                                            -0.0665     0.4228
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.0000   0.4228 r
  library hold time                                                         0.0069     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.6857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2561


  Startpoint: itlb_1/ppn_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  itlb_1/ppn_reg_5_/CLK (DFFX1)                                   0.2092    0.0000     0.3975 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                                     0.0464    0.2165     0.6140 f
  itlb_1/itlb_icache_o[5] (net)                 1       9.6667              0.0000     0.6140 f
  itlb_1/itlb_icache_o[5] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6140 f
  itlb_icache[5] (net)                                  9.6667              0.0000     0.6140 f
  icache_1/itlb_icache_data_resp_i[5] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6140 f
  icache_1/itlb_icache_data_resp_i[5] (net)             9.6667              0.0000     0.6140 f
  icache_1/U1171/IN2 (AO22X1)                                     0.0464   -0.0043 &   0.6097 f
  icache_1/U1171/Q (AO22X1)                                       0.0477    0.0924     0.7021 f
  icache_1/n2432 (net)                          1       7.6961              0.0000     0.7021 f
  icache_1/addr_tv_r_reg_17_/D (DFFX2)                            0.0477   -0.0051 &   0.6970 f
  data arrival time                                                                    0.6970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4373     0.4373
  clock reconvergence pessimism                                            -0.0141     0.4233
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)                                    0.0000     0.4233 r
  library hold time                                                         0.0177     0.4409
  data required time                                                                   0.4409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4409
  data arrival time                                                                   -0.6970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2561


  Startpoint: icache_1/eaddr_tl_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  icache_1/eaddr_tl_r_reg_35_/CLK (DFFX1)                         0.2271    0.0000     0.4035 r
  icache_1/eaddr_tl_r_reg_35_/Q (DFFX1)                           0.0389    0.2127     0.6162 f
  icache_1/eaddr_tl_r[35] (net)                 2       6.4201              0.0000     0.6162 f
  icache_1/U455/IN2 (NAND2X0)                                     0.0389   -0.0032 &   0.6131 f
  icache_1/U455/QN (NAND2X0)                                      0.0794    0.0470     0.6601 r
  icache_1/n390 (net)                           1       5.5441              0.0000     0.6601 r
  icache_1/U456/IN2 (NAND2X2)                                     0.0794    0.0000 &   0.6601 r
  icache_1/U456/QN (NAND2X2)                                      0.0287    0.0261     0.6862 f
  icache_1/n458 (net)                           1       5.9951              0.0000     0.6862 f
  icache_1/eaddr_tl_r_reg_35_/D (DFFX1)                           0.0287   -0.0048 &   0.6814 f
  data arrival time                                                                    0.6814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0191     0.4036
  icache_1/eaddr_tl_r_reg_35_/CLK (DFFX1)                                   0.0000     0.4036 r
  library hold time                                                         0.0217     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.6814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2561


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_/CLK (DFFX1)   0.1777   0.0000   0.4448 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_/Q (DFFX1)   0.0364   0.2064   0.6512 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[311] (net)     2   5.2657   0.0000   0.6512 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1441/IN1 (MUX21X1)   0.0364   0.0001 &   0.6512 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1441/Q (MUX21X1)   0.0413   0.0696   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n315 (net)     1   4.6203   0.0000   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_/D (DFFX1)   0.0413  -0.0025 &   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4468
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__311_/CLK (DFFX1)   0.0000   0.4468 r
  library hold time                                                         0.0153     0.4621
  data required time                                                                   0.4621
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4621
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.0952   0.0000   0.4114 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/Q (DFFX1)   0.0399   0.1999   0.6113 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[811] (net)     2   6.7023   0.0000   0.6113 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U887/IN1 (MUX21X1)   0.0399  -0.0005 &   0.6108 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U887/Q (MUX21X1)   0.0397   0.0690   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n815 (net)     1   4.0676   0.0000   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/D (DFFX1)   0.0397  -0.0027 &   0.6771 f
  data arrival time                                                                    0.6771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4797     0.4797
  clock reconvergence pessimism                                            -0.0665     0.4133
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                         0.0077     0.4209
  data required time                                                                   0.4209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4209
  data arrival time                                                                   -0.6771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4554     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_/CLK (DFFX1)   0.1476   0.0000   0.4554 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_/Q (DFFX1)   0.0362   0.2037   0.6591 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[89] (net)     2   5.1730   0.0000   0.6591 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1688/IN1 (MUX21X1)   0.0362   0.0000 &   0.6591 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1688/Q (MUX21X1)   0.0402   0.0686   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n93 (net)     1   4.2435   0.0000   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_/D (DFFX1)   0.0402  -0.0028 &   0.7250 f
  data arrival time                                                                    0.7250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5403     0.5403
  clock reconvergence pessimism                                            -0.0848     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__89_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0134     0.4688
  data required time                                                                   0.4688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4688
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.1288   0.0000   0.3943 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/Q (DFFX1)   0.0379   0.2034   0.5977 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2   5.8403   0.0000   0.5977 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U61/IN2 (MUX21X1)   0.0379   0.0001 &   0.5977 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U61/Q (MUX21X1)   0.0354   0.0660   0.6637 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   2.6463   0.0000   0.6637 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/D (DFFX1)   0.0354   0.0000 &   0.6637 f
  data arrival time                                                                    0.6637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5200     0.5200
  clock reconvergence pessimism                                            -0.1257     0.3943
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.0000   0.3943 r
  library hold time                                                         0.0132     0.4075
  data required time                                                                   0.4075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4075
  data arrival time                                                                   -0.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_/CLK (DFFX1)   0.1376   0.0000   0.4481 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_/Q (DFFX1)   0.0362   0.2028   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[886] (net)     2   5.1300   0.0000   0.6508 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U800/IN1 (MUX21X1)   0.0362   0.0001 &   0.6509 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U800/Q (MUX21X1)   0.0377   0.0667   0.7176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n890 (net)     1   3.4104   0.0000   0.7176 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_/D (DFFX1)   0.0377   0.0000 &   0.7176 f
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0842     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__347_/CLK (DFFX1)   0.0000   0.4481 r
  library hold time                                                         0.0132     0.4614
  data required time                                                                   0.4614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4614
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/CLK (DFFX1)   0.0934   0.0000   0.4320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/Q (DFFX1)   0.0383   0.1983   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[776] (net)     2   6.0164   0.0000   0.6303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U926/IN1 (MUX21X1)   0.0383  -0.0007 &   0.6296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U926/Q (MUX21X1)   0.0393   0.0684   0.6980 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n780 (net)     1   3.9453   0.0000   0.6980 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/D (DFFX1)   0.0393   0.0001 &   0.6981 f
  data arrival time                                                                    0.6981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5008     0.5008
  clock reconvergence pessimism                                            -0.0665     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/CLK (DFFX1)   0.0000   0.4343 r
  library hold time                                                         0.0075     0.4418
  data required time                                                                   0.4418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4418
  data arrival time                                                                   -0.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/CLK (DFFX1)   0.1850   0.0000   0.4581 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/Q (DFFX1)   0.0383   0.2086   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1020] (net)     2   6.0974   0.0000   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U651/IN1 (MUX21X1)   0.0383   0.0000 &   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U651/Q (MUX21X1)   0.0372   0.0667   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1024 (net)     1   3.2109   0.0000   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/D (DFFX1)   0.0372   0.0000 &   0.7334 f
  data arrival time                                                                    0.7334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0168     0.4772
  data required time                                                                   0.4772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4772
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_/CLK (DFFX1)   0.0972   0.0000   0.4209 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_/Q (DFFX1)   0.0410   0.2011   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[64] (net)     2   7.1611   0.0000   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1719/IN1 (MUX21X1)   0.0410  -0.0043 &   0.6177 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1719/Q (MUX21X1)   0.0437   0.0724   0.6901 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n68 (net)     1   5.4208   0.0000   0.6901 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_/D (DFFX1)   0.0437  -0.0037 &   0.6864 f
  data arrival time                                                                    0.6864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4895     0.4895
  clock reconvergence pessimism                                            -0.0665     0.4230
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__64_/CLK (DFFX1)   0.0000   0.4230 r
  library hold time                                                         0.0072     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.6864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/CLK (DFFX1)   0.0952   0.0000   0.4112 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/Q (DFFX1)   0.0406   0.2004   0.6116 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[617] (net)     2   6.9837   0.0000   0.6116 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1102/IN1 (MUX21X1)   0.0406   0.0001 &   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1102/Q (MUX21X1)   0.0359   0.0660   0.6777 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n621 (net)     1   2.7406   0.0000   0.6777 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/D (DFFX1)   0.0359   0.0000 &   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4795     0.4795
  clock reconvergence pessimism                                            -0.0665     0.4130
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__77_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                         0.0084     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4572     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/CLK (DFFX1)   0.1850   0.0000   0.4572 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/Q (DFFX1)   0.0429   0.2121   0.6693 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[766] (net)     2   8.0961   0.0000   0.6693 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U933/IN1 (MUX21X1)   0.0429  -0.0015 &   0.6679 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U933/Q (MUX21X1)   0.0395   0.0694   0.7372 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n770 (net)     1   3.9518   0.0000   0.7372 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/D (DFFX1)   0.0395  -0.0052 &   0.7320 f
  data arrival time                                                                    0.7320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5373     0.5373
  clock reconvergence pessimism                                            -0.0778     0.4595
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__227_/CLK (DFFX1)   0.0000   0.4595 r
  library hold time                                                         0.0162     0.4757
  data required time                                                                   0.4757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4757
  data arrival time                                                                   -0.7320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.1527   0.0000   0.4592 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/Q (DFFX1)   0.0389   0.2063   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[468] (net)     2   6.3112   0.0000   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1266/IN1 (MUX21X1)   0.0389  -0.0018 &   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1266/Q (MUX21X1)   0.0378   0.0672   0.7309 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n472 (net)     1   3.4070   0.0000   0.7309 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/D (DFFX1)   0.0378  -0.0011 &   0.7298 f
  data arrival time                                                                    0.7298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5441     0.5441
  clock reconvergence pessimism                                            -0.0849     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0143     0.4736
  data required time                                                                   0.4736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4736
  data arrival time                                                                   -0.7298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/CLK (DFFX1)   0.1777   0.0000   0.4521 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/Q (DFFX1)   0.0396   0.2090   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[305] (net)     2   6.6746   0.0000   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1448/IN1 (MUX21X1)   0.0396  -0.0007 &   0.6604 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1448/Q (MUX21X1)   0.0403   0.0694   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n309 (net)     1   4.2781   0.0000   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/D (DFFX1)   0.0403  -0.0038 &   0.7260 f
  data arrival time                                                                    0.7260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  clock reconvergence pessimism                                            -0.0778     0.4543
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/CLK (DFFX1)   0.0000   0.4543 r
  library hold time                                                         0.0155     0.4698
  data required time                                                                   0.4698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4698
  data arrival time                                                                   -0.7260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.1777   0.0000   0.4392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/Q (DFFX1)   0.0403   0.2096   0.6487 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[861] (net)     2   6.9579   0.0000   0.6487 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U829/IN1 (MUX21X1)   0.0403  -0.0012 &   0.6475 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U829/Q (MUX21X1)   0.0401   0.0694   0.7169 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n865 (net)     1   4.1990   0.0000   0.7169 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/D (DFFX1)   0.0401  -0.0040 &   0.7129 f
  data arrival time                                                                    0.7129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5188     0.5188
  clock reconvergence pessimism                                            -0.0778     0.4411
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__322_/CLK (DFFX1)   0.0000   0.4411 r
  library hold time                                                         0.0155     0.4566
  data required time                                                                   0.4566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4566
  data arrival time                                                                   -0.7129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_/CLK (DFFX1)   0.1777   0.0000   0.4508 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_/Q (DFFX1)   0.0408   0.2100   0.6608 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[377] (net)     2   7.1656   0.0000   0.6608 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1368/IN1 (MUX21X1)   0.0408  -0.0009 &   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1368/Q (MUX21X1)   0.0396   0.0691   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n381 (net)     1   4.0111   0.0000   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_/D (DFFX1)   0.0396  -0.0040 &   0.7249 f
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  clock reconvergence pessimism                                            -0.0778     0.4529
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__377_/CLK (DFFX1)   0.0000   0.4529 r
  library hold time                                                         0.0157     0.4686
  data required time                                                                   0.4686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4686
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/eaddr_tl_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                         0.2275    0.0000     0.4040 r
  icache_1/eaddr_tl_r_reg_47_/Q (DFFX1)                           0.0374    0.2115     0.6155 f
  icache_1/eaddr_tl_r[47] (net)                 2       5.7765              0.0000     0.6155 f
  icache_1/U290/IN2 (NAND2X0)                                     0.0374   -0.0010 &   0.6145 f
  icache_1/U290/QN (NAND2X0)                                      0.0758    0.0451     0.6596 r
  icache_1/n223 (net)                           1       5.1297              0.0000     0.6596 r
  icache_1/U1387/IN2 (NAND2X2)                                    0.0758    0.0000 &   0.6596 r
  icache_1/U1387/QN (NAND2X2)                                     0.0260    0.0239     0.6835 f
  icache_1/n530 (net)                           1       4.4586              0.0000     0.6835 f
  icache_1/eaddr_tl_r_reg_47_/D (DFFX1)                           0.0260   -0.0008 &   0.6827 f
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0191     0.4041
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                                   0.0000     0.4041 r
  library hold time                                                         0.0223     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.0935   0.0000   0.4344 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/Q (DFFX1)   0.0434   0.2023   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[12] (net)     2   8.2536   0.0000   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1776/IN1 (MUX21X1)   0.0434  -0.0053 &   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1776/Q (MUX21X1)   0.0420   0.0715   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n16 (net)     1   4.8188   0.0000   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/D (DFFX1)   0.0420  -0.0028 &   0.7001 f
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4368
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.0000   0.4368 r
  library hold time                                                         0.0070     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/Q (DFFX1)   0.0365   0.2064   0.6574 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[793] (net)     2   5.3021   0.0000   0.6574 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U903/IN1 (MUX21X1)   0.0365   0.0000 &   0.6574 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U903/Q (MUX21X1)   0.0398   0.0684   0.7258 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n797 (net)     1   4.1258   0.0000   0.7258 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/D (DFFX1)   0.0398  -0.0008 &   0.7250 f
  data arrival time                                                                    0.7250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  clock reconvergence pessimism                                            -0.0778     0.4531
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0156     0.4687
  data required time                                                                   0.4687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4687
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.1376   0.0000   0.4482 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/Q (DFFX1)   0.0368   0.2033   0.6515 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[47] (net)     2   5.4125   0.0000   0.6515 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/IN1 (MUX21X1)   0.0368  -0.0010 &   0.6505 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/Q (MUX21X1)   0.0382   0.0672   0.7177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n51 (net)     1   3.5812   0.0000   0.7177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/D (DFFX1)   0.0382   0.0000 &   0.7178 f
  data arrival time                                                                    0.7178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0842     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.0000   0.4483 r
  library hold time                                                         0.0131     0.4614
  data required time                                                                   0.4614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4614
  data arrival time                                                                   -0.7178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4591     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_/CLK (DFFX1)   0.1527   0.0000   0.4591 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_/Q (DFFX1)   0.0397   0.2069   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[744] (net)     2   6.6678   0.0000   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U958/IN1 (MUX21X1)   0.0397  -0.0018 &   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U958/Q (MUX21X1)   0.0399   0.0691   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n748 (net)     1   4.1399   0.0000   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_/D (DFFX1)   0.0399  -0.0041 &   0.7292 f
  data arrival time                                                                    0.7292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0849     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__205_/CLK (DFFX1)   0.0000   0.4591 r
  library hold time                                                         0.0138     0.4729
  data required time                                                                   0.4729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4729
  data arrival time                                                                   -0.7292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/CLK (DFFX1)   0.0952   0.0000   0.4177 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/Q (DFFX1)   0.0402   0.2001   0.6178 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[180] (net)     2   6.8159   0.0000   0.6178 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1589/IN1 (MUX21X1)   0.0402  -0.0005 &   0.6173 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1589/Q (MUX21X1)   0.0384   0.0680   0.6853 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n184 (net)     1   3.6065   0.0000   0.6853 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/D (DFFX1)   0.0384  -0.0013 &   0.6840 f
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4862     0.4862
  clock reconvergence pessimism                                            -0.0665     0.4197
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__180_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                         0.0079     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.0952   0.0000   0.4176 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/Q (DFFX1)   0.0382   0.1985   0.6161 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[186] (net)     2   5.9622   0.0000   0.6161 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1583/IN1 (MUX21X1)   0.0382   0.0001 &   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1583/Q (MUX21X1)   0.0385   0.0677   0.6839 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n190 (net)     1   3.6590   0.0000   0.6839 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/D (DFFX1)   0.0385   0.0000 &   0.6839 f
  data arrival time                                                                    0.6839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4861     0.4861
  clock reconvergence pessimism                                            -0.0665     0.4196
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                         0.0079     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.6839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_/CLK (DFFX1)   0.1375   0.0000   0.4478 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_/Q (DFFX1)   0.0393   0.2053   0.6531 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[222] (net)     2   6.4938   0.0000   0.6531 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1540/IN1 (MUX21X1)   0.0393  -0.0014 &   0.6517 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1540/Q (MUX21X1)   0.0362   0.0661   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n226 (net)     1   2.8652   0.0000   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_/D (DFFX1)   0.0362   0.0000 &   0.7178 f
  data arrival time                                                                    0.7178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  clock reconvergence pessimism                                            -0.0842     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__222_/CLK (DFFX1)   0.0000   0.4478 r
  library hold time                                                         0.0136     0.4614
  data required time                                                                   0.4614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4614
  data arrival time                                                                   -0.7178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/CLK (DFFX1)   0.1850   0.0000   0.4570 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/Q (DFFX1)   0.0382   0.2085   0.6656 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[330] (net)     2   6.0806   0.0000   0.6656 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1420/IN1 (MUX21X1)   0.0382  -0.0008 &   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1420/Q (MUX21X1)   0.0426   0.0710   0.7357 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n334 (net)     1   5.0588   0.0000   0.7357 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/D (DFFX1)   0.0426  -0.0045 &   0.7312 f
  data arrival time                                                                    0.7312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5371     0.5371
  clock reconvergence pessimism                                            -0.0778     0.4593
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/CLK (DFFX1)   0.0000   0.4593 r
  library hold time                                                         0.0155     0.4748
  data required time                                                                   0.4748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4748
  data arrival time                                                                   -0.7312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.1475   0.0000   0.4557 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/Q (DFFX1)   0.0369   0.2042   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[932] (net)     2   5.4378   0.0000   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U750/IN1 (MUX21X1)   0.0369   0.0000 &   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U750/Q (MUX21X1)   0.0371   0.0663   0.7262 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n936 (net)     1   3.2013   0.0000   0.7262 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/D (DFFX1)   0.0371   0.0000 &   0.7263 f
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5406     0.5406
  clock reconvergence pessimism                                            -0.0848     0.4558
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0000   0.4558 r
  library hold time                                                         0.0141     0.4698
  data required time                                                                   0.4698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4698
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/Q (DFFX1)   0.0382   0.1988   0.6217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[432] (net)     2   5.9746   0.0000   0.6217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/IN1 (MUX21X1)   0.0382   0.0001 &   0.6218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/Q (MUX21X1)   0.0394   0.0684   0.6902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n436 (net)     1   3.9715   0.0000   0.6902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/D (DFFX1)   0.0394  -0.0008 &   0.6894 f
  data arrival time                                                                    0.6894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4915     0.4915
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0080     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.6894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_/CLK (DFFX1)   0.0952   0.0000   0.4112 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_/Q (DFFX1)   0.0407   0.2006   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[77] (net)     2   7.0559   0.0000   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1704/IN1 (MUX21X1)   0.0407   0.0000 &   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1704/Q (MUX21X1)   0.0359   0.0661   0.6779 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n81 (net)     1   2.7432   0.0000   0.6779 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_/D (DFFX1)   0.0359   0.0000 &   0.6779 f
  data arrival time                                                                    0.6779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4796     0.4796
  clock reconvergence pessimism                                            -0.0665     0.4131
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__77_/CLK (DFFX1)   0.0000   0.4131 r
  library hold time                                                         0.0084     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/Q (DFFX1)   0.0380   0.2084   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[485] (net)     2   5.9934   0.0000   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1248/IN1 (MUX21X1)   0.0380   0.0000 &   0.6666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1248/Q (MUX21X1)   0.0376   0.0669   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n489 (net)     1   3.3514   0.0000   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/D (DFFX1)   0.0376   0.0000 &   0.7335 f
  data arrival time                                                                    0.7335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0167     0.4771
  data required time                                                                   0.4771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4771
  data arrival time                                                                   -0.7335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4328     0.4328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/CLK (DFFX1)   0.1398   0.0000   0.4328 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/Q (DFFX1)   0.0394   0.2056   0.6384 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[141] (net)     2   6.5200   0.0000   0.6384 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1634/IN1 (MUX21X1)   0.0394  -0.0002 &   0.6382 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1634/Q (MUX21X1)   0.0365   0.0663   0.7044 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n145 (net)     1   2.9512   0.0000   0.7044 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/D (DFFX1)   0.0365   0.0000 &   0.7045 f
  data arrival time                                                                    0.7045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  clock reconvergence pessimism                                            -0.0914     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__141_/CLK (DFFX1)   0.0000   0.4343 r
  library hold time                                                         0.0137     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.7045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/CLK (DFFX1)   0.1777   0.0000   0.4508 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/Q (DFFX1)   0.0392   0.2087   0.6595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[364] (net)     2   6.4940   0.0000   0.6595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1382/IN1 (MUX21X1)   0.0392  -0.0005 &   0.6590 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1382/Q (MUX21X1)   0.0404   0.0694   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n368 (net)     1   4.2932   0.0000   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/D (DFFX1)   0.0404  -0.0035 &   0.7249 f
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  clock reconvergence pessimism                                            -0.0778     0.4529
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/CLK (DFFX1)   0.0000   0.4529 r
  library hold time                                                         0.0155     0.4684
  data required time                                                                   0.4684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4684
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.1777   0.0000   0.4392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/Q (DFFX1)   0.0436   0.2119   0.6511 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[271] (net)     2   8.3835   0.0000   0.6511 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1486/IN1 (MUX21X1)   0.0436  -0.0043 &   0.6468 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1486/Q (MUX21X1)   0.0402   0.0701   0.7169 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n275 (net)     1   4.2025   0.0000   0.7169 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/D (DFFX1)   0.0402  -0.0038 &   0.7131 f
  data arrival time                                                                    0.7131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5189     0.5189
  clock reconvergence pessimism                                            -0.0778     0.4411
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0000   0.4411 r
  library hold time                                                         0.0155     0.4566
  data required time                                                                   0.4566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4566
  data arrival time                                                                   -0.7131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/CLK (DFFX1)   0.1777   0.0000   0.4482 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/Q (DFFX1)   0.0416   0.2106   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[229] (net)     2   7.5287   0.0000   0.6589 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1532/IN1 (MUX21X1)   0.0416  -0.0033 &   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1532/Q (MUX21X1)   0.0396   0.0692   0.7248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n233 (net)     1   3.9985   0.0000   0.7248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/D (DFFX1)   0.0396  -0.0023 &   0.7225 f
  data arrival time                                                                    0.7225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5281     0.5281
  clock reconvergence pessimism                                            -0.0778     0.4503
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__229_/CLK (DFFX1)   0.0000   0.4503 r
  library hold time                                                         0.0157     0.4660
  data required time                                                                   0.4660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4660
  data arrival time                                                                   -0.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/CLK (DFFX1)   0.1777   0.0000   0.4455 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/Q (DFFX1)   0.0383   0.2079   0.6534 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[288] (net)     2   6.0957   0.0000   0.6534 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1466/IN1 (MUX21X1)   0.0383  -0.0009 &   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1466/Q (MUX21X1)   0.0398   0.0688   0.7213 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n292 (net)     1   4.1156   0.0000   0.7213 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/D (DFFX1)   0.0398  -0.0017 &   0.7196 f
  data arrival time                                                                    0.7196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5253     0.5253
  clock reconvergence pessimism                                            -0.0778     0.4475
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/CLK (DFFX1)   0.0000   0.4475 r
  library hold time                                                         0.0156     0.4631
  data required time                                                                   0.4631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4631
  data arrival time                                                                   -0.7196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/CLK (DFFX1)   0.1777   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/Q (DFFX1)   0.0374   0.2072   0.6557 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[853] (net)     2   5.7251   0.0000   0.6557 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U837/IN1 (MUX21X1)   0.0374   0.0001 &   0.6557 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U837/Q (MUX21X1)   0.0396   0.0684   0.7241 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n857 (net)     1   4.0272   0.0000   0.7241 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/D (DFFX1)   0.0396  -0.0014 &   0.7227 f
  data arrival time                                                                    0.7227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/CLK (DFFX1)   0.0000   0.4505 r
  library hold time                                                         0.0157     0.4662
  data required time                                                                   0.4662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4662
  data arrival time                                                                   -0.7227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_/CLK (DFFX1)   0.1398   0.0000   0.4320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_/Q (DFFX1)   0.0393   0.2055   0.6375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[301] (net)     2   6.4655   0.0000   0.6375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1455/IN1 (MUX21X1)   0.0393  -0.0014 &   0.6361 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1455/Q (MUX21X1)   0.0426   0.0712   0.7073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n305 (net)     1   5.0508   0.0000   0.7073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_/D (DFFX1)   0.0426  -0.0050 &   0.7023 f
  data arrival time                                                                    0.7023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0914     0.4335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__301_/CLK (DFFX1)   0.0000   0.4335 r
  library hold time                                                         0.0122     0.4457
  data required time                                                                   0.4457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4457
  data arrival time                                                                   -0.7023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/CLK (DFFX1)   0.0952   0.0000   0.4123 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/Q (DFFX1)   0.0383   0.1986   0.6108 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[124] (net)     2   6.0176   0.0000   0.6108 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1652/IN1 (MUX21X1)   0.0383  -0.0011 &   0.6098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1652/Q (MUX21X1)   0.0395   0.0685   0.6783 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n128 (net)     1   4.0133   0.0000   0.6783 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/D (DFFX1)   0.0395   0.0001 &   0.6784 f
  data arrival time                                                                    0.6784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4806     0.4806
  clock reconvergence pessimism                                            -0.0665     0.4142
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/CLK (DFFX1)   0.0000   0.4142 r
  library hold time                                                         0.0077     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4597     0.4597
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)   0.1527   0.0000   0.4597 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/Q (DFFX1)   0.0367   0.2045   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[251] (net)     2   5.3574   0.0000   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1507/IN1 (MUX21X1)   0.0367   0.0000 &   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1507/Q (MUX21X1)   0.0390   0.0678   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n255 (net)     1   3.8428   0.0000   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/D (DFFX1)   0.0390  -0.0017 &   0.7303 f
  data arrival time                                                                    0.7303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5446     0.5446
  clock reconvergence pessimism                                            -0.0849     0.4597
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)   0.0000   0.4597 r
  library hold time                                                         0.0140     0.4737
  data required time                                                                   0.4737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4737
  data arrival time                                                                   -0.7303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/CLK (DFFX1)   0.1044   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/Q (DFFX1)   0.0397   0.2012   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[330] (net)     2   6.6249   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1423/IN1 (MUX21X1)   0.0397  -0.0010 &   0.6291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1423/Q (MUX21X1)   0.0438   0.0722   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n334 (net)     1   5.4560   0.0000   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/D (DFFX1)   0.0438  -0.0063 &   0.6950 f
  data arrival time                                                                    0.6950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5218     0.5218
  clock reconvergence pessimism                                            -0.0914     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__330_/CLK (DFFX1)   0.0000   0.4304 r
  library hold time                                                         0.0081     0.4385
  data required time                                                                   0.4385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4385
  data arrival time                                                                   -0.6950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4207     0.4207
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_/CLK (DFFX1)   0.0972   0.0000   0.4207 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_/Q (DFFX1)   0.0427   0.2024   0.6230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[338] (net)     2   7.9266   0.0000   0.6230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1414/IN1 (MUX21X1)   0.0427  -0.0010 &   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1414/Q (MUX21X1)   0.0429   0.0727   0.6947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n342 (net)     1   5.4026   0.0000   0.6947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_/D (DFFX1)   0.0429  -0.0081 &   0.6866 f
  data arrival time                                                                    0.6866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4892     0.4892
  clock reconvergence pessimism                                            -0.0665     0.4227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__338_/CLK (DFFX1)   0.0000   0.4227 r
  library hold time                                                         0.0073     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.6866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4260     0.4260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_/CLK (DFFX1)   0.1212   0.0000   0.4260 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_/Q (DFFX1)   0.0371   0.2016   0.6277 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[607] (net)     2   5.5101   0.0000   0.6277 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1114/IN1 (MUX21X1)   0.0371   0.0001 &   0.6277 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1114/Q (MUX21X1)   0.0394   0.0682   0.6959 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n611 (net)     1   3.9862   0.0000   0.6959 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_/D (DFFX1)   0.0394   0.0001 &   0.6960 f
  data arrival time                                                                    0.6960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4947     0.4947
  clock reconvergence pessimism                                            -0.0665     0.4282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__67_/CLK (DFFX1)   0.0000   0.4282 r
  library hold time                                                         0.0112     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.6960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_/Q (DFFX1)   0.0380   0.2077   0.6585 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[898] (net)     2   5.9462   0.0000   0.6585 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U786/IN1 (MUX21X1)   0.0380  -0.0009 &   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U786/Q (MUX21X1)   0.0400   0.0689   0.7265 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n902 (net)     1   4.1795   0.0000   0.7265 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_/D (DFFX1)   0.0400  -0.0013 &   0.7252 f
  data arrival time                                                                    0.7252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  clock reconvergence pessimism                                            -0.0778     0.4530
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__359_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0156     0.4686
  data required time                                                                   0.4686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4686
  data arrival time                                                                   -0.7252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_/CLK (DFFX1)   0.1398   0.0000   0.4341 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_/Q (DFFX1)   0.0441   0.2091   0.6432 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[911] (net)     2   8.5706   0.0000   0.6432 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U776/IN1 (MUX21X1)   0.0441  -0.0030 &   0.6402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U776/Q (MUX21X1)   0.0400   0.0710   0.7112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n915 (net)     1   4.5587   0.0000   0.7112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_/D (DFFX1)   0.0400  -0.0061 &   0.7052 f
  data arrival time                                                                    0.7052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  clock reconvergence pessimism                                            -0.0914     0.4357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__371_/CLK (DFFX1)   0.0000   0.4357 r
  library hold time                                                         0.0128     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.7052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.0972   0.0000   0.4233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/Q (DFFX1)   0.0392   0.1996   0.6229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[472] (net)     2   6.3855   0.0000   0.6229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/IN1 (MUX21X1)   0.0392  -0.0020 &   0.6209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/Q (MUX21X1)   0.0402   0.0696   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n476 (net)     1   4.4032   0.0000   0.6905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/D (DFFX1)   0.0402  -0.0006 &   0.6899 f
  data arrival time                                                                    0.6899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  clock reconvergence pessimism                                            -0.0665     0.4254
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.0000   0.4254 r
  library hold time                                                         0.0079     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/CLK (DFFX1)   0.1382   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/Q (DFFX1)   0.0455   0.2099   0.6583 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[116] (net)     2   9.2030   0.0000   0.6583 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1658/IN1 (MUX21X1)   0.0455  -0.0052 &   0.6531 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1658/Q (MUX21X1)   0.0484   0.0770   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n120 (net)     1   6.9988   0.0000   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/D (DFFX1)   0.0484  -0.0143 &   0.7158 f
  data arrival time                                                                    0.7158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  clock reconvergence pessimism                                            -0.0842     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/CLK (DFFX1)   0.0000   0.4485 r
  library hold time                                                         0.0107     0.4592
  data required time                                                                   0.4592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4592
  data arrival time                                                                   -0.7158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_/CLK (DFFX1)   0.1777   0.0000   0.4475 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_/Q (DFFX1)   0.0390   0.2085   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[300] (net)     2   6.4144   0.0000   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1453/IN1 (MUX21X1)   0.0390  -0.0011 &   0.6550 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1453/Q (MUX21X1)   0.0442   0.0724   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n304 (net)     1   5.5985   0.0000   0.7274 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_/D (DFFX1)   0.0442  -0.0065 &   0.7208 f
  data arrival time                                                                    0.7208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5273     0.5273
  clock reconvergence pessimism                                            -0.0778     0.4496
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__300_/CLK (DFFX1)   0.0000   0.4496 r
  library hold time                                                         0.0146     0.4642
  data required time                                                                   0.4642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4642
  data arrival time                                                                   -0.7208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.0972   0.0000   0.4215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/Q (DFFX1)   0.0422   0.2020   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[3] (net)     2   7.7211   0.0000   0.6235 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1786/IN1 (MUX21X1)   0.0422  -0.0032 &   0.6204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1786/Q (MUX21X1)   0.0437   0.0726   0.6930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n7 (net)     1   5.4144   0.0000   0.6930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/D (DFFX1)   0.0437  -0.0056 &   0.6874 f
  data arrival time                                                                    0.6874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4901     0.4901
  clock reconvergence pessimism                                            -0.0665     0.4236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.0000   0.4236 r
  library hold time                                                         0.0072     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.6874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4602     0.4602
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.1527   0.0000   0.4602 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/Q (DFFX1)   0.0402   0.2074   0.6676 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[945] (net)     2   6.8919   0.0000   0.6676 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U735/IN1 (MUX21X1)   0.0402  -0.0029 &   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U735/Q (MUX21X1)   0.0369   0.0668   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n949 (net)     1   3.0997   0.0000   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/D (DFFX1)   0.0369   0.0000 &   0.7315 f
  data arrival time                                                                    0.7315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5452     0.5452
  clock reconvergence pessimism                                            -0.0849     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.0000   0.4603 r
  library hold time                                                         0.0145     0.4748
  data required time                                                                   0.4748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4748
  data arrival time                                                                   -0.7315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.0952   0.0000   0.4118 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/Q (DFFX1)   0.0408   0.2006   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[254] (net)     2   7.0949   0.0000   0.6124 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1507/IN1 (MUX21X1)   0.0408  -0.0013 &   0.6111 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1507/Q (MUX21X1)   0.0374   0.0673   0.6784 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n258 (net)     1   3.2540   0.0000   0.6784 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/D (DFFX1)   0.0374   0.0000 &   0.6784 f
  data arrival time                                                                    0.6784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4137
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0081     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.1796   0.0000   0.4523 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/Q (DFFX1)   0.0400   0.2095   0.6618 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[417] (net)     2   6.8373   0.0000   0.6618 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1324/IN1 (MUX21X1)   0.0400  -0.0008 &   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1324/Q (MUX21X1)   0.0418   0.0707   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n421 (net)     1   4.7831   0.0000   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/D (DFFX1)   0.0418  -0.0053 &   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0778     0.4545
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0000   0.4545 r
  library hold time                                                         0.0153     0.4698
  data required time                                                                   0.4698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4698
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4580     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/CLK (DFFX1)   0.1850   0.0000   0.4580 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/Q (DFFX1)   0.0391   0.2092   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[227] (net)     2   6.4537   0.0000   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1534/IN1 (MUX21X1)   0.0391   0.0000 &   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1534/Q (MUX21X1)   0.0369   0.0665   0.7338 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n231 (net)     1   3.0850   0.0000   0.7338 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/D (DFFX1)   0.0369   0.0000 &   0.7338 f
  data arrival time                                                                    0.7338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5381     0.5381
  clock reconvergence pessimism                                            -0.0778     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__227_/CLK (DFFX1)   0.0000   0.4603 r
  library hold time                                                         0.0168     0.4771
  data required time                                                                   0.4771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4771
  data arrival time                                                                   -0.7338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/CLK (DFFX1)   0.1777   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/Q (DFFX1)   0.0406   0.2098   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[170] (net)     2   7.0819   0.0000   0.6629 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1598/IN1 (MUX21X1)   0.0406  -0.0036 &   0.6594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1598/Q (MUX21X1)   0.0429   0.0717   0.7310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n174 (net)     1   5.1489   0.0000   0.7310 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/D (DFFX1)   0.0429  -0.0041 &   0.7269 f
  data arrival time                                                                    0.7269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5331     0.5331
  clock reconvergence pessimism                                            -0.0778     0.4553
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__170_/CLK (DFFX1)   0.0000   0.4553 r
  library hold time                                                         0.0149     0.4702
  data required time                                                                   0.4702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4702
  data arrival time                                                                   -0.7269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_/CLK (DFFX1)   0.1398   0.0000   0.4345 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_/Q (DFFX1)   0.0385   0.2049   0.6393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[562] (net)     2   6.1432   0.0000   0.6393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1164/IN1 (MUX21X1)   0.0385   0.0000 &   0.6394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1164/Q (MUX21X1)   0.0366   0.0670   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n566 (net)     1   3.3308   0.0000   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_/D (DFFX1)   0.0366   0.0000 &   0.7064 f
  data arrival time                                                                    0.7064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5274     0.5274
  clock reconvergence pessimism                                            -0.0914     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__22_/CLK (DFFX1)   0.0000   0.4360 r
  library hold time                                                         0.0137     0.4497
  data required time                                                                   0.4497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4497
  data arrival time                                                                   -0.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0972   0.0000   0.4204 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/Q (DFFX1)   0.0461   0.2047   0.6250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[775] (net)     2   9.4286   0.0000   0.6250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U927/IN1 (MUX21X1)   0.0461  -0.0079 &   0.6172 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U927/Q (MUX21X1)   0.0489   0.0775   0.6947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n779 (net)     1   7.1726   0.0000   0.6947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/D (DFFX1)   0.0489  -0.0094 &   0.6853 f
  data arrival time                                                                    0.6853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4889     0.4889
  clock reconvergence pessimism                                            -0.0665     0.4224
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__235_/CLK (DFFX1)   0.0000   0.4224 r
  library hold time                                                         0.0061     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.6853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_/CLK (DFFX1)   0.0952   0.0000   0.4118 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_/Q (DFFX1)   0.0433   0.2024   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[588] (net)     2   8.1842   0.0000   0.6142 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1134/IN1 (MUX21X1)   0.0433  -0.0031 &   0.6111 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1134/Q (MUX21X1)   0.0394   0.0694   0.6804 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n592 (net)     1   3.9174   0.0000   0.6804 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_/D (DFFX1)   0.0394  -0.0023 &   0.6781 f
  data arrival time                                                                    0.6781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4137
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__48_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0077     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4299     0.4299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_/CLK (DFFX1)   0.1045   0.0000   0.4299 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_/Q (DFFX1)   0.0409   0.2021   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[743] (net)     2   7.1325   0.0000   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U963/IN1 (MUX21X1)   0.0409  -0.0013 &   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U963/Q (MUX21X1)   0.0435   0.0722   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n747 (net)     1   5.3627   0.0000   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_/D (DFFX1)   0.0435  -0.0067 &   0.6962 f
  data arrival time                                                                    0.6962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  clock reconvergence pessimism                                            -0.0914     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__203_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0081     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.6962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/CLK (DFFX1)   0.1164   0.0000   0.4346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/Q (DFFX1)   0.0410   0.2041   0.6387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[261] (net)     2   7.1934   0.0000   0.6387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1500/IN1 (MUX21X1)   0.0410  -0.0031 &   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1500/Q (MUX21X1)   0.0415   0.0707   0.7062 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n265 (net)     1   4.6817   0.0000   0.7062 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/D (DFFX1)   0.0415  -0.0033 &   0.7030 f
  data arrival time                                                                    0.7030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5275     0.5275
  clock reconvergence pessimism                                            -0.0914     0.4361
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/CLK (DFFX1)   0.0000   0.4361 r
  library hold time                                                         0.0101     0.4462
  data required time                                                                   0.4462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4462
  data arrival time                                                                   -0.7030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4591     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.1527   0.0000   0.4591 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/Q (DFFX1)   0.0372   0.2049   0.6639 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1026] (net)     2   5.5732   0.0000   0.6639 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/IN1 (MUX21X1)   0.0372  -0.0009 &   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/Q (MUX21X1)   0.0396   0.0684   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1030 (net)     1   4.0395   0.0000   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/D (DFFX1)   0.0396  -0.0017 &   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0849     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.0000   0.4591 r
  library hold time                                                         0.0139     0.4730
  data required time                                                                   0.4730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4730
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.0952   0.0000   0.4165 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/Q (DFFX1)   0.0419   0.2015   0.6180 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[968] (net)     2   7.5548   0.0000   0.6180 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U713/IN1 (MUX21X1)   0.0419  -0.0032 &   0.6148 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U713/Q (MUX21X1)   0.0410   0.0704   0.6852 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n972 (net)     1   4.5034   0.0000   0.6852 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/D (DFFX1)   0.0410  -0.0025 &   0.6827 f
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4850     0.4850
  clock reconvergence pessimism                                            -0.0665     0.4185
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.0000   0.4185 r
  library hold time                                                         0.0074     0.4259
  data required time                                                                   0.4259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4259
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_/CLK (DFFX1)   0.1475   0.0000   0.4557 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_/Q (DFFX1)   0.0367   0.2040   0.6597 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[247] (net)     2   5.3559   0.0000   0.6597 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1513/IN1 (MUX21X1)   0.0367   0.0001 &   0.6597 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1513/Q (MUX21X1)   0.0382   0.0672   0.7269 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n251 (net)     1   3.5675   0.0000   0.7269 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_/D (DFFX1)   0.0382  -0.0006 &   0.7263 f
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5405     0.5405
  clock reconvergence pessimism                                            -0.0848     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__247_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0138     0.4695
  data required time                                                                   0.4695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4695
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_/CLK (DFFX1)   0.1376   0.0000   0.4486 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_/Q (DFFX1)   0.0385   0.2047   0.6533 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[610] (net)     2   6.1467   0.0000   0.6533 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1106/IN1 (MUX21X1)   0.0385  -0.0012 &   0.6521 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1106/Q (MUX21X1)   0.0419   0.0706   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n614 (net)     1   4.8788   0.0000   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_/D (DFFX1)   0.0419  -0.0051 &   0.7176 f
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5329     0.5329
  clock reconvergence pessimism                                            -0.0842     0.4487
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__71_/CLK (DFFX1)   0.0000   0.4487 r
  library hold time                                                         0.0122     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2567


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/CLK (DFFX1)   0.0952   0.0000   0.4173 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/Q (DFFX1)   0.0404   0.2002   0.6175 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[373] (net)     2   6.8963   0.0000   0.6175 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1375/IN1 (MUX21X1)   0.0404  -0.0008 &   0.6167 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1375/Q (MUX21X1)   0.0419   0.0708   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n377 (net)     1   4.7960   0.0000   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/D (DFFX1)   0.0419  -0.0042 &   0.6833 f
  data arrival time                                                                    0.6833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4857     0.4857
  clock reconvergence pessimism                                            -0.0665     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__373_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0073     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.6833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/CLK (DFFX1)   0.1164   0.0000   0.4362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/Q (DFFX1)   0.0396   0.2029   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1037] (net)     2   6.5843   0.0000   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U636/IN1 (MUX21X1)   0.0396   0.0001 &   0.6393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U636/Q (MUX21X1)   0.0414   0.0703   0.7096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1041 (net)     1   4.6516   0.0000   0.7096 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/D (DFFX1)   0.0414  -0.0048 &   0.7047 f
  data arrival time                                                                    0.7047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5292     0.5292
  clock reconvergence pessimism                                            -0.0914     0.4378
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0101     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.7047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/Q (DFFX1)   0.0431   0.2023   0.6198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[375] (net)     2   8.0993   0.0000   0.6198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1373/IN1 (MUX21X1)   0.0431  -0.0036 &   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1373/Q (MUX21X1)   0.0404   0.0701   0.6863 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n379 (net)     1   4.2547   0.0000   0.6863 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/D (DFFX1)   0.0404  -0.0025 &   0.6838 f
  data arrival time                                                                    0.6838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0075     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/CLK (DFFX1)   0.1800   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/Q (DFFX1)   0.0381   0.2080   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[379] (net)     2   6.0205   0.0000   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1366/IN1 (MUX21X1)   0.0381   0.0001 &   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1366/Q (MUX21X1)   0.0410   0.0697   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n383 (net)     1   4.5081   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/D (DFFX1)   0.0410  -0.0032 &   0.7280 f
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0155     0.4712
  data required time                                                                   0.4712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4712
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/CLK (DFFX1)   0.1398   0.0000   0.4320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/Q (DFFX1)   0.0413   0.2071   0.6391 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[841] (net)     2   7.3380   0.0000   0.6391 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U853/IN1 (MUX21X1)   0.0413  -0.0021 &   0.6370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U853/Q (MUX21X1)   0.0417   0.0709   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n845 (net)     1   4.7355   0.0000   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/D (DFFX1)   0.0417  -0.0051 &   0.7027 f
  data arrival time                                                                    0.7027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0914     0.4335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/CLK (DFFX1)   0.0000   0.4335 r
  library hold time                                                         0.0124     0.4459
  data required time                                                                   0.4459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4459
  data arrival time                                                                   -0.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_/CLK (DFFX1)   0.1777   0.0000   0.4456 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_/Q (DFFX1)   0.0392   0.2087   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[45] (net)     2   6.4833   0.0000   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1737/IN1 (MUX21X1)   0.0392   0.0001 &   0.6543 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1737/Q (MUX21X1)   0.0367   0.0664   0.7207 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n49 (net)     1   3.0167   0.0000   0.7207 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_/D (DFFX1)   0.0367   0.0000 &   0.7207 f
  data arrival time                                                                    0.7207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5254     0.5254
  clock reconvergence pessimism                                            -0.0778     0.4476
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__45_/CLK (DFFX1)   0.0000   0.4476 r
  library hold time                                                         0.0164     0.4639
  data required time                                                                   0.4639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4639
  data arrival time                                                                   -0.7207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.0952   0.0000   0.4172 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/Q (DFFX1)   0.0438   0.2028   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[119] (net)     2   8.4232   0.0000   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1658/IN1 (MUX21X1)   0.0438  -0.0034 &   0.6166 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1658/Q (MUX21X1)   0.0412   0.0710   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n123 (net)     1   4.5495   0.0000   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/D (DFFX1)   0.0412  -0.0042 &   0.6834 f
  data arrival time                                                                    0.6834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4856     0.4856
  clock reconvergence pessimism                                            -0.0665     0.4192
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.0000   0.4192 r
  library hold time                                                         0.0074     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.6834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0936   0.0000   0.4332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0392   0.1991   0.6322 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2   6.4147   0.0000   0.6322 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/IN1 (MUX21X1)   0.0392  -0.0015 &   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/Q (MUX21X1)   0.0398   0.0689   0.6997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   4.1032   0.0000   0.6997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0398   0.0001 &   0.6997 f
  data arrival time                                                                    0.6997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5019     0.5019
  clock reconvergence pessimism                                            -0.0665     0.4355
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.4355 r
  library hold time                                                         0.0074     0.4429
  data required time                                                                   0.4429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4429
  data arrival time                                                                   -0.6997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.0952   0.0000   0.4118 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/Q (DFFX1)   0.0406   0.2005   0.6122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[794] (net)     2   7.0072   0.0000   0.6122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U905/IN1 (MUX21X1)   0.0406  -0.0010 &   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U905/Q (MUX21X1)   0.0375   0.0674   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n798 (net)     1   3.3063   0.0000   0.6786 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/D (DFFX1)   0.0375   0.0000 &   0.6786 f
  data arrival time                                                                    0.6786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4801     0.4801
  clock reconvergence pessimism                                            -0.0665     0.4137
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0081     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.6786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0952   0.0000   0.4173 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/Q (DFFX1)   0.0414   0.2011   0.6184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[518] (net)     2   7.3629   0.0000   0.6184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1214/IN1 (MUX21X1)   0.0414  -0.0029 &   0.6155 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1214/Q (MUX21X1)   0.0386   0.0684   0.6840 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n522 (net)     1   3.6764   0.0000   0.6840 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/D (DFFX1)   0.0386   0.0000 &   0.6840 f
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4857     0.4857
  clock reconvergence pessimism                                            -0.0665     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0079     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_/CLK (DFFX1)   0.1803   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_/Q (DFFX1)   0.0429   0.2117   0.6652 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[194] (net)     2   8.0754   0.0000   0.6652 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1571/IN1 (MUX21X1)   0.0429  -0.0035 &   0.6617 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1571/Q (MUX21X1)   0.0433   0.0724   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n198 (net)     1   5.2558   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_/D (DFFX1)   0.0433  -0.0065 &   0.7275 f
  data arrival time                                                                    0.7275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__194_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0150     0.4707
  data required time                                                                   0.4707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4707
  data arrival time                                                                   -0.7275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.0935   0.0000   0.4340 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/Q (DFFX1)   0.0390   0.1989   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[541] (net)     2   6.3018   0.0000   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1186/IN1 (MUX21X1)   0.0390   0.0001 &   0.6330 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1186/Q (MUX21X1)   0.0422   0.0708   0.7038 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n545 (net)     1   4.9326   0.0000   0.7038 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/D (DFFX1)   0.0422  -0.0036 &   0.7002 f
  data arrival time                                                                    0.7002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5028     0.5028
  clock reconvergence pessimism                                            -0.0665     0.4363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.0000   0.4363 r
  library hold time                                                         0.0070     0.4433
  data required time                                                                   0.4433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4433
  data arrival time                                                                   -0.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_/CLK (DFFX1)   0.0972   0.0000   0.4214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_/Q (DFFX1)   0.0392   0.1997   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[274] (net)     2   6.4160   0.0000   0.6211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1486/IN1 (MUX21X1)   0.0392   0.0001 &   0.6212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1486/Q (MUX21X1)   0.0433   0.0717   0.6929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n278 (net)     1   5.2894   0.0000   0.6929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_/D (DFFX1)   0.0433  -0.0053 &   0.6876 f
  data arrival time                                                                    0.6876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4900     0.4900
  clock reconvergence pessimism                                            -0.0665     0.4235
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__274_/CLK (DFFX1)   0.0000   0.4235 r
  library hold time                                                         0.0072     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.6876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4578     0.4578
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.1850   0.0000   0.4578 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/Q (DFFX1)   0.0391   0.2092   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[235] (net)     2   6.4287   0.0000   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1526/IN1 (MUX21X1)   0.0391  -0.0012 &   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1526/Q (MUX21X1)   0.0427   0.0712   0.7371 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n239 (net)     1   5.1014   0.0000   0.7371 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/D (DFFX1)   0.0427  -0.0046 &   0.7325 f
  data arrival time                                                                    0.7325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5379     0.5379
  clock reconvergence pessimism                                            -0.0778     0.4601
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__235_/CLK (DFFX1)   0.0000   0.4601 r
  library hold time                                                         0.0155     0.4756
  data required time                                                                   0.4756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4756
  data arrival time                                                                   -0.7325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/CLK (DFFX1)   0.1777   0.0000   0.4455 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/Q (DFFX1)   0.0386   0.2082   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[660] (net)     2   6.2226   0.0000   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1051/IN1 (MUX21X1)   0.0386  -0.0007 &   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1051/Q (MUX21X1)   0.0440   0.0722   0.7252 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n664 (net)     1   5.5476   0.0000   0.7252 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/D (DFFX1)   0.0440  -0.0061 &   0.7191 f
  data arrival time                                                                    0.7191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5253     0.5253
  clock reconvergence pessimism                                            -0.0778     0.4475
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/CLK (DFFX1)   0.0000   0.4475 r
  library hold time                                                         0.0146     0.4622
  data required time                                                                   0.4622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4622
  data arrival time                                                                   -0.7191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/CLK (DFFX1)   0.0972   0.0000   0.4215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/Q (DFFX1)   0.0446   0.2037   0.6252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[233] (net)     2   8.7927   0.0000   0.6252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1531/IN1 (MUX21X1)   0.0446  -0.0047 &   0.6204 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1531/Q (MUX21X1)   0.0415   0.0713   0.6917 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n237 (net)     1   4.6263   0.0000   0.6917 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/D (DFFX1)   0.0415  -0.0036 &   0.6881 f
  data arrival time                                                                    0.6881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4900     0.4900
  clock reconvergence pessimism                                            -0.0665     0.4236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/CLK (DFFX1)   0.0000   0.4236 r
  library hold time                                                         0.0076     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.6881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4336     0.4336
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/CLK (DFFX1)   0.1164   0.0000   0.4336 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/Q (DFFX1)   0.0451   0.2069   0.6406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[405] (net)     2   8.9880   0.0000   0.6406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1340/IN1 (MUX21X1)   0.0451  -0.0050 &   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1340/Q (MUX21X1)   0.0455   0.0746   0.7102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n409 (net)     1   6.0175   0.0000   0.7102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/D (DFFX1)   0.0455  -0.0089 &   0.7013 f
  data arrival time                                                                    0.7013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  clock reconvergence pessimism                                            -0.0914     0.4352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/CLK (DFFX1)   0.0000   0.4352 r
  library hold time                                                         0.0092     0.4444
  data required time                                                                   0.4444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4444
  data arrival time                                                                   -0.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  bp_fe_pc_gen_1/pc_f2_reg_0_/CLK (DFFX1)                         0.2001    0.0000     0.3938 r
  bp_fe_pc_gen_1/pc_f2_reg_0_/Q (DFFX1)                           0.0346    0.2069     0.6007 f
  bp_fe_pc_gen_1/pc_f2[0] (net)                 2       4.5382              0.0000     0.6007 f
  bp_fe_pc_gen_1/U788/IN4 (AO22X1)                                0.0346    0.0000 &   0.6007 f
  bp_fe_pc_gen_1/U788/Q (AO22X1)                                  0.0350    0.0696     0.6703 f
  bp_fe_pc_gen_1/n16 (net)                      1       3.2505              0.0000     0.6703 f
  bp_fe_pc_gen_1/pc_f2_reg_0_/D (DFFX1)                           0.0350   -0.0011 &   0.6692 f
  data arrival time                                                                    0.6692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                            -0.0189     0.3939
  bp_fe_pc_gen_1/pc_f2_reg_0_/CLK (DFFX1)                                   0.0000     0.3939 r
  library hold time                                                         0.0183     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.6692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/CLK (DFFX1)   0.0934   0.0000   0.4320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/Q (DFFX1)   0.0380   0.1981   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[236] (net)     2   5.8965   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1528/IN1 (MUX21X1)   0.0380   0.0001 &   0.6302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1528/Q (MUX21X1)   0.0395   0.0685   0.6987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n240 (net)     1   4.0193   0.0000   0.6987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/D (DFFX1)   0.0395   0.0001 &   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5008     0.5008
  clock reconvergence pessimism                                            -0.0665     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/CLK (DFFX1)   0.0000   0.4343 r
  library hold time                                                         0.0075     0.4418
  data required time                                                                   0.4418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4418
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/CLK (DFFX1)   0.1777   0.0000   0.4478 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/Q (DFFX1)   0.0407   0.2099   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[261] (net)     2   7.1382   0.0000   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1497/IN1 (MUX21X1)   0.0407  -0.0017 &   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1497/Q (MUX21X1)   0.0456   0.0739   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n265 (net)     1   6.0775   0.0000   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/D (DFFX1)   0.0456  -0.0087 &   0.7212 f
  data arrival time                                                                    0.7212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  clock reconvergence pessimism                                            -0.0778     0.4499
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__261_/CLK (DFFX1)   0.0000   0.4499 r
  library hold time                                                         0.0143     0.4642
  data required time                                                                   0.4642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4642
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4500     0.4500
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.1777   0.0000   0.4500 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/Q (DFFX1)   0.0413   0.2104   0.6604 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[988] (net)     2   7.4034   0.0000   0.6604 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U687/IN1 (MUX21X1)   0.0413  -0.0044 &   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U687/Q (MUX21X1)   0.0432   0.0721   0.7281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n992 (net)     1   5.2465   0.0000   0.7281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/D (DFFX1)   0.0432  -0.0041 &   0.7240 f
  data arrival time                                                                    0.7240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5299     0.5299
  clock reconvergence pessimism                                            -0.0778     0.4522
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.0000   0.4522 r
  library hold time                                                         0.0148     0.4670
  data required time                                                                   0.4670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4670
  data arrival time                                                                   -0.7240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_/CLK (DFFX1)   0.1398   0.0000   0.4337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_/Q (DFFX1)   0.0403   0.2063   0.6400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[845] (net)     2   6.9104   0.0000   0.6400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U849/IN1 (MUX21X1)   0.0403  -0.0012 &   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U849/Q (MUX21X1)   0.0399   0.0701   0.7090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n849 (net)     1   4.5053   0.0000   0.7090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_/D (DFFX1)   0.0399  -0.0038 &   0.7052 f
  data arrival time                                                                    0.7052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  clock reconvergence pessimism                                            -0.0914     0.4352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__305_/CLK (DFFX1)   0.0000   0.4352 r
  library hold time                                                         0.0129     0.4481
  data required time                                                                   0.4481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4481
  data arrival time                                                                   -0.7052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/CLK (DFFX1)   0.0935   0.0000   0.4325 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/Q (DFFX1)   0.0399   0.1996   0.6321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[976] (net)     2   6.6797   0.0000   0.6321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U703/IN1 (MUX21X1)   0.0399   0.0001 &   0.6321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U703/Q (MUX21X1)   0.0398   0.0691   0.7012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n980 (net)     1   4.1005   0.0000   0.7012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/D (DFFX1)   0.0398  -0.0020 &   0.6992 f
  data arrival time                                                                    0.6992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5013     0.5013
  clock reconvergence pessimism                                            -0.0665     0.4348
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__436_/CLK (DFFX1)   0.0000   0.4348 r
  library hold time                                                         0.0074     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.6992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/Q (DFFX1)   0.0392   0.2093   0.6675 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[573] (net)     2   6.5060   0.0000   0.6675 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1149/IN1 (MUX21X1)   0.0392  -0.0009 &   0.6666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1149/Q (MUX21X1)   0.0429   0.0714   0.7381 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n577 (net)     1   5.1592   0.0000   0.7381 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/D (DFFX1)   0.0429  -0.0051 &   0.7330 f
  data arrival time                                                                    0.7330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0154     0.4759
  data required time                                                                   0.4759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4759
  data arrival time                                                                   -0.7330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.1164   0.0000   0.4364 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/Q (DFFX1)   0.0395   0.2028   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1042] (net)     2   6.5193   0.0000   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U631/IN1 (MUX21X1)   0.0395  -0.0008 &   0.6384 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U631/Q (MUX21X1)   0.0392   0.0685   0.7069 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1046 (net)     1   3.8908   0.0000   0.7069 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/D (DFFX1)   0.0392  -0.0013 &   0.7057 f
  data arrival time                                                                    0.7057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5294     0.5294
  clock reconvergence pessimism                                            -0.0914     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0106     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.7057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_/CLK (DFFX1)   0.0952   0.0000   0.4148 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_/Q (DFFX1)   0.0431   0.2023   0.6171 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[221] (net)     2   8.1163   0.0000   0.6171 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1544/IN1 (MUX21X1)   0.0431  -0.0059 &   0.6112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1544/Q (MUX21X1)   0.0492   0.0773   0.6884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n225 (net)     1   7.3087   0.0000   0.6884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_/D (DFFX1)   0.0492  -0.0088 &   0.6796 f
  data arrival time                                                                    0.6796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4832     0.4832
  clock reconvergence pessimism                                            -0.0665     0.4167
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__221_/CLK (DFFX1)   0.0000   0.4167 r
  library hold time                                                         0.0058     0.4225
  data required time                                                                   0.4225
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4225
  data arrival time                                                                   -0.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.1045   0.0000   0.4277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/Q (DFFX1)   0.0442   0.2045   0.6322 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[559] (net)     2   8.5976   0.0000   0.6322 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1167/IN1 (MUX21X1)   0.0442  -0.0062 &   0.6260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1167/Q (MUX21X1)   0.0470   0.0757   0.7017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n563 (net)     1   6.5385   0.0000   0.7017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/D (DFFX1)   0.0470  -0.0081 &   0.6936 f
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5205     0.5205
  clock reconvergence pessimism                                            -0.0914     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0074     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/CLK (DFFX1)   0.1398   0.0000   0.4320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/Q (DFFX1)   0.0399   0.2060   0.6380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[298] (net)     2   6.7349   0.0000   0.6380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1459/IN1 (MUX21X1)   0.0399  -0.0026 &   0.6354 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1459/Q (MUX21X1)   0.0404   0.0696   0.7050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n302 (net)     1   4.3033   0.0000   0.7050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/D (DFFX1)   0.0404  -0.0016 &   0.7034 f
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0914     0.4335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__298_/CLK (DFFX1)   0.0000   0.4335 r
  library hold time                                                         0.0127     0.4463
  data required time                                                                   0.4463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4463
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.1398   0.0000   0.4346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/Q (DFFX1)   0.0457   0.2102   0.6448 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[23] (net)     2   9.3090   0.0000   0.6448 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1765/IN1 (MUX21X1)   0.0457  -0.0094 &   0.6354 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1765/Q (MUX21X1)   0.0397   0.0707   0.7061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n27 (net)     1   4.2860   0.0000   0.7061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/D (DFFX1)   0.0397   0.0001 &   0.7062 f
  data arrival time                                                                    0.7062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  clock reconvergence pessimism                                            -0.0914     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.0000   0.4362 r
  library hold time                                                         0.0129     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.7062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.0952   0.0000   0.4179 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/Q (DFFX1)   0.0388   0.1990   0.6168 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[635] (net)     2   6.2154   0.0000   0.6168 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1083/IN1 (MUX21X1)   0.0388  -0.0007 &   0.6161 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1083/Q (MUX21X1)   0.0394   0.0685   0.6847 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n639 (net)     1   3.9674   0.0000   0.6847 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/D (DFFX1)   0.0394   0.0001 &   0.6847 f
  data arrival time                                                                    0.6847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4863     0.4863
  clock reconvergence pessimism                                            -0.0665     0.4199
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.0000   0.4199 r
  library hold time                                                         0.0077     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.6847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/Q (DFFX1)   0.0406   0.2104   0.6686 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[824] (net)     2   7.0832   0.0000   0.6686 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U870/IN1 (MUX21X1)   0.0406  -0.0030 &   0.6656 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U870/Q (MUX21X1)   0.0421   0.0710   0.7366 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n828 (net)     1   4.8622   0.0000   0.7366 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/D (DFFX1)   0.0421  -0.0034 &   0.7332 f
  data arrival time                                                                    0.7332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0156     0.4761
  data required time                                                                   0.4761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4761
  data arrival time                                                                   -0.7332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.1846   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/Q (DFFX1)   0.0418   0.2113   0.6639 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[962] (net)     2   7.5928   0.0000   0.6639 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U716/IN1 (MUX21X1)   0.0418  -0.0033 &   0.6606 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U716/Q (MUX21X1)   0.0422   0.0714   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n966 (net)     1   4.9045   0.0000   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/D (DFFX1)   0.0422  -0.0045 &   0.7275 f
  data arrival time                                                                    0.7275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0156     0.4704
  data required time                                                                   0.4704
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4704
  data arrival time                                                                   -0.7275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4534     0.4534
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/CLK (DFFX1)   0.1847   0.0000   0.4534 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/Q (DFFX1)   0.0396   0.2096   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[623] (net)     2   6.6718   0.0000   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1092/IN1 (MUX21X1)   0.0396   0.0001 &   0.6631 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1092/Q (MUX21X1)   0.0425   0.0712   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n627 (net)     1   5.0311   0.0000   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/D (DFFX1)   0.0425  -0.0061 &   0.7282 f
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__84_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0155     0.4711
  data required time                                                                   0.4711
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4711
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_/CLK (DFFX1)   0.0935   0.0000   0.4344 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_/Q (DFFX1)   0.0395   0.1993   0.6337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[262] (net)     2   6.5351   0.0000   0.6337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1499/IN1 (MUX21X1)   0.0395  -0.0009 &   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1499/Q (MUX21X1)   0.0392   0.0685   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n266 (net)     1   3.8890   0.0000   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_/D (DFFX1)   0.0392   0.0001 &   0.7014 f
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__262_/CLK (DFFX1)   0.0000   0.4367 r
  library hold time                                                         0.0075     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4443     0.4443
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/CLK (DFFX1)   0.1578   0.0000   0.4443 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/Q (DFFX1)   0.0394   0.2071   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[48] (net)     2   6.5462   0.0000   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1733/IN1 (MUX21X1)   0.0394  -0.0011 &   0.6504 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1733/Q (MUX21X1)   0.0434   0.0719   0.7223 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n52 (net)     1   5.3428   0.0000   0.7223 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/D (DFFX1)   0.0434  -0.0055 &   0.7168 f
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  clock reconvergence pessimism                                            -0.0778     0.4463
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__48_/CLK (DFFX1)   0.0000   0.4463 r
  library hold time                                                         0.0133     0.4597
  data required time                                                                   0.4597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4597
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/CLK (DFFX1)   0.0952   0.0000   0.4115 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/Q (DFFX1)   0.0384   0.1987   0.6102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[97] (net)     2   6.0683   0.0000   0.6102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1682/IN1 (MUX21X1)   0.0384   0.0000 &   0.6102 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1682/Q (MUX21X1)   0.0389   0.0681   0.6783 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n101 (net)     1   3.7953   0.0000   0.6783 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/D (DFFX1)   0.0389   0.0000 &   0.6783 f
  data arrival time                                                                    0.6783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4798     0.4798
  clock reconvergence pessimism                                            -0.0665     0.4133
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                         0.0078     0.4212
  data required time                                                                   0.4212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4212
  data arrival time                                                                   -0.6783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_/CLK (DFFX1)   0.0952   0.0000   0.4175 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_/Q (DFFX1)   0.0437   0.2028   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[900] (net)     2   8.3908   0.0000   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U787/IN1 (MUX21X1)   0.0437  -0.0034 &   0.6168 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U787/Q (MUX21X1)   0.0415   0.0712   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n904 (net)     1   4.6546   0.0000   0.6880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_/D (DFFX1)   0.0415  -0.0041 &   0.6840 f
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4860     0.4860
  clock reconvergence pessimism                                            -0.0665     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__360_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0073     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4537     0.4537
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_/CLK (DFFX1)   0.1801   0.0000   0.4537 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_/Q (DFFX1)   0.0390   0.2087   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[399] (net)     2   6.4060   0.0000   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1343/IN1 (MUX21X1)   0.0390  -0.0013 &   0.6612 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1343/Q (MUX21X1)   0.0412   0.0700   0.7311 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n403 (net)     1   4.5712   0.0000   0.7311 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_/D (DFFX1)   0.0412  -0.0026 &   0.7285 f
  data arrival time                                                                    0.7285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5337     0.5337
  clock reconvergence pessimism                                            -0.0778     0.4559
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__399_/CLK (DFFX1)   0.0000   0.4559 r
  library hold time                                                         0.0155     0.4714
  data required time                                                                   0.4714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4714
  data arrival time                                                                   -0.7285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4268     0.4268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/CLK (DFFX1)   0.1212   0.0000   0.4268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/Q (DFFX1)   0.0408   0.2047   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[72] (net)     2   7.1182   0.0000   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1709/IN1 (MUX21X1)   0.0408  -0.0019 &   0.6295 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1709/Q (MUX21X1)   0.0430   0.0718   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n76 (net)     1   5.1973   0.0000   0.7013 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/D (DFFX1)   0.0430  -0.0049 &   0.6965 f
  data arrival time                                                                    0.6965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4954     0.4954
  clock reconvergence pessimism                                            -0.0665     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0104     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  bp_fe_pc_gen_1/pc_f1_reg_50_/CLK (DFFX1)                        0.2275    0.0000     0.4049 r
  bp_fe_pc_gen_1/pc_f1_reg_50_/Q (DFFX1)                          0.0597    0.2270     0.6319 f
  bp_fe_pc_gen_1/pc_f1[50] (net)                4      15.5632              0.0000     0.6319 f
  bp_fe_pc_gen_1/U33/IN2 (NAND2X1)                                0.0597   -0.0061 &   0.6258 f
  bp_fe_pc_gen_1/U33/QN (NAND2X1)                                 0.0570    0.0370     0.6628 r
  bp_fe_pc_gen_1/n60 (net)                      1       5.4265              0.0000     0.6628 r
  bp_fe_pc_gen_1/U236/IN2 (NAND2X2)                               0.0570    0.0000 &   0.6628 r
  bp_fe_pc_gen_1/U236/QN (NAND2X2)                                0.0297    0.0233     0.6861 f
  bp_fe_pc_gen_1/n309 (net)                     1       4.8704              0.0000     0.6861 f
  bp_fe_pc_gen_1/pc_f1_reg_50_/D (DFFX1)                          0.0297   -0.0025 &   0.6836 f
  data arrival time                                                                    0.6836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0191     0.4050
  bp_fe_pc_gen_1/pc_f1_reg_50_/CLK (DFFX1)                                  0.0000     0.4050 r
  library hold time                                                         0.0215     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.6836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4590     0.4590
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_/CLK (DFFX1)   0.1527   0.0000   0.4590 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_/Q (DFFX1)   0.0387   0.2061   0.6650 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[202] (net)     2   6.2216   0.0000   0.6650 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1563/IN1 (MUX21X1)   0.0387  -0.0014 &   0.6636 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1563/Q (MUX21X1)   0.0404   0.0693   0.7329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n206 (net)     1   4.2960   0.0000   0.7329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_/D (DFFX1)   0.0404  -0.0030 &   0.7299 f
  data arrival time                                                                    0.7299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5439     0.5439
  clock reconvergence pessimism                                            -0.0849     0.4590
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__202_/CLK (DFFX1)   0.0000   0.4590 r
  library hold time                                                         0.0137     0.4727
  data required time                                                                   0.4727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4727
  data arrival time                                                                   -0.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.1376   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/Q (DFFX1)   0.0365   0.2030   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[79] (net)     2   5.2557   0.0000   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1699/IN1 (MUX21X1)   0.0365   0.0001 &   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1699/Q (MUX21X1)   0.0405   0.0690   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n83 (net)     1   4.3716   0.0000   0.7203 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/D (DFFX1)   0.0405  -0.0022 &   0.7181 f
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0842     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.0000   0.4484 r
  library hold time                                                         0.0126     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.0952   0.0000   0.4109 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/Q (DFFX1)   0.0402   0.2001   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[947] (net)     2   6.8152   0.0000   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U736/IN1 (MUX21X1)   0.0402  -0.0022 &   0.6089 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U736/Q (MUX21X1)   0.0424   0.0712   0.6800 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n951 (net)     1   4.9693   0.0000   0.6800 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/D (DFFX1)   0.0424  -0.0029 &   0.6772 f
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4793     0.4793
  clock reconvergence pessimism                                            -0.0665     0.4128
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.0000   0.4128 r
  library hold time                                                         0.0072     0.4200
  data required time                                                                   0.4200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4200
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/CLK (DFFX1)   0.1398   0.0000   0.4338 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/Q (DFFX1)   0.0392   0.2054   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[291] (net)     2   6.4465   0.0000   0.6392 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1466/IN1 (MUX21X1)   0.0392  -0.0013 &   0.6379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1466/Q (MUX21X1)   0.0379   0.0679   0.7058 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n295 (net)     1   3.6387   0.0000   0.7058 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/D (DFFX1)   0.0379   0.0000 &   0.7058 f
  data arrival time                                                                    0.7058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5267     0.5267
  clock reconvergence pessimism                                            -0.0914     0.4353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__291_/CLK (DFFX1)   0.0000   0.4353 r
  library hold time                                                         0.0133     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4533     0.4533
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_/CLK (DFFX1)   0.1801   0.0000   0.4533 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_/Q (DFFX1)   0.0421   0.2111   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[372] (net)     2   7.7257   0.0000   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1373/IN1 (MUX21X1)   0.0421  -0.0033 &   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1373/Q (MUX21X1)   0.0441   0.0730   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n376 (net)     1   5.5654   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_/D (DFFX1)   0.0441  -0.0066 &   0.7274 f
  data arrival time                                                                    0.7274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__372_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0148     0.4703
  data required time                                                                   0.4703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4703
  data arrival time                                                                   -0.7274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0972   0.0000   0.4237 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/Q (DFFX1)   0.0424   0.2021   0.6258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[476] (net)     2   7.7957   0.0000   0.6258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/IN1 (MUX21X1)   0.0424  -0.0011 &   0.6247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/Q (MUX21X1)   0.0382   0.0686   0.6933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n480 (net)     1   3.6754   0.0000   0.6933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/D (DFFX1)   0.0382  -0.0021 &   0.6913 f
  data arrival time                                                                    0.6913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4923     0.4923
  clock reconvergence pessimism                                            -0.0665     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0000   0.4258 r
  library hold time                                                         0.0082     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.6913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_/CLK (DFFX1)   0.0938   0.0000   0.4330 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_/Q (DFFX1)   0.0374   0.1976   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[441] (net)     2   5.6176   0.0000   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1300/IN1 (MUX21X1)   0.0374   0.0001 &   0.6307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1300/Q (MUX21X1)   0.0404   0.0691   0.6998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n445 (net)     1   4.3347   0.0000   0.6998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_/D (DFFX1)   0.0404   0.0001 &   0.6998 f
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5017     0.5017
  clock reconvergence pessimism                                            -0.0665     0.4353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__441_/CLK (DFFX1)   0.0000   0.4353 r
  library hold time                                                         0.0073     0.4426
  data required time                                                                   0.4426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4426
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_/CLK (DFFX1)   0.0952   0.0000   0.4162 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_/Q (DFFX1)   0.0431   0.2023   0.6185 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[753] (net)     2   8.1176   0.0000   0.6185 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U952/IN1 (MUX21X1)   0.0431  -0.0039 &   0.6146 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U952/Q (MUX21X1)   0.0435   0.0727   0.6873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n757 (net)     1   5.3380   0.0000   0.6873 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_/D (DFFX1)   0.0435  -0.0049 &   0.6824 f
  data arrival time                                                                    0.6824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4846     0.4846
  clock reconvergence pessimism                                            -0.0665     0.4182
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__213_/CLK (DFFX1)   0.0000   0.4182 r
  library hold time                                                         0.0069     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4548     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_/CLK (DFFX1)   0.1849   0.0000   0.4548 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_/Q (DFFX1)   0.0422   0.2116   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[203] (net)     2   7.7860   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1561/IN1 (MUX21X1)   0.0422  -0.0028 &   0.6637 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1561/Q (MUX21X1)   0.0458   0.0743   0.7380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n207 (net)     1   6.1464   0.0000   0.7380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_/D (DFFX1)   0.0458  -0.0090 &   0.7290 f
  data arrival time                                                                    0.7290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5348     0.5348
  clock reconvergence pessimism                                            -0.0778     0.4570
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__203_/CLK (DFFX1)   0.0000   0.4570 r
  library hold time                                                         0.0148     0.4718
  data required time                                                                   0.4718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4718
  data arrival time                                                                   -0.7290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_/CLK (DFFX1)   0.1850   0.0000   0.4583 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_/Q (DFFX1)   0.0406   0.2104   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[351] (net)     2   7.0950   0.0000   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1397/IN1 (MUX21X1)   0.0406   0.0001 &   0.6688 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1397/Q (MUX21X1)   0.0424   0.0713   0.7401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n355 (net)     1   4.9703   0.0000   0.7401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_/D (DFFX1)   0.0424  -0.0067 &   0.7333 f
  data arrival time                                                                    0.7333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5383     0.5383
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__351_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0156     0.4761
  data required time                                                                   0.4761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4761
  data arrival time                                                                   -0.7333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4299     0.4299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.1045   0.0000   0.4299 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/Q (DFFX1)   0.0399   0.2013   0.6312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[348] (net)     2   6.7075   0.0000   0.6312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1403/IN1 (MUX21X1)   0.0399  -0.0026 &   0.6286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1403/Q (MUX21X1)   0.0396   0.0689   0.6975 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n352 (net)     1   4.0187   0.0000   0.6975 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/D (DFFX1)   0.0396   0.0001 &   0.6975 f
  data arrival time                                                                    0.6975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  clock reconvergence pessimism                                            -0.0914     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0089     0.4403
  data required time                                                                   0.4403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4403
  data arrival time                                                                   -0.6975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4572     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.1850   0.0000   0.4572 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/Q (DFFX1)   0.0413   0.2110   0.6682 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1005] (net)     2   7.3850   0.0000   0.6682 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U669/IN1 (MUX21X1)   0.0413  -0.0027 &   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U669/Q (MUX21X1)   0.0463   0.0746   0.7401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1009 (net)     1   6.3357   0.0000   0.7401 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/D (DFFX1)   0.0463  -0.0087 &   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5373     0.5373
  clock reconvergence pessimism                                            -0.0778     0.4595
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.0000   0.4595 r
  library hold time                                                         0.0146     0.4741
  data required time                                                                   0.4741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4741
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.1212   0.0000   0.4270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/Q (DFFX1)   0.0425   0.2059   0.6330 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[478] (net)     2   7.8615   0.0000   0.6330 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/IN1 (MUX21X1)   0.0425  -0.0012 &   0.6318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/Q (MUX21X1)   0.0362   0.0667   0.6984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n482 (net)     1   2.8283   0.0000   0.6984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/D (DFFX1)   0.0362   0.0000 &   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4957     0.4957
  clock reconvergence pessimism                                            -0.0665     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0000   0.4292 r
  library hold time                                                         0.0120     0.4412
  data required time                                                                   0.4412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4412
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.1777   0.0000   0.4452 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/Q (DFFX1)   0.0382   0.2078   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[414] (net)     2   6.0451   0.0000   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1327/IN1 (MUX21X1)   0.0382   0.0001 &   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1327/Q (MUX21X1)   0.0394   0.0684   0.7214 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n418 (net)     1   3.9590   0.0000   0.7214 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/D (DFFX1)   0.0394  -0.0013 &   0.7202 f
  data arrival time                                                                    0.7202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5249     0.5249
  clock reconvergence pessimism                                            -0.0778     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0157     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4299     0.4299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_/CLK (DFFX1)   0.1045   0.0000   0.4299 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_/Q (DFFX1)   0.0402   0.2016   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[998] (net)     2   6.8317   0.0000   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U679/IN1 (MUX21X1)   0.0402  -0.0016 &   0.6298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U679/Q (MUX21X1)   0.0383   0.0679   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1002 (net)     1   3.5823   0.0000   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_/D (DFFX1)   0.0383   0.0000 &   0.6978 f
  data arrival time                                                                    0.6978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  clock reconvergence pessimism                                            -0.0914     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__458_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0092     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.6978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_/CLK (DFFX1)   0.0952   0.0000   0.4170 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_/Q (DFFX1)   0.0391   0.1992   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[756] (net)     2   6.3404   0.0000   0.6162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U947/IN1 (MUX21X1)   0.0391   0.0001 &   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U947/Q (MUX21X1)   0.0426   0.0712   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n760 (net)     1   5.0762   0.0000   0.6875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_/D (DFFX1)   0.0426  -0.0041 &   0.6834 f
  data arrival time                                                                    0.6834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4855     0.4855
  clock reconvergence pessimism                                            -0.0665     0.4190
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__216_/CLK (DFFX1)   0.0000   0.4190 r
  library hold time                                                         0.0071     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_/CLK (DFFX1)   0.1164   0.0000   0.4364 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_/Q (DFFX1)   0.0406   0.2038   0.6401 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[655] (net)     2   7.0323   0.0000   0.6401 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1060/IN1 (MUX21X1)   0.0406  -0.0008 &   0.6393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1060/Q (MUX21X1)   0.0371   0.0671   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n659 (net)     1   3.1674   0.0000   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_/D (DFFX1)   0.0371   0.0000 &   0.7064 f
  data arrival time                                                                    0.7064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5294     0.5294
  clock reconvergence pessimism                                            -0.0914     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__115_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0111     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0398   0.2098   0.6680 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   6.7615   0.0000   0.6680 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1210/IN1 (MUX21X1)   0.0398  -0.0006 &   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1210/Q (MUX21X1)   0.0432   0.0718   0.7392 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   5.2647   0.0000   0.7392 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0432  -0.0060 &   0.7331 f
  data arrival time                                                                    0.7331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0154     0.4758
  data required time                                                                   0.4758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4758
  data arrival time                                                                   -0.7331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/tag_tv_r_reg_6__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_6__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4149     0.4149
  icache_1/tag_tv_r_reg_6__9_/CLK (DFFX1)                         0.2489    0.0000     0.4149 r
  icache_1/tag_tv_r_reg_6__9_/QN (DFFX1)                          0.0750    0.1823     0.5972 r
  icache_1/n1408 (net)                          1      12.7655              0.0000     0.5972 r
  icache_1/icc_clock166/INP (INVX2)                               0.0750   -0.0093 &   0.5880 r
  icache_1/icc_clock166/ZN (INVX2)                                0.0317    0.0217     0.6097 f
  icache_1/n1410 (net)                          2       6.0494              0.0000     0.6097 f
  icache_1/U1244/IN2 (AO22X1)                                     0.0317    0.0000 &   0.6097 f
  icache_1/U1244/Q (AO22X1)                                       0.0481    0.0907     0.7004 f
  icache_1/n2285 (net)                          1       8.1616              0.0000     0.7004 f
  icache_1/tag_tv_r_reg_6__9_/D (DFFX1)                           0.0481   -0.0067 &   0.6938 f
  data arrival time                                                                    0.6938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4368     0.4368
  clock reconvergence pessimism                                            -0.0194     0.4175
  icache_1/tag_tv_r_reg_6__9_/CLK (DFFX1)                                   0.0000     0.4175 r
  library hold time                                                         0.0190     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/CLK (DFFX1)   0.0952   0.0000   0.4121 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/Q (DFFX1)   0.0477   0.2055   0.6176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[684] (net)     2  10.1629   0.0000   0.6176 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1027/IN1 (MUX21X1)   0.0477  -0.0081 &   0.6095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1027/Q (MUX21X1)   0.0387   0.0697   0.6792 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n688 (net)     1   3.6497   0.0000   0.6792 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/D (DFFX1)   0.0387   0.0000 &   0.6792 f
  data arrival time                                                                    0.6792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  clock reconvergence pessimism                                            -0.0665     0.4140
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/CLK (DFFX1)   0.0000   0.4140 r
  library hold time                                                         0.0079     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.0952   0.0000   0.4122 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/Q (DFFX1)   0.0409   0.2007   0.6129 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[940] (net)     2   7.1266   0.0000   0.6129 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/IN1 (MUX21X1)   0.0409  -0.0019 &   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/Q (MUX21X1)   0.0408   0.0700   0.6810 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n944 (net)     1   4.4220   0.0000   0.6810 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/D (DFFX1)   0.0408  -0.0021 &   0.6789 f
  data arrival time                                                                    0.6789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  clock reconvergence pessimism                                            -0.0665     0.4141
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.0000   0.4141 r
  library hold time                                                         0.0075     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4446     0.4446
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/CLK (DFFX1)   0.1777   0.0000   0.4446 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/Q (DFFX1)   0.0425   0.2112   0.6558 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[783] (net)     2   7.9144   0.0000   0.6558 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U915/IN1 (MUX21X1)   0.0425  -0.0033 &   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U915/Q (MUX21X1)   0.0443   0.0732   0.7257 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n787 (net)     1   5.6263   0.0000   0.7257 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/D (DFFX1)   0.0443  -0.0071 &   0.7186 f
  data arrival time                                                                    0.7186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5244     0.5244
  clock reconvergence pessimism                                            -0.0778     0.4466
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__244_/CLK (DFFX1)   0.0000   0.4466 r
  library hold time                                                         0.0146     0.4612
  data required time                                                                   0.4612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4612
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4605     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.1528   0.0000   0.4605 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/Q (DFFX1)   0.0374   0.2050   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[358] (net)     2   5.6682   0.0000   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/IN1 (MUX21X1)   0.0374  -0.0011 &   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/Q (MUX21X1)   0.0401   0.0688   0.7332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n362 (net)     1   4.2081   0.0000   0.7332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/D (DFFX1)   0.0401  -0.0015 &   0.7317 f
  data arrival time                                                                    0.7317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5455     0.5455
  clock reconvergence pessimism                                            -0.0849     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0138     0.4743
  data required time                                                                   0.4743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4743
  data arrival time                                                                   -0.7317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0972   0.0000   0.4213 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/Q (DFFX1)   0.0448   0.2038   0.6251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2   8.8756   0.0000   0.6251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1730/IN1 (MUX21X1)   0.0448  -0.0081 &   0.6170 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1730/Q (MUX21X1)   0.0486   0.0771   0.6941 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   7.0853   0.0000   0.6941 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/D (DFFX1)   0.0486  -0.0071 &   0.6870 f
  data arrival time                                                                    0.6870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4899     0.4899
  clock reconvergence pessimism                                            -0.0665     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0000   0.4234 r
  library hold time                                                         0.0062     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.6870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/CLK (DFFX1)   0.1850   0.0000   0.4559 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/Q (DFFX1)   0.0416   0.2113   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[84] (net)     2   7.5439   0.0000   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1693/IN1 (MUX21X1)   0.0416  -0.0012 &   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1693/Q (MUX21X1)   0.0432   0.0721   0.7381 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n88 (net)     1   5.2473   0.0000   0.7381 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/D (DFFX1)   0.0432  -0.0072 &   0.7309 f
  data arrival time                                                                    0.7309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5359     0.5359
  clock reconvergence pessimism                                            -0.0778     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__84_/CLK (DFFX1)   0.0000   0.4581 r
  library hold time                                                         0.0154     0.4735
  data required time                                                                   0.4735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4735
  data arrival time                                                                   -0.7309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_/CLK (DFFX1)   0.0934   0.0000   0.4333 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_/Q (DFFX1)   0.0392   0.1990   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[280] (net)     2   6.3841   0.0000   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1479/IN1 (MUX21X1)   0.0392   0.0001 &   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1479/Q (MUX21X1)   0.0389   0.0682   0.7005 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n284 (net)     1   3.7898   0.0000   0.7005 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_/D (DFFX1)   0.0389   0.0001 &   0.7006 f
  data arrival time                                                                    0.7006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5020     0.5020
  clock reconvergence pessimism                                            -0.0665     0.4356
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__280_/CLK (DFFX1)   0.0000   0.4356 r
  library hold time                                                         0.0076     0.4432
  data required time                                                                   0.4432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4432
  data arrival time                                                                   -0.7006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.1232   0.0000   0.4341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/Q (DFFX1)   0.0394   0.2038   0.6379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[763] (net)     2   6.5179   0.0000   0.6379 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/IN1 (MUX21X1)   0.0394   0.0001 &   0.6380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/Q (MUX21X1)   0.0400   0.0692   0.7072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n767 (net)     1   4.1733   0.0000   0.7072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/D (DFFX1)   0.0400  -0.0005 &   0.7066 f
  data arrival time                                                                    0.7066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  clock reconvergence pessimism                                            -0.0779     0.4379
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.0000   0.4379 r
  library hold time                                                         0.0113     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.7066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.1476   0.0000   0.4571 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/Q (DFFX1)   0.0403   0.2069   0.6640 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[998] (net)     2   6.9005   0.0000   0.6640 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U676/IN1 (MUX21X1)   0.0403  -0.0022 &   0.6618 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U676/Q (MUX21X1)   0.0414   0.0704   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1002 (net)     1   4.6347   0.0000   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/D (DFFX1)   0.0414  -0.0046 &   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5420     0.5420
  clock reconvergence pessimism                                            -0.0848     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__459_/CLK (DFFX1)   0.0000   0.4572 r
  library hold time                                                         0.0131     0.4702
  data required time                                                                   0.4702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4702
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/CLK (DFFX1)   0.1212   0.0000   0.4262 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/Q (DFFX1)   0.0441   0.2070   0.6332 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[490] (net)     2   8.5377   0.0000   0.6332 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1246/IN1 (MUX21X1)   0.0441  -0.0020 &   0.6312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1246/Q (MUX21X1)   0.0427   0.0722   0.7034 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n494 (net)     1   5.0725   0.0000   0.7034 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/D (DFFX1)   0.0427  -0.0071 &   0.6963 f
  data arrival time                                                                    0.6963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4949     0.4949
  clock reconvergence pessimism                                            -0.0665     0.4284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__490_/CLK (DFFX1)   0.0000   0.4284 r
  library hold time                                                         0.0104     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.1777   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/Q (DFFX1)   0.0400   0.2093   0.6619 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[24] (net)     2   6.8147   0.0000   0.6619 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1760/IN1 (MUX21X1)   0.0400   0.0001 &   0.6620 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1760/Q (MUX21X1)   0.0409   0.0699   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n28 (net)     1   4.4630   0.0000   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/D (DFFX1)   0.0409  -0.0043 &   0.7276 f
  data arrival time                                                                    0.7276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0154     0.4702
  data required time                                                                   0.4702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4702
  data arrival time                                                                   -0.7276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.0972   0.0000   0.4214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/Q (DFFX1)   0.0439   0.2032   0.6246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[57] (net)     2   8.4544   0.0000   0.6246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1727/IN1 (MUX21X1)   0.0439  -0.0026 &   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1727/Q (MUX21X1)   0.0454   0.0744   0.6964 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n61 (net)     1   6.0062   0.0000   0.6964 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/D (DFFX1)   0.0454  -0.0086 &   0.6878 f
  data arrival time                                                                    0.6878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4900     0.4900
  clock reconvergence pessimism                                            -0.0665     0.4235
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.0000   0.4235 r
  library hold time                                                         0.0068     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.6878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4334     0.4334
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.1164   0.0000   0.4334 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/Q (DFFX1)   0.0412   0.2042   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[853] (net)     2   7.2590   0.0000   0.6376 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U840/IN1 (MUX21X1)   0.0412  -0.0017 &   0.6359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U840/Q (MUX21X1)   0.0431   0.0719   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n857 (net)     1   5.2084   0.0000   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/D (DFFX1)   0.0431  -0.0057 &   0.7022 f
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5263     0.5263
  clock reconvergence pessimism                                            -0.0914     0.4349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.0000   0.4349 r
  library hold time                                                         0.0097     0.4447
  data required time                                                                   0.4447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4447
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_/CLK (DFFX1)   0.1850   0.0000   0.4581 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_/Q (DFFX1)   0.0374   0.2078   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[442] (net)     2   5.7085   0.0000   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1296/IN1 (MUX21X1)   0.0374   0.0001 &   0.6660 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1296/Q (MUX21X1)   0.0392   0.0681   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n446 (net)     1   3.9214   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_/D (DFFX1)   0.0392   0.0001 &   0.7342 f
  data arrival time                                                                    0.7342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__442_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0163     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.7342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_/CLK (DFFX1)   0.0935   0.0000   0.4343 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_/Q (DFFX1)   0.0389   0.1988   0.6331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[796] (net)     2   6.2866   0.0000   0.6331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U903/IN1 (MUX21X1)   0.0389   0.0001 &   0.6332 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U903/Q (MUX21X1)   0.0418   0.0705   0.7037 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n800 (net)     1   4.7835   0.0000   0.7037 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_/D (DFFX1)   0.0418  -0.0025 &   0.7012 f
  data arrival time                                                                    0.7012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5031     0.5031
  clock reconvergence pessimism                                            -0.0665     0.4366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__256_/CLK (DFFX1)   0.0000   0.4366 r
  library hold time                                                         0.0070     0.4437
  data required time                                                                   0.4437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4437
  data arrival time                                                                   -0.7012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.0935   0.0000   0.4344 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/Q (DFFX1)   0.0396   0.1994   0.6338 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[552] (net)     2   6.5852   0.0000   0.6338 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1174/IN1 (MUX21X1)   0.0396   0.0000 &   0.6339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1174/Q (MUX21X1)   0.0386   0.0680   0.7019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n556 (net)     1   3.6720   0.0000   0.7019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/D (DFFX1)   0.0386   0.0000 &   0.7020 f
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4368
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.0000   0.4368 r
  library hold time                                                         0.0077     0.4444
  data required time                                                                   0.4444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4444
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/CLK (DFFX1)   0.1046   0.0000   0.4298 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/Q (DFFX1)   0.0419   0.2029   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[867] (net)     2   7.5815   0.0000   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U824/IN1 (MUX21X1)   0.0419  -0.0017 &   0.6311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U824/Q (MUX21X1)   0.0412   0.0706   0.7017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n871 (net)     1   4.5648   0.0000   0.7017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/D (DFFX1)   0.0412  -0.0042 &   0.6974 f
  data arrival time                                                                    0.6974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  clock reconvergence pessimism                                            -0.0914     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__327_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0086     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.6974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4202     0.4202
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_/CLK (DFFX1)   0.0972   0.0000   0.4202 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_/Q (DFFX1)   0.0453   0.2041   0.6244 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[205] (net)     2   9.0835   0.0000   0.6244 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1562/IN1 (MUX21X1)   0.0453  -0.0081 &   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1562/Q (MUX21X1)   0.0487   0.0782   0.6945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n209 (net)     1   7.5404   0.0000   0.6945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_/D (DFFX1)   0.0487  -0.0085 &   0.6860 f
  data arrival time                                                                    0.6860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4888     0.4888
  clock reconvergence pessimism                                            -0.0665     0.4223
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__205_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                         0.0062     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.6860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/CLK (DFFX1)   0.1777   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/Q (DFFX1)   0.0367   0.2066   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[832] (net)     2   5.4095   0.0000   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U860/IN1 (MUX21X1)   0.0367   0.0001 &   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U860/Q (MUX21X1)   0.0412   0.0696   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n836 (net)     1   4.5983   0.0000   0.7289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/D (DFFX1)   0.0412  -0.0012 &   0.7277 f
  data arrival time                                                                    0.7277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0778     0.4548
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/CLK (DFFX1)   0.0000   0.4548 r
  library hold time                                                         0.0153     0.4701
  data required time                                                                   0.4701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4701
  data arrival time                                                                   -0.7277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4534     0.4534
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/CLK (DFFX1)   0.1847   0.0000   0.4534 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/Q (DFFX1)   0.0415   0.2111   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[185] (net)     2   7.4659   0.0000   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1581/IN1 (MUX21X1)   0.0415  -0.0036 &   0.6609 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1581/Q (MUX21X1)   0.0440   0.0727   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n189 (net)     1   5.5087   0.0000   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/D (DFFX1)   0.0440  -0.0052 &   0.7283 f
  data arrival time                                                                    0.7283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0152     0.4707
  data required time                                                                   0.4707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4707
  data arrival time                                                                   -0.7283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/CLK (DFFX1)   0.1777   0.0000   0.4480 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/Q (DFFX1)   0.0415   0.2106   0.6586 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[164] (net)     2   7.4908   0.0000   0.6586 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1605/IN1 (MUX21X1)   0.0415  -0.0040 &   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1605/Q (MUX21X1)   0.0438   0.0726   0.7272 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n168 (net)     1   5.4689   0.0000   0.7272 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/D (DFFX1)   0.0438  -0.0048 &   0.7224 f
  data arrival time                                                                    0.7224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5279     0.5279
  clock reconvergence pessimism                                            -0.0778     0.4501
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/CLK (DFFX1)   0.0000   0.4501 r
  library hold time                                                         0.0147     0.4648
  data required time                                                                   0.4648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4648
  data arrival time                                                                   -0.7224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4443     0.4443
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/CLK (DFFX1)   0.1578   0.0000   0.4443 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/Q (DFFX1)   0.0413   0.2086   0.6529 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[173] (net)     2   7.3490   0.0000   0.6529 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1595/IN1 (MUX21X1)   0.0413  -0.0023 &   0.6506 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1595/Q (MUX21X1)   0.0457   0.0741   0.7247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n177 (net)     1   6.1148   0.0000   0.7247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/D (DFFX1)   0.0457  -0.0080 &   0.7167 f
  data arrival time                                                                    0.7167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  clock reconvergence pessimism                                            -0.0778     0.4463
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/CLK (DFFX1)   0.0000   0.4463 r
  library hold time                                                         0.0128     0.4591
  data required time                                                                   0.4591
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4591
  data arrival time                                                                   -0.7167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4591     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.1527   0.0000   0.4591 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/Q (DFFX1)   0.0406   0.2076   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1043] (net)     2   7.0335   0.0000   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U625/IN1 (MUX21X1)   0.0406  -0.0026 &   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U625/Q (MUX21X1)   0.0457   0.0739   0.7380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1047 (net)     1   6.1148   0.0000   0.7380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/D (DFFX1)   0.0457  -0.0089 &   0.7291 f
  data arrival time                                                                    0.7291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0849     0.4591
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.0000   0.4591 r
  library hold time                                                         0.0124     0.4715
  data required time                                                                   0.4715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4715
  data arrival time                                                                   -0.7291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/CLK (DFFX1)   0.1847   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/Q (DFFX1)   0.0390   0.2091   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[426] (net)     2   6.3842   0.0000   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1314/IN1 (MUX21X1)   0.0390  -0.0016 &   0.6607 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1314/Q (MUX21X1)   0.0436   0.0719   0.7327 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n430 (net)     1   5.3920   0.0000   0.7327 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/D (DFFX1)   0.0436  -0.0043 &   0.7283 f
  data arrival time                                                                    0.7283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0153     0.4707
  data required time                                                                   0.4707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4707
  data arrival time                                                                   -0.7283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4572     0.4572
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_/CLK (DFFX1)   0.1850   0.0000   0.4572 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_/Q (DFFX1)   0.0420   0.2115   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[621] (net)     2   7.6930   0.0000   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1095/IN1 (MUX21X1)   0.0420  -0.0022 &   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1095/Q (MUX21X1)   0.0458   0.0743   0.7408 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n625 (net)     1   6.1590   0.0000   0.7408 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_/D (DFFX1)   0.0458  -0.0090 &   0.7319 f
  data arrival time                                                                    0.7319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5372     0.5372
  clock reconvergence pessimism                                            -0.0778     0.4595
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__82_/CLK (DFFX1)   0.0000   0.4595 r
  library hold time                                                         0.0148     0.4742
  data required time                                                                   0.4742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4742
  data arrival time                                                                   -0.7319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/CLK (DFFX1)   0.1777   0.0000   0.4391 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/Q (DFFX1)   0.0397   0.2091   0.6482 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[968] (net)     2   6.6963   0.0000   0.6482 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U710/IN1 (MUX21X1)   0.0397   0.0001 &   0.6483 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U710/Q (MUX21X1)   0.0428   0.0714   0.7197 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n972 (net)     1   5.1253   0.0000   0.7197 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/D (DFFX1)   0.0428  -0.0061 &   0.7136 f
  data arrival time                                                                    0.7136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5188     0.5188
  clock reconvergence pessimism                                            -0.0778     0.4410
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/CLK (DFFX1)   0.0000   0.4410 r
  library hold time                                                         0.0149     0.4560
  data required time                                                                   0.4560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4560
  data arrival time                                                                   -0.7136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4595     0.4595
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.1527   0.0000   0.4595 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/Q (DFFX1)   0.0393   0.2066   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1034] (net)     2   6.5019   0.0000   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U636/IN1 (MUX21X1)   0.0393  -0.0013 &   0.6648 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U636/Q (MUX21X1)   0.0399   0.0690   0.7338 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1038 (net)     1   4.1214   0.0000   0.7338 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/D (DFFX1)   0.0399  -0.0027 &   0.7311 f
  data arrival time                                                                    0.7311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5445     0.5445
  clock reconvergence pessimism                                            -0.0849     0.4596
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.0000   0.4596 r
  library hold time                                                         0.0138     0.4734
  data required time                                                                   0.4734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4734
  data arrival time                                                                   -0.7311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_/CLK (DFFX1)   0.1375   0.0000   0.4477 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_/Q (DFFX1)   0.0392   0.2052   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[761] (net)     2   6.4483   0.0000   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U939/IN1 (MUX21X1)   0.0392  -0.0016 &   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U939/Q (MUX21X1)   0.0374   0.0674   0.7188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n765 (net)     1   3.4290   0.0000   0.7188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_/D (DFFX1)   0.0374   0.0000 &   0.7188 f
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  clock reconvergence pessimism                                            -0.0842     0.4478
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__222_/CLK (DFFX1)   0.0000   0.4478 r
  library hold time                                                         0.0133     0.4611
  data required time                                                                   0.4611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4611
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_/CLK (DFFX1)   0.0935   0.0000   0.4344 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_/Q (DFFX1)   0.0406   0.2002   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[802] (net)     2   6.9970   0.0000   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U897/IN1 (MUX21X1)   0.0406  -0.0005 &   0.6341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U897/Q (MUX21X1)   0.0383   0.0680   0.7021 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n806 (net)     1   3.5731   0.0000   0.7021 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_/D (DFFX1)   0.0383   0.0000 &   0.7022 f
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5032     0.5032
  clock reconvergence pessimism                                            -0.0665     0.4368
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__262_/CLK (DFFX1)   0.0000   0.4368 r
  library hold time                                                         0.0077     0.4445
  data required time                                                                   0.4445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4445
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4471     0.4471
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/CLK (DFFX1)   0.1375   0.0000   0.4471 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/Q (DFFX1)   0.0408   0.2065   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[974] (net)     2   7.1358   0.0000   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U702/IN1 (MUX21X1)   0.0408  -0.0024 &   0.6513 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U702/Q (MUX21X1)   0.0370   0.0670   0.7183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n978 (net)     1   3.1317   0.0000   0.7183 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/D (DFFX1)   0.0370   0.0000 &   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  clock reconvergence pessimism                                            -0.0842     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0134     0.4606
  data required time                                                                   0.4606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4606
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4577     0.4577
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.1850   0.0000   0.4577 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/Q (DFFX1)   0.0394   0.2094   0.6671 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1019] (net)     2   6.5704   0.0000   0.6671 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/IN1 (MUX21X1)   0.0394   0.0001 &   0.6672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/Q (MUX21X1)   0.0399   0.0690   0.7362 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1023 (net)     1   4.1174   0.0000   0.7362 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/D (DFFX1)   0.0399  -0.0024 &   0.7338 f
  data arrival time                                                                    0.7338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5377     0.5377
  clock reconvergence pessimism                                            -0.0778     0.4600
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.0000   0.4600 r
  library hold time                                                         0.0161     0.4761
  data required time                                                                   0.4761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4761
  data arrival time                                                                   -0.7338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4356     0.4356
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_/CLK (DFFX1)   0.1398   0.0000   0.4356 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_/Q (DFFX1)   0.0463   0.2106   0.6462 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[912] (net)     2   9.5565   0.0000   0.6462 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U774/IN1 (MUX21X1)   0.0463  -0.0115 &   0.6347 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U774/Q (MUX21X1)   0.0478   0.0767   0.7114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n916 (net)     1   6.8022   0.0000   0.7114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_/D (DFFX1)   0.0478  -0.0055 &   0.7059 f
  data arrival time                                                                    0.7059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5286     0.5286
  clock reconvergence pessimism                                            -0.0914     0.4372
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__372_/CLK (DFFX1)   0.0000   0.4372 r
  library hold time                                                         0.0110     0.4482
  data required time                                                                   0.4482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4482
  data arrival time                                                                   -0.7059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2577


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4267     0.4267
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/CLK (DFFX1)   0.1212   0.0000   0.4267 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/Q (DFFX1)   0.0397   0.2038   0.6305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1021] (net)     2   6.6494   0.0000   0.6305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U653/IN1 (MUX21X1)   0.0397  -0.0009 &   0.6295 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U653/Q (MUX21X1)   0.0408   0.0698   0.6994 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1025 (net)     1   4.4355   0.0000   0.6994 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/D (DFFX1)   0.0408  -0.0018 &   0.6975 f
  data arrival time                                                                    0.6975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4953     0.4953
  clock reconvergence pessimism                                            -0.0665     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__481_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0109     0.4398
  data required time                                                                   0.4398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4398
  data arrival time                                                                   -0.6975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4526     0.4526
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_/CLK (DFFX1)   0.1846   0.0000   0.4526 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_/Q (DFFX1)   0.0413   0.2110   0.6636 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[784] (net)     2   7.4164   0.0000   0.6636 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U914/IN1 (MUX21X1)   0.0413  -0.0011 &   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U914/Q (MUX21X1)   0.0398   0.0693   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n788 (net)     1   4.0726   0.0000   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_/D (DFFX1)   0.0398  -0.0031 &   0.7286 f
  data arrival time                                                                    0.7286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0778     0.4547
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__245_/CLK (DFFX1)   0.0000   0.4547 r
  library hold time                                                         0.0161     0.4709
  data required time                                                                   0.4709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4709
  data arrival time                                                                   -0.7286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.0952   0.0000   0.4123 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/Q (DFFX1)   0.0393   0.1994   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[400] (net)     2   6.4481   0.0000   0.6117 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1345/IN1 (MUX21X1)   0.0393   0.0001 &   0.6118 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1345/Q (MUX21X1)   0.0386   0.0680   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n404 (net)     1   3.6966   0.0000   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/D (DFFX1)   0.0386   0.0000 &   0.6799 f
  data arrival time                                                                    0.6799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4807     0.4807
  clock reconvergence pessimism                                            -0.0665     0.4142
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.0000   0.4142 r
  library hold time                                                         0.0079     0.4221
  data required time                                                                   0.4221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4221
  data arrival time                                                                   -0.6799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_/CLK (DFFX1)   0.0935   0.0000   0.4342 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_/Q (DFFX1)   0.0380   0.1980   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[256] (net)     2   5.8667   0.0000   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1505/IN1 (MUX21X1)   0.0380   0.0001 &   0.6324 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1505/Q (MUX21X1)   0.0405   0.0692   0.7016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n260 (net)     1   4.3361   0.0000   0.7016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_/D (DFFX1)   0.0405   0.0001 &   0.7017 f
  data arrival time                                                                    0.7017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5030     0.5030
  clock reconvergence pessimism                                            -0.0665     0.4366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__256_/CLK (DFFX1)   0.0000   0.4366 r
  library hold time                                                         0.0073     0.4439
  data required time                                                                   0.4439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4439
  data arrival time                                                                   -0.7017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_/CLK (DFFX1)   0.1850   0.0000   0.4582 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_/Q (DFFX1)   0.0428   0.2121   0.6703 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[893] (net)     2   8.0779   0.0000   0.6703 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U793/IN1 (MUX21X1)   0.0428  -0.0037 &   0.6666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U793/Q (MUX21X1)   0.0438   0.0728   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n897 (net)     1   5.4390   0.0000   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_/D (DFFX1)   0.0438  -0.0059 &   0.7335 f
  data arrival time                                                                    0.7335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5382     0.5382
  clock reconvergence pessimism                                            -0.0778     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__354_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0152     0.4757
  data required time                                                                   0.4757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4757
  data arrival time                                                                   -0.7335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.1777   0.0000   0.4484 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/Q (DFFX1)   0.0379   0.2076   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[153] (net)     2   5.9090   0.0000   0.6560 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1617/IN1 (MUX21X1)   0.0379  -0.0017 &   0.6543 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1617/Q (MUX21X1)   0.0413   0.0699   0.7242 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n157 (net)     1   4.6407   0.0000   0.7242 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/D (DFFX1)   0.0413  -0.0006 &   0.7236 f
  data arrival time                                                                    0.7236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5283     0.5283
  clock reconvergence pessimism                                            -0.0778     0.4505
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.0000   0.4505 r
  library hold time                                                         0.0153     0.4658
  data required time                                                                   0.4658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4658
  data arrival time                                                                   -0.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.1212   0.0000   0.4269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/Q (DFFX1)   0.0406   0.2045   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[463] (net)     2   7.0150   0.0000   0.6314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1276/IN1 (MUX21X1)   0.0406   0.0000 &   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1276/Q (MUX21X1)   0.0374   0.0672   0.6987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n467 (net)     1   3.2388   0.0000   0.6987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/D (DFFX1)   0.0374   0.0000 &   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4956     0.4956
  clock reconvergence pessimism                                            -0.0665     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0117     0.4408
  data required time                                                                   0.4408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4408
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/CLK (DFFX1)   0.1376   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/Q (DFFX1)   0.0423   0.2077   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[840] (net)     2   7.7795   0.0000   0.6559 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U851/IN1 (MUX21X1)   0.0423  -0.0030 &   0.6530 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U851/Q (MUX21X1)   0.0372   0.0674   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n844 (net)     1   3.1606   0.0000   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/D (DFFX1)   0.0372  -0.0008 &   0.7196 f
  data arrival time                                                                    0.7196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  clock reconvergence pessimism                                            -0.0842     0.4484
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__301_/CLK (DFFX1)   0.0000   0.4484 r
  library hold time                                                         0.0134     0.4617
  data required time                                                                   0.4617
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4617
  data arrival time                                                                   -0.7196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_/CLK (DFFX1)   0.1376   0.0000   0.4483 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_/Q (DFFX1)   0.0393   0.2053   0.6535 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[612] (net)     2   6.4649   0.0000   0.6535 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1104/IN1 (MUX21X1)   0.0393  -0.0021 &   0.6514 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1104/Q (MUX21X1)   0.0425   0.0712   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n616 (net)     1   5.0800   0.0000   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_/D (DFFX1)   0.0425  -0.0044 &   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  clock reconvergence pessimism                                            -0.0842     0.4483
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__73_/CLK (DFFX1)   0.0000   0.4483 r
  library hold time                                                         0.0121     0.4604
  data required time                                                                   0.4604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4604
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/CLK (DFFX1)   0.1212   0.0000   0.4258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/Q (DFFX1)   0.0379   0.2023   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[605] (net)     2   5.8711   0.0000   0.6281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1116/IN1 (MUX21X1)   0.0379   0.0001 &   0.6282 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1116/Q (MUX21X1)   0.0410   0.0696   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n609 (net)     1   4.5152   0.0000   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/D (DFFX1)   0.0410  -0.0011 &   0.6967 f
  data arrival time                                                                    0.6967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4944     0.4944
  clock reconvergence pessimism                                            -0.0665     0.4280
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/CLK (DFFX1)   0.0000   0.4280 r
  library hold time                                                         0.0109     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.6967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.1398   0.0000   0.4346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/Q (DFFX1)   0.0407   0.2066   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[573] (net)     2   7.0756   0.0000   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1152/IN1 (MUX21X1)   0.0407   0.0000 &   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1152/Q (MUX21X1)   0.0357   0.0667   0.7079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n577 (net)     1   2.9945   0.0000   0.7079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/D (DFFX1)   0.0357   0.0000 &   0.7080 f
  data arrival time                                                                    0.7080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  clock reconvergence pessimism                                            -0.0914     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.0000   0.4362 r
  library hold time                                                         0.0139     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.7080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/CLK (DFFX1)   0.0972   0.0000   0.4194 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/Q (DFFX1)   0.0505   0.2077   0.6271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[266] (net)     2  11.4185   0.0000   0.6271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1494/IN1 (MUX21X1)   0.0505  -0.0062 &   0.6209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1494/Q (MUX21X1)   0.0562   0.0836   0.7045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n270 (net)     1   9.8107   0.0000   0.7045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/D (DFFX1)   0.0562  -0.0204 &   0.6841 f
  data arrival time                                                                    0.6841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4879     0.4879
  clock reconvergence pessimism                                            -0.0665     0.4215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__266_/CLK (DFFX1)   0.0000   0.4215 r
  library hold time                                                         0.0047     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.6841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4596     0.4596
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.1527   0.0000   0.4596 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/Q (DFFX1)   0.0387   0.2061   0.6657 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[432] (net)     2   6.2392   0.0000   0.6657 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1306/IN1 (MUX21X1)   0.0387  -0.0010 &   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1306/Q (MUX21X1)   0.0397   0.0687   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n436 (net)     1   4.0519   0.0000   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/D (DFFX1)   0.0397  -0.0020 &   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5445     0.5445
  clock reconvergence pessimism                                            -0.0849     0.4596
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.0000   0.4596 r
  library hold time                                                         0.0139     0.4735
  data required time                                                                   0.4735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4735
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/CLK (DFFX1)   0.1803   0.0000   0.4540 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/Q (DFFX1)   0.0400   0.2096   0.6635 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[507] (net)     2   6.8403   0.0000   0.6635 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1223/IN1 (MUX21X1)   0.0400  -0.0014 &   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1223/Q (MUX21X1)   0.0403   0.0695   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n511 (net)     1   4.2588   0.0000   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/D (DFFX1)   0.0403  -0.0018 &   0.7298 f
  data arrival time                                                                    0.7298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5340     0.5340
  clock reconvergence pessimism                                            -0.0778     0.4562
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/CLK (DFFX1)   0.0000   0.4562 r
  library hold time                                                         0.0157     0.4719
  data required time                                                                   0.4719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4719
  data arrival time                                                                   -0.7298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_/CLK (DFFX1)   0.1800   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_/Q (DFFX1)   0.0381   0.2079   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[915] (net)     2   5.9928   0.0000   0.6611 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U768/IN1 (MUX21X1)   0.0381   0.0001 &   0.6612 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U768/Q (MUX21X1)   0.0414   0.0700   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n919 (net)     1   4.6683   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_/D (DFFX1)   0.0414  -0.0025 &   0.7287 f
  data arrival time                                                                    0.7287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5331     0.5331
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__376_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0154     0.4708
  data required time                                                                   0.4708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4708
  data arrival time                                                                   -0.7287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4299     0.4299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_/CLK (DFFX1)   0.1045   0.0000   0.4299 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_/Q (DFFX1)   0.0402   0.2016   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[458] (net)     2   6.8545   0.0000   0.6315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1281/IN1 (MUX21X1)   0.0402  -0.0017 &   0.6298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1281/Q (MUX21X1)   0.0399   0.0692   0.6990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n462 (net)     1   4.1368   0.0000   0.6990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_/D (DFFX1)   0.0399  -0.0009 &   0.6981 f
  data arrival time                                                                    0.6981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  clock reconvergence pessimism                                            -0.0914     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__458_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0089     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_/CLK (DFFX1)   0.1164   0.0000   0.4364 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_/Q (DFFX1)   0.0379   0.2015   0.6379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[115] (net)     2   5.8379   0.0000   0.6379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1662/IN1 (MUX21X1)   0.0379   0.0001 &   0.6379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1662/Q (MUX21X1)   0.0404   0.0691   0.7071 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n119 (net)     1   4.3086   0.0000   0.7071 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_/D (DFFX1)   0.0404  -0.0008 &   0.7063 f
  data arrival time                                                                    0.7063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5294     0.5294
  clock reconvergence pessimism                                            -0.0914     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__115_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0104     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.7063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4534     0.4534
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_/CLK (DFFX1)   0.1802   0.0000   0.4534 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_/Q (DFFX1)   0.0422   0.2112   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[951] (net)     2   7.7854   0.0000   0.6647 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U728/IN1 (MUX21X1)   0.0422  -0.0059 &   0.6587 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U728/Q (MUX21X1)   0.0459   0.0745   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n955 (net)     1   6.2209   0.0000   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_/D (DFFX1)   0.0459  -0.0053 &   0.7280 f
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__412_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0144     0.4700
  data required time                                                                   0.4700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4700
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.1777   0.0000   0.4455 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/Q (DFFX1)   0.0371   0.2069   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[697] (net)     2   5.5593   0.0000   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1010/IN1 (MUX21X1)   0.0371   0.0001 &   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1010/Q (MUX21X1)   0.0412   0.0697   0.7222 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n701 (net)     1   4.6085   0.0000   0.7222 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/D (DFFX1)   0.0412  -0.0014 &   0.7208 f
  data arrival time                                                                    0.7208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5253     0.5253
  clock reconvergence pessimism                                            -0.0778     0.4476
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.0000   0.4476 r
  library hold time                                                         0.0153     0.4629
  data required time                                                                   0.4629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4629
  data arrival time                                                                   -0.7208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4580     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.1850   0.0000   0.4580 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/Q (DFFX1)   0.0410   0.2107   0.6688 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[653] (net)     2   7.2602   0.0000   0.6688 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1059/IN1 (MUX21X1)   0.0410  -0.0026 &   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1059/Q (MUX21X1)   0.0398   0.0692   0.7355 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n657 (net)     1   4.0744   0.0000   0.7355 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/D (DFFX1)   0.0398  -0.0010 &   0.7345 f
  data arrival time                                                                    0.7345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5381     0.5381
  clock reconvergence pessimism                                            -0.0778     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.0000   0.4603 r
  library hold time                                                         0.0162     0.4765
  data required time                                                                   0.4765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4765
  data arrival time                                                                   -0.7345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/CLK (DFFX1)   0.0952   0.0000   0.4122 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/Q (DFFX1)   0.0472   0.2051   0.6173 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[642] (net)     2   9.9437   0.0000   0.6173 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1075/IN1 (MUX21X1)   0.0472  -0.0054 &   0.6119 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1075/Q (MUX21X1)   0.0406   0.0711   0.6830 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n646 (net)     1   4.3035   0.0000   0.6830 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/D (DFFX1)   0.0406  -0.0035 &   0.6795 f
  data arrival time                                                                    0.6795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  clock reconvergence pessimism                                            -0.0665     0.4141
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/CLK (DFFX1)   0.0000   0.4141 r
  library hold time                                                         0.0075     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_/CLK (DFFX1)   0.1803   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_/Q (DFFX1)   0.0420   0.2111   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[733] (net)     2   7.6850   0.0000   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U970/IN1 (MUX21X1)   0.0420  -0.0018 &   0.6628 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U970/Q (MUX21X1)   0.0436   0.0725   0.7353 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n737 (net)     1   5.3916   0.0000   0.7353 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_/D (DFFX1)   0.0436  -0.0067 &   0.7286 f
  data arrival time                                                                    0.7286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__194_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0149     0.4706
  data required time                                                                   0.4706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4706
  data arrival time                                                                   -0.7286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_/CLK (DFFX1)   0.0952   0.0000   0.4160 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_/Q (DFFX1)   0.0446   0.2034   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[146] (net)     2   8.7851   0.0000   0.6194 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1627/IN1 (MUX21X1)   0.0446  -0.0031 &   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1627/Q (MUX21X1)   0.0485   0.0770   0.6933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n150 (net)     1   7.0648   0.0000   0.6933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_/D (DFFX1)   0.0485  -0.0113 &   0.6820 f
  data arrival time                                                                    0.6820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4845     0.4845
  clock reconvergence pessimism                                            -0.0665     0.4180
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__146_/CLK (DFFX1)   0.0000   0.4180 r
  library hold time                                                         0.0060     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_/CLK (DFFX1)   0.0952   0.0000   0.4179 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_/Q (DFFX1)   0.0381   0.1985   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[835] (net)     2   5.9433   0.0000   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U860/IN1 (MUX21X1)   0.0381   0.0001 &   0.6164 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U860/Q (MUX21X1)   0.0402   0.0690   0.6854 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n839 (net)     1   4.2268   0.0000   0.6854 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_/D (DFFX1)   0.0402   0.0001 &   0.6855 f
  data arrival time                                                                    0.6855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4864     0.4864
  clock reconvergence pessimism                                            -0.0665     0.4199
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__295_/CLK (DFFX1)   0.0000   0.4199 r
  library hold time                                                         0.0076     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.6855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/CLK (DFFX1)   0.1846   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/Q (DFFX1)   0.0440   0.2129   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[722] (net)     2   8.6103   0.0000   0.6663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U982/IN1 (MUX21X1)   0.0440  -0.0047 &   0.6616 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U982/Q (MUX21X1)   0.0475   0.0760   0.7377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n726 (net)     1   6.7067   0.0000   0.7377 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/D (DFFX1)   0.0475  -0.0096 &   0.7280 f
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  clock reconvergence pessimism                                            -0.0778     0.4556
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__183_/CLK (DFFX1)   0.0000   0.4556 r
  library hold time                                                         0.0144     0.4700
  data required time                                                                   0.4700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4700
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_/CLK (DFFX1)   0.1777   0.0000   0.4523 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_/Q (DFFX1)   0.0412   0.2103   0.6625 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[100] (net)     2   7.3369   0.0000   0.6625 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1676/IN1 (MUX21X1)   0.0412  -0.0007 &   0.6619 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1676/Q (MUX21X1)   0.0458   0.0742   0.7361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n104 (net)     1   6.1540   0.0000   0.7361 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_/D (DFFX1)   0.0458  -0.0094 &   0.7267 f
  data arrival time                                                                    0.7267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5322     0.5322
  clock reconvergence pessimism                                            -0.0778     0.4544
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__100_/CLK (DFFX1)   0.0000   0.4544 r
  library hold time                                                         0.0142     0.4687
  data required time                                                                   0.4687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4687
  data arrival time                                                                   -0.7267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2580


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/CLK (DFFX1)   0.1476   0.0000   0.4570 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/Q (DFFX1)   0.0423   0.2085   0.6656 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[318] (net)     2   7.8074   0.0000   0.6656 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1434/IN1 (MUX21X1)   0.0423  -0.0037 &   0.6619 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1434/Q (MUX21X1)   0.0418   0.0712   0.7331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n322 (net)     1   4.7742   0.0000   0.7331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/D (DFFX1)   0.0418  -0.0049 &   0.7282 f
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5420     0.5420
  clock reconvergence pessimism                                            -0.0848     0.4571
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/CLK (DFFX1)   0.0000   0.4571 r
  library hold time                                                         0.0130     0.4701
  data required time                                                                   0.4701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4701
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/CLK (DFFX1)   0.0952   0.0000   0.4109 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/Q (DFFX1)   0.0383   0.1986   0.6095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[407] (net)     2   6.0113   0.0000   0.6095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1338/IN1 (MUX21X1)   0.0383  -0.0011 &   0.6085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1338/Q (MUX21X1)   0.0417   0.0703   0.6788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n411 (net)     1   4.7698   0.0000   0.6788 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/D (DFFX1)   0.0417  -0.0006 &   0.6782 f
  data arrival time                                                                    0.6782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4793     0.4793
  clock reconvergence pessimism                                            -0.0665     0.4128
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__407_/CLK (DFFX1)   0.0000   0.4128 r
  library hold time                                                         0.0073     0.4201
  data required time                                                                   0.4201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4201
  data arrival time                                                                   -0.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4575     0.4575
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.1850   0.0000   0.4575 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/Q (DFFX1)   0.0432   0.2124   0.6699 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[480] (net)     2   8.2562   0.0000   0.6699 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1253/IN1 (MUX21X1)   0.0432  -0.0012 &   0.6687 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1253/Q (MUX21X1)   0.0402   0.0700   0.7387 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n484 (net)     1   4.1915   0.0000   0.7387 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/D (DFFX1)   0.0402  -0.0047 &   0.7340 f
  data arrival time                                                                    0.7340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5376     0.5376
  clock reconvergence pessimism                                            -0.0778     0.4598
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.0000   0.4598 r
  library hold time                                                         0.0161     0.4759
  data required time                                                                   0.4759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4759
  data arrival time                                                                   -0.7340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_/CLK (DFFX1)   0.0935   0.0000   0.4338 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_/Q (DFFX1)   0.0388   0.1987   0.6325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[253] (net)     2   6.2084   0.0000   0.6325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1508/IN1 (MUX21X1)   0.0388   0.0001 &   0.6326 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1508/Q (MUX21X1)   0.0426   0.0711   0.7037 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n257 (net)     1   5.0615   0.0000   0.7037 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_/D (DFFX1)   0.0426  -0.0026 &   0.7011 f
  data arrival time                                                                    0.7011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5026     0.5026
  clock reconvergence pessimism                                            -0.0665     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__253_/CLK (DFFX1)   0.0000   0.4362 r
  library hold time                                                         0.0069     0.4430
  data required time                                                                   0.4430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4430
  data arrival time                                                                   -0.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_/CLK (DFFX1)   0.0952   0.0000   0.4123 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_/Q (DFFX1)   0.0390   0.1991   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[277] (net)     2   6.2991   0.0000   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1482/IN1 (MUX21X1)   0.0390  -0.0010 &   0.6105 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1482/Q (MUX21X1)   0.0403   0.0693   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n281 (net)     1   4.2813   0.0000   0.6798 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_/D (DFFX1)   0.0403   0.0001 &   0.6798 f
  data arrival time                                                                    0.6798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4806     0.4806
  clock reconvergence pessimism                                            -0.0665     0.4142
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__277_/CLK (DFFX1)   0.0000   0.4142 r
  library hold time                                                         0.0075     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/CLK (DFFX1)   0.1044   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/Q (DFFX1)   0.0433   0.2039   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[870] (net)     2   8.2119   0.0000   0.6328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U821/IN1 (MUX21X1)   0.0433  -0.0052 &   0.6276 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U821/Q (MUX21X1)   0.0427   0.0721   0.6997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n874 (net)     1   5.0701   0.0000   0.6997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/D (DFFX1)   0.0427  -0.0029 &   0.6968 f
  data arrival time                                                                    0.6968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5218     0.5218
  clock reconvergence pessimism                                            -0.0914     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/CLK (DFFX1)   0.0000   0.4304 r
  library hold time                                                         0.0083     0.4387
  data required time                                                                   0.4387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4387
  data arrival time                                                                   -0.6968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/CLK (DFFX1)   0.1377   0.0000   0.4485 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/Q (DFFX1)   0.0433   0.2084   0.6568 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[643] (net)     2   8.2238   0.0000   0.6568 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1071/IN1 (MUX21X1)   0.0433  -0.0066 &   0.6502 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1071/Q (MUX21X1)   0.0478   0.0762   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n647 (net)     1   6.8311   0.0000   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/D (DFFX1)   0.0478  -0.0089 &   0.7175 f
  data arrival time                                                                    0.7175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5328     0.5328
  clock reconvergence pessimism                                            -0.0842     0.4486
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__104_/CLK (DFFX1)   0.0000   0.4486 r
  library hold time                                                         0.0108     0.4594
  data required time                                                                   0.4594
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4594
  data arrival time                                                                   -0.7175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/CLK (DFFX1)   0.1398   0.0000   0.4337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/Q (DFFX1)   0.0386   0.2049   0.6387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[831] (net)     2   6.1850   0.0000   0.6387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U864/IN1 (MUX21X1)   0.0386  -0.0013 &   0.6374 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U864/Q (MUX21X1)   0.0390   0.0690   0.7065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n835 (net)     1   4.1955   0.0000   0.7065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/D (DFFX1)   0.0390   0.0001 &   0.7065 f
  data arrival time                                                                    0.7065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5267     0.5267
  clock reconvergence pessimism                                            -0.0914     0.4353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__291_/CLK (DFFX1)   0.0000   0.4353 r
  library hold time                                                         0.0131     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.7065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_/CLK (DFFX1)   0.0952   0.0000   0.4114 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_/Q (DFFX1)   0.0436   0.2026   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[685] (net)     2   8.3139   0.0000   0.6141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1026/IN1 (MUX21X1)   0.0436  -0.0031 &   0.6110 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1026/Q (MUX21X1)   0.0404   0.0702   0.6812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n689 (net)     1   4.2582   0.0000   0.6812 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_/D (DFFX1)   0.0404  -0.0022 &   0.6790 f
  data arrival time                                                                    0.6790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4798     0.4798
  clock reconvergence pessimism                                            -0.0665     0.4133
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__145_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                         0.0075     0.4209
  data required time                                                                   0.4209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4209
  data arrival time                                                                   -0.6790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/CLK (DFFX1)   0.1777   0.0000   0.4482 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/Q (DFFX1)   0.0415   0.2105   0.6587 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[686] (net)     2   7.4674   0.0000   0.6587 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1022/IN1 (MUX21X1)   0.0415  -0.0031 &   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1022/Q (MUX21X1)   0.0418   0.0709   0.7266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n690 (net)     1   4.7547   0.0000   0.7266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/D (DFFX1)   0.0418  -0.0029 &   0.7237 f
  data arrival time                                                                    0.7237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5281     0.5281
  clock reconvergence pessimism                                            -0.0778     0.4503
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/CLK (DFFX1)   0.0000   0.4503 r
  library hold time                                                         0.0152     0.4655
  data required time                                                                   0.4655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4655
  data arrival time                                                                   -0.7237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4453     0.4453
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_/CLK (DFFX1)   0.1777   0.0000   0.4453 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_/Q (DFFX1)   0.0400   0.2093   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[55] (net)     2   6.8377   0.0000   0.6546 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1726/IN1 (MUX21X1)   0.0400  -0.0005 &   0.6541 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1726/Q (MUX21X1)   0.0424   0.0712   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n59 (net)     1   4.9748   0.0000   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_/D (DFFX1)   0.0424  -0.0048 &   0.7205 f
  data arrival time                                                                    0.7205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5251     0.5251
  clock reconvergence pessimism                                            -0.0778     0.4473
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__55_/CLK (DFFX1)   0.0000   0.4473 r
  library hold time                                                         0.0150     0.4623
  data required time                                                                   0.4623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4623
  data arrival time                                                                   -0.7205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_/CLK (DFFX1)   0.0952   0.0000   0.4162 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_/Q (DFFX1)   0.0452   0.2038   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[213] (net)     2   9.0461   0.0000   0.6200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1554/IN1 (MUX21X1)   0.0452  -0.0037 &   0.6163 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1554/Q (MUX21X1)   0.0468   0.0757   0.6919 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n217 (net)     1   6.4474   0.0000   0.6919 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_/D (DFFX1)   0.0468  -0.0093 &   0.6827 f
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4846     0.4846
  clock reconvergence pessimism                                            -0.0665     0.4182
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__213_/CLK (DFFX1)   0.0000   0.4182 r
  library hold time                                                         0.0063     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4264     0.4264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.1212   0.0000   0.4264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/Q (DFFX1)   0.0415   0.2052   0.6316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1002] (net)     2   7.4144   0.0000   0.6316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U675/IN1 (MUX21X1)   0.0415  -0.0011 &   0.6305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U675/Q (MUX21X1)   0.0427   0.0717   0.7022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1006 (net)     1   5.0915   0.0000   0.7022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/D (DFFX1)   0.0427  -0.0051 &   0.6972 f
  data arrival time                                                                    0.6972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4950     0.4950
  clock reconvergence pessimism                                            -0.0665     0.4285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.0000   0.4285 r
  library hold time                                                         0.0104     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.6972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/CLK (DFFX1)   0.0972   0.0000   0.4229 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/Q (DFFX1)   0.0437   0.2030   0.6259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[318] (net)     2   8.3611   0.0000   0.6259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1437/IN1 (MUX21X1)   0.0437  -0.0039 &   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1437/Q (MUX21X1)   0.0451   0.0741   0.6960 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n322 (net)     1   5.8877   0.0000   0.6960 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/D (DFFX1)   0.0451  -0.0059 &   0.6901 f
  data arrival time                                                                    0.6901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4915     0.4915
  clock reconvergence pessimism                                            -0.0665     0.4250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__318_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0069     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.6901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4562     0.4562
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/CLK (DFFX1)   0.1477   0.0000   0.4562 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/Q (DFFX1)   0.0448   0.2102   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[166] (net)     2   8.8993   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/IN1 (MUX21X1)   0.0448  -0.0052 &   0.6612 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/Q (MUX21X1)   0.0490   0.0774   0.7386 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n170 (net)     1   7.2143   0.0000   0.7386 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/D (DFFX1)   0.0490  -0.0128 &   0.7258 f
  data arrival time                                                                    0.7258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5411     0.5411
  clock reconvergence pessimism                                            -0.0848     0.4563
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/CLK (DFFX1)   0.0000   0.4563 r
  library hold time                                                         0.0113     0.4675
  data required time                                                                   0.4675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4675
  data arrival time                                                                   -0.7258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/CLK (DFFX1)   0.1376   0.0000   0.4479 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/Q (DFFX1)   0.0385   0.2046   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[714] (net)     2   6.1108   0.0000   0.6525 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U992/IN1 (MUX21X1)   0.0385   0.0001 &   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U992/Q (MUX21X1)   0.0413   0.0701   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n718 (net)     1   4.6482   0.0000   0.7227 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/D (DFFX1)   0.0413  -0.0041 &   0.7186 f
  data arrival time                                                                    0.7186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5322     0.5322
  clock reconvergence pessimism                                            -0.0842     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/CLK (DFFX1)   0.0000   0.4480 r
  library hold time                                                         0.0124     0.4603
  data required time                                                                   0.4603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4603
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/CLK (DFFX1)   0.1044   0.0000   0.4284 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/Q (DFFX1)   0.0428   0.2035   0.6319 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1015] (net)     2   7.9706   0.0000   0.6319 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U660/IN1 (MUX21X1)   0.0428  -0.0027 &   0.6292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U660/Q (MUX21X1)   0.0431   0.0723   0.7014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1019 (net)     1   5.1964   0.0000   0.7014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/D (DFFX1)   0.0431  -0.0052 &   0.6963 f
  data arrival time                                                                    0.6963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5212     0.5212
  clock reconvergence pessimism                                            -0.0914     0.4298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/CLK (DFFX1)   0.0000   0.4298 r
  library hold time                                                         0.0082     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_/CLK (DFFX1)   0.1398   0.0000   0.4322 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_/Q (DFFX1)   0.0429   0.2082   0.6404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[35] (net)     2   8.0370   0.0000   0.6404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1752/IN1 (MUX21X1)   0.0429  -0.0046 &   0.6358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1752/Q (MUX21X1)   0.0448   0.0737   0.7095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n39 (net)     1   5.8001   0.0000   0.7095 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_/D (DFFX1)   0.0448  -0.0059 &   0.7036 f
  data arrival time                                                                    0.7036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5251     0.5251
  clock reconvergence pessimism                                            -0.0914     0.4337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__35_/CLK (DFFX1)   0.0000   0.4337 r
  library hold time                                                         0.0117     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.7036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0972   0.0000   0.4206 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/Q (DFFX1)   0.0414   0.2014   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[933] (net)     2   7.3683   0.0000   0.6220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/IN1 (MUX21X1)   0.0414  -0.0018 &   0.6202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/Q (MUX21X1)   0.0447   0.0736   0.6939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n937 (net)     1   5.9096   0.0000   0.6939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/D (DFFX1)   0.0447  -0.0060 &   0.6879 f
  data arrival time                                                                    0.6879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4891     0.4891
  clock reconvergence pessimism                                            -0.0665     0.4226
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                         0.0070     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.6879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4471     0.4471
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_/CLK (DFFX1)   0.1375   0.0000   0.4471 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_/Q (DFFX1)   0.0403   0.2061   0.6532 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[231] (net)     2   6.9103   0.0000   0.6532 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1530/IN1 (MUX21X1)   0.0403  -0.0006 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1530/Q (MUX21X1)   0.0364   0.0664   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n235 (net)     1   2.9059   0.0000   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_/D (DFFX1)   0.0364   0.0000 &   0.7190 f
  data arrival time                                                                    0.7190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  clock reconvergence pessimism                                            -0.0842     0.4472
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__231_/CLK (DFFX1)   0.0000   0.4472 r
  library hold time                                                         0.0136     0.4608
  data required time                                                                   0.4608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4608
  data arrival time                                                                   -0.7190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4580     0.4580
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_/CLK (DFFX1)   0.1850   0.0000   0.4580 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_/Q (DFFX1)   0.0432   0.2123   0.6703 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[332] (net)     2   8.2424   0.0000   0.6703 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1418/IN1 (MUX21X1)   0.0432  -0.0048 &   0.6655 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1418/Q (MUX21X1)   0.0468   0.0753   0.7409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n336 (net)     1   6.4699   0.0000   0.7409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_/D (DFFX1)   0.0468  -0.0078 &   0.7331 f
  data arrival time                                                                    0.7331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5380     0.5380
  clock reconvergence pessimism                                            -0.0778     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__332_/CLK (DFFX1)   0.0000   0.4603 r
  library hold time                                                         0.0145     0.4748
  data required time                                                                   0.4748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4748
  data arrival time                                                                   -0.7331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_/CLK (DFFX1)   0.1381   0.0000   0.4480 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_/Q (DFFX1)   0.0384   0.2046   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[615] (net)     2   6.0842   0.0000   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1101/IN1 (MUX21X1)   0.0384  -0.0009 &   0.6517 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1101/Q (MUX21X1)   0.0385   0.0677   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n619 (net)     1   3.6477   0.0000   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_/D (DFFX1)   0.0385   0.0000 &   0.7195 f
  data arrival time                                                                    0.7195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  clock reconvergence pessimism                                            -0.0842     0.4481
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__76_/CLK (DFFX1)   0.0000   0.4481 r
  library hold time                                                         0.0131     0.4612
  data required time                                                                   0.4612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4612
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4533     0.4533
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/CLK (DFFX1)   0.1846   0.0000   0.4533 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/Q (DFFX1)   0.0464   0.2144   0.6678 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[895] (net)     2   9.6445   0.0000   0.6678 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U791/IN1 (MUX21X1)   0.0464  -0.0081 &   0.6596 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U791/Q (MUX21X1)   0.0481   0.0770   0.7367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n899 (net)     1   6.9160   0.0000   0.7367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/D (DFFX1)   0.0481  -0.0086 &   0.7280 f
  data arrival time                                                                    0.7280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  clock reconvergence pessimism                                            -0.0778     0.4555
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/CLK (DFFX1)   0.0000   0.4555 r
  library hold time                                                         0.0142     0.4697
  data required time                                                                   0.4697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4697
  data arrival time                                                                   -0.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/CLK (DFFX1)   0.1045   0.0000   0.4284 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/Q (DFFX1)   0.0467   0.2062   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[448] (net)     2   9.7244   0.0000   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1292/IN1 (MUX21X1)   0.0467  -0.0081 &   0.6265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1292/Q (MUX21X1)   0.0487   0.0776   0.7041 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n452 (net)     1   7.1173   0.0000   0.7041 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/D (DFFX1)   0.0487  -0.0089 &   0.6952 f
  data arrival time                                                                    0.6952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5213     0.5213
  clock reconvergence pessimism                                            -0.0914     0.4298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/CLK (DFFX1)   0.0000   0.4298 r
  library hold time                                                         0.0070     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4603     0.4603
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_/CLK (DFFX1)   0.1527   0.0000   0.4603 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_/Q (DFFX1)   0.0399   0.2070   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[267] (net)     2   6.7299   0.0000   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1490/IN1 (MUX21X1)   0.0399  -0.0007 &   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1490/Q (MUX21X1)   0.0406   0.0697   0.7364 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n271 (net)     1   4.3750   0.0000   0.7364 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_/D (DFFX1)   0.0406  -0.0040 &   0.7324 f
  data arrival time                                                                    0.7324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5453     0.5453
  clock reconvergence pessimism                                            -0.0849     0.4604
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__267_/CLK (DFFX1)   0.0000   0.4604 r
  library hold time                                                         0.0136     0.4740
  data required time                                                                   0.4740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4740
  data arrival time                                                                   -0.7324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4545     0.4545
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_/CLK (DFFX1)   0.1848   0.0000   0.4545 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_/Q (DFFX1)   0.0382   0.2085   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[731] (net)     2   6.0730   0.0000   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U972/IN1 (MUX21X1)   0.0382   0.0001 &   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U972/Q (MUX21X1)   0.0405   0.0693   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n735 (net)     1   4.3399   0.0000   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_/D (DFFX1)   0.0405  -0.0013 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5345     0.5345
  clock reconvergence pessimism                                            -0.0778     0.4567
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__192_/CLK (DFFX1)   0.0000   0.4567 r
  library hold time                                                         0.0160     0.4727
  data required time                                                                   0.4727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4727
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_/CLK (DFFX1)   0.1212   0.0000   0.4270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_/Q (DFFX1)   0.0419   0.2055   0.6326 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[890] (net)     2   7.5994   0.0000   0.6326 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U799/IN1 (MUX21X1)   0.0419  -0.0008 &   0.6318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U799/Q (MUX21X1)   0.0373   0.0674   0.6992 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n894 (net)     1   3.2139   0.0000   0.6992 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_/D (DFFX1)   0.0373   0.0000 &   0.6993 f
  data arrival time                                                                    0.6993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4957     0.4957
  clock reconvergence pessimism                                            -0.0665     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__350_/CLK (DFFX1)   0.0000   0.4292 r
  library hold time                                                         0.0117     0.4409
  data required time                                                                   0.4409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4409
  data arrival time                                                                   -0.6993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4531     0.4531
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_/CLK (DFFX1)   0.1800   0.0000   0.4531 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_/Q (DFFX1)   0.0396   0.2092   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[376] (net)     2   6.6706   0.0000   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1369/IN1 (MUX21X1)   0.0396   0.0001 &   0.6624 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1369/Q (MUX21X1)   0.0409   0.0699   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n380 (net)     1   4.4787   0.0000   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_/D (DFFX1)   0.0409  -0.0032 &   0.7291 f
  data arrival time                                                                    0.7291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5330     0.5330
  clock reconvergence pessimism                                            -0.0778     0.4553
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__376_/CLK (DFFX1)   0.0000   0.4553 r
  library hold time                                                         0.0155     0.4708
  data required time                                                                   0.4708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4708
  data arrival time                                                                   -0.7291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4576     0.4576
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/CLK (DFFX1)   0.1850   0.0000   0.4576 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/Q (DFFX1)   0.0391   0.2092   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[715] (net)     2   6.4533   0.0000   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U991/IN1 (MUX21X1)   0.0391   0.0001 &   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U991/Q (MUX21X1)   0.0401   0.0691   0.7360 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n719 (net)     1   4.1892   0.0000   0.7360 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/D (DFFX1)   0.0401  -0.0017 &   0.7344 f
  data arrival time                                                                    0.7344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5377     0.5377
  clock reconvergence pessimism                                            -0.0778     0.4599
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__176_/CLK (DFFX1)   0.0000   0.4599 r
  library hold time                                                         0.0161     0.4760
  data required time                                                                   0.4760
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4760
  data arrival time                                                                   -0.7344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4532     0.4532
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.1777   0.0000   0.4532 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/Q (DFFX1)   0.0397   0.2091   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[374] (net)     2   6.6931   0.0000   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1371/IN1 (MUX21X1)   0.0397  -0.0013 &   0.6610 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1371/Q (MUX21X1)   0.0415   0.0704   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n378 (net)     1   4.6827   0.0000   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/D (DFFX1)   0.0415  -0.0024 &   0.7290 f
  data arrival time                                                                    0.7290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  clock reconvergence pessimism                                            -0.0778     0.4554
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.0000   0.4554 r
  library hold time                                                         0.0152     0.4706
  data required time                                                                   0.4706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4706
  data arrival time                                                                   -0.7290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/CLK (DFFX1)   0.1777   0.0000   0.4392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/Q (DFFX1)   0.0387   0.2083   0.6475 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[322] (net)     2   6.2786   0.0000   0.6475 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1430/IN1 (MUX21X1)   0.0387   0.0001 &   0.6475 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1430/Q (MUX21X1)   0.0398   0.0689   0.7164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n326 (net)     1   4.1088   0.0000   0.7164 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/D (DFFX1)   0.0398  -0.0013 &   0.7151 f
  data arrival time                                                                    0.7151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5188     0.5188
  clock reconvergence pessimism                                            -0.0778     0.4411
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__322_/CLK (DFFX1)   0.0000   0.4411 r
  library hold time                                                         0.0156     0.4567
  data required time                                                                   0.4567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4567
  data arrival time                                                                   -0.7151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4543     0.4543
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.1796   0.0000   0.4543 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/Q (DFFX1)   0.0379   0.2078   0.6621 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1047] (net)     2   5.9311   0.0000   0.6621 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U621/IN1 (MUX21X1)   0.0379   0.0001 &   0.6622 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U621/Q (MUX21X1)   0.0410   0.0696   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1051 (net)     1   4.5114   0.0000   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/D (DFFX1)   0.0410  -0.0014 &   0.7304 f
  data arrival time                                                                    0.7304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5343     0.5343
  clock reconvergence pessimism                                            -0.0778     0.4565
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.0000   0.4565 r
  library hold time                                                         0.0155     0.4720
  data required time                                                                   0.4720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4720
  data arrival time                                                                   -0.7304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4348     0.4348
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_/CLK (DFFX1)   0.1164   0.0000   0.4348 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_/Q (DFFX1)   0.0409   0.2039   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[801] (net)     2   7.1221   0.0000   0.6388 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U898/IN1 (MUX21X1)   0.0409  -0.0026 &   0.6361 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U898/Q (MUX21X1)   0.0412   0.0704   0.7065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n805 (net)     1   4.5729   0.0000   0.7065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_/D (DFFX1)   0.0412  -0.0016 &   0.7049 f
  data arrival time                                                                    0.7049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5278     0.5278
  clock reconvergence pessimism                                            -0.0914     0.4364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__261_/CLK (DFFX1)   0.0000   0.4364 r
  library hold time                                                         0.0102     0.4465
  data required time                                                                   0.4465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4465
  data arrival time                                                                   -0.7049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/CLK (DFFX1)   0.0952   0.0000   0.4125 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/Q (DFFX1)   0.0399   0.1998   0.6123 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[589] (net)     2   6.6842   0.0000   0.6123 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1133/IN1 (MUX21X1)   0.0399  -0.0009 &   0.6114 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1133/Q (MUX21X1)   0.0416   0.0705   0.6819 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n593 (net)     1   4.7044   0.0000   0.6819 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/D (DFFX1)   0.0416  -0.0018 &   0.6801 f
  data arrival time                                                                    0.6801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4808     0.4808
  clock reconvergence pessimism                                            -0.0665     0.4144
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/CLK (DFFX1)   0.0000   0.4144 r
  library hold time                                                         0.0073     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.6801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4558     0.4558
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.1475   0.0000   0.4558 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/Q (DFFX1)   0.0388   0.2057   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[967] (net)     2   6.2689   0.0000   0.6615 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U711/IN1 (MUX21X1)   0.0388  -0.0022 &   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U711/Q (MUX21X1)   0.0393   0.0685   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n971 (net)     1   3.9308   0.0000   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/D (DFFX1)   0.0393   0.0000 &   0.7278 f
  data arrival time                                                                    0.7278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5407     0.5407
  clock reconvergence pessimism                                            -0.0848     0.4558
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.0000   0.4558 r
  library hold time                                                         0.0136     0.4694
  data required time                                                                   0.4694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4694
  data arrival time                                                                   -0.7278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/CLK (DFFX1)   0.0972   0.0000   0.4213 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/Q (DFFX1)   0.0451   0.2040   0.6253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[591] (net)     2   8.9978   0.0000   0.6253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1131/IN1 (MUX21X1)   0.0451  -0.0042 &   0.6212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1131/Q (MUX21X1)   0.0478   0.0765   0.6977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n595 (net)     1   6.8087   0.0000   0.6977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/D (DFFX1)   0.0478  -0.0095 &   0.6882 f
  data arrival time                                                                    0.6882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4899     0.4899
  clock reconvergence pessimism                                            -0.0665     0.4234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/CLK (DFFX1)   0.0000   0.4234 r
  library hold time                                                         0.0064     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.6882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/CLK (DFFX1)   0.1579   0.0000   0.4456 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/Q (DFFX1)   0.0433   0.2101   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[691] (net)     2   8.2509   0.0000   0.6556 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1017/IN1 (MUX21X1)   0.0433  -0.0041 &   0.6515 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1017/Q (MUX21X1)   0.0410   0.0707   0.7222 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n695 (net)     1   4.4691   0.0000   0.7222 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/D (DFFX1)   0.0410  -0.0022 &   0.7199 f
  data arrival time                                                                    0.7199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5254     0.5254
  clock reconvergence pessimism                                            -0.0778     0.4476
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/CLK (DFFX1)   0.0000   0.4476 r
  library hold time                                                         0.0139     0.4615
  data required time                                                                   0.4615
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4615
  data arrival time                                                                   -0.7199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_/CLK (DFFX1)   0.0952   0.0000   0.4169 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_/Q (DFFX1)   0.0416   0.2012   0.6181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[625] (net)     2   7.4155   0.0000   0.6181 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1093/IN1 (MUX21X1)   0.0416  -0.0027 &   0.6154 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1093/Q (MUX21X1)   0.0434   0.0723   0.6877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n629 (net)     1   5.3311   0.0000   0.6877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_/D (DFFX1)   0.0434  -0.0034 &   0.6843 f
  data arrival time                                                                    0.6843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4853     0.4853
  clock reconvergence pessimism                                            -0.0665     0.4189
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__85_/CLK (DFFX1)   0.0000   0.4189 r
  library hold time                                                         0.0069     0.4258
  data required time                                                                   0.4258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4258
  data arrival time                                                                   -0.6843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.1398   0.0000   0.4345 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/Q (DFFX1)   0.0390   0.2052   0.6397 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[22] (net)     2   6.3380   0.0000   0.6397 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1766/IN1 (MUX21X1)   0.0390   0.0001 &   0.6398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1766/Q (MUX21X1)   0.0381   0.0679   0.7077 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n26 (net)     1   3.6999   0.0000   0.7077 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/D (DFFX1)   0.0381   0.0000 &   0.7078 f
  data arrival time                                                                    0.7078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5274     0.5274
  clock reconvergence pessimism                                            -0.0914     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.0000   0.4360 r
  library hold time                                                         0.0133     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.7078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4509     0.4509
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.1777   0.0000   0.4509 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/Q (DFFX1)   0.0390   0.2085   0.6594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[254] (net)     2   6.3914   0.0000   0.6594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1504/IN1 (MUX21X1)   0.0390   0.0001 &   0.6595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1504/Q (MUX21X1)   0.0402   0.0692   0.7287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n258 (net)     1   4.2283   0.0000   0.7287 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/D (DFFX1)   0.0402  -0.0017 &   0.7271 f
  data arrival time                                                                    0.7271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  clock reconvergence pessimism                                            -0.0778     0.4531
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__254_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0155     0.4686
  data required time                                                                   0.4686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4686
  data arrival time                                                                   -0.7271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_/CLK (DFFX1)   0.1212   0.0000   0.4256 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_/Q (DFFX1)   0.0406   0.2045   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[445] (net)     2   7.0255   0.0000   0.6301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1295/IN1 (MUX21X1)   0.0406   0.0001 &   0.6302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1295/Q (MUX21X1)   0.0430   0.0718   0.7020 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n449 (net)     1   5.2024   0.0000   0.7020 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_/D (DFFX1)   0.0430  -0.0054 &   0.6966 f
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4942     0.4942
  clock reconvergence pessimism                                            -0.0665     0.4278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__445_/CLK (DFFX1)   0.0000   0.4278 r
  library hold time                                                         0.0104     0.4382
  data required time                                                                   0.4382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4382
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/eaddr_tl_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3940     0.3940
  icache_1/eaddr_tl_r_reg_13_/CLK (DFFX1)                         0.2003    0.0000     0.3940 r
  icache_1/eaddr_tl_r_reg_13_/Q (DFFX1)                           0.0476    0.2166     0.6106 f
  icache_1/eaddr_tl_r[13] (net)                 2      10.2208              0.0000     0.6106 f
  icache_1/U1081/IN1 (AO22X1)                                     0.0476   -0.0049 &   0.6057 f
  icache_1/U1081/Q (AO22X1)                                       0.0439    0.0851     0.6909 f
  icache_1/n323 (net)                           1       5.8277              0.0000     0.6909 f
  icache_1/eaddr_tv_r_reg_13_/D (DFFX1)                           0.0439   -0.0056 &   0.6853 f
  data arrival time                                                                    0.6853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0141     0.4086
  icache_1/eaddr_tv_r_reg_13_/CLK (DFFX1)                                   0.0000     0.4086 r
  library hold time                                                         0.0183     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.6853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4605     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.1528   0.0000   0.4605 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/Q (DFFX1)   0.0362   0.2041   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1010] (net)     2   5.1711   0.0000   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U662/IN1 (MUX21X1)   0.0362   0.0000 &   0.6646 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U662/Q (MUX21X1)   0.0403   0.0687   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1014 (net)     1   4.2865   0.0000   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/D (DFFX1)   0.0403  -0.0006 &   0.7327 f
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5454     0.5454
  clock reconvergence pessimism                                            -0.0849     0.4606
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.0000   0.4606 r
  library hold time                                                         0.0137     0.4743
  data required time                                                                   0.4743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4743
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/CLK (DFFX1)   0.1777   0.0000   0.4448 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/Q (DFFX1)   0.0394   0.2089   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[850] (net)     2   6.5849   0.0000   0.6537 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U840/IN1 (MUX21X1)   0.0394  -0.0010 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U840/Q (MUX21X1)   0.0391   0.0684   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n854 (net)     1   3.8435   0.0000   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/D (DFFX1)   0.0391   0.0000 &   0.7211 f
  data arrival time                                                                    0.7211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  clock reconvergence pessimism                                            -0.0778     0.4468
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/CLK (DFFX1)   0.0000   0.4468 r
  library hold time                                                         0.0158     0.4626
  data required time                                                                   0.4626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4626
  data arrival time                                                                   -0.7211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4558     0.4558
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/CLK (DFFX1)   0.1475   0.0000   0.4558 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/Q (DFFX1)   0.0389   0.2059   0.6617 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[600] (net)     2   6.3338   0.0000   0.6617 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1118/IN1 (MUX21X1)   0.0389  -0.0010 &   0.6606 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1118/Q (MUX21X1)   0.0424   0.0710   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n604 (net)     1   4.9997   0.0000   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/D (DFFX1)   0.0424  -0.0045 &   0.7272 f
  data arrival time                                                                    0.7272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5407     0.5407
  clock reconvergence pessimism                                            -0.0848     0.4559
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/CLK (DFFX1)   0.0000   0.4559 r
  library hold time                                                         0.0128     0.4687
  data required time                                                                   0.4687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4687
  data arrival time                                                                   -0.7272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4535     0.4535
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_/CLK (DFFX1)   0.1847   0.0000   0.4535 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_/Q (DFFX1)   0.0403   0.2101   0.6636 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[430] (net)     2   6.9435   0.0000   0.6636 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1310/IN1 (MUX21X1)   0.0403  -0.0037 &   0.6600 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1310/Q (MUX21X1)   0.0465   0.0745   0.7345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n434 (net)     1   6.3849   0.0000   0.7345 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_/D (DFFX1)   0.0465  -0.0056 &   0.7288 f
  data arrival time                                                                    0.7288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5335     0.5335
  clock reconvergence pessimism                                            -0.0778     0.4557
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__430_/CLK (DFFX1)   0.0000   0.4557 r
  library hold time                                                         0.0146     0.4703
  data required time                                                                   0.4703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4703
  data arrival time                                                                   -0.7288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4605     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/CLK (DFFX1)   0.1528   0.0000   0.4605 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/Q (DFFX1)   0.0392   0.2065   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[897] (net)     2   6.4372   0.0000   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U789/IN1 (MUX21X1)   0.0392  -0.0037 &   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U789/Q (MUX21X1)   0.0410   0.0699   0.7332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n901 (net)     1   4.5225   0.0000   0.7332 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/D (DFFX1)   0.0410  -0.0006 &   0.7326 f
  data arrival time                                                                    0.7326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5454     0.5454
  clock reconvergence pessimism                                            -0.0849     0.4605
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__358_/CLK (DFFX1)   0.0000   0.4605 r
  library hold time                                                         0.0135     0.4741
  data required time                                                                   0.4741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4741
  data arrival time                                                                   -0.7326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_/CLK (DFFX1)   0.0952   0.0000   0.4115 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_/Q (DFFX1)   0.0463   0.2045   0.6160 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[181] (net)     2   9.5458   0.0000   0.6160 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1588/IN1 (MUX21X1)   0.0463  -0.0029 &   0.6132 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1588/Q (MUX21X1)   0.0425   0.0724   0.6856 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n185 (net)     1   4.9590   0.0000   0.6856 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_/D (DFFX1)   0.0425  -0.0065 &   0.6791 f
  data arrival time                                                                    0.6791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4798     0.4798
  clock reconvergence pessimism                                            -0.0665     0.4134
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__181_/CLK (DFFX1)   0.0000   0.4134 r
  library hold time                                                         0.0071     0.4205
  data required time                                                                   0.4205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4205
  data arrival time                                                                   -0.6791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2585


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_/CLK (DFFX1)   0.1777   0.0000   0.4508 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_/Q (DFFX1)   0.0412   0.2103   0.6610 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[916] (net)     2   7.3350   0.0000   0.6610 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U767/IN1 (MUX21X1)   0.0412  -0.0012 &   0.6599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U767/Q (MUX21X1)   0.0389   0.0686   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n920 (net)     1   3.7615   0.0000   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_/D (DFFX1)   0.0389  -0.0011 &   0.7273 f
  data arrival time                                                                    0.7273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  clock reconvergence pessimism                                            -0.0778     0.4529
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__377_/CLK (DFFX1)   0.0000   0.4529 r
  library hold time                                                         0.0158     0.4687
  data required time                                                                   0.4687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4687
  data arrival time                                                                   -0.7273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2586


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.1527   0.0000   0.4592 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/Q (DFFX1)   0.0374   0.2050   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[140] (net)     2   5.6543   0.0000   0.6642 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1632/IN1 (MUX21X1)   0.0374   0.0001 &   0.6643 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1632/Q (MUX21X1)   0.0416   0.0700   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n144 (net)     1   4.7296   0.0000   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/D (DFFX1)   0.0416  -0.0031 &   0.7312 f
  data arrival time                                                                    0.7312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5441     0.5441
  clock reconvergence pessimism                                            -0.0849     0.4592
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.0000   0.4592 r
  library hold time                                                         0.0134     0.4726
  data required time                                                                   0.4726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4726
  data arrival time                                                                   -0.7312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2586


1
