// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_32u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state10 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [5:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [5:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [5:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [5:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [5:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [5:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [5:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [5:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [5:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [5:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [5:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [5:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [5:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [5:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [5:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [5:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [5:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [5:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [5:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [5:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [5:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [5:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [5:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [5:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [5:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [5:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [5:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [5:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [5:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [5:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [5:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [5:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1183;
reg   [15:0] kernel_data_V_2;
reg   [15:0] kernel_data_V_4;
reg   [15:0] kernel_data_V_5;
reg   [15:0] kernel_data_V_7;
reg   [15:0] kernel_data_V_8;
reg   [31:0] sX_1;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln78_fu_25098_p2;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] and_ln272_2_reg_29606;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter6_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [5:0] indvar_flatten_reg_758;
reg   [15:0] kernel_data_V_1183_loc_1_reg_769;
reg   [15:0] kernel_data_V_2_loc_1_reg_779;
reg   [15:0] kernel_data_V_4_loc_1_reg_789;
reg   [15:0] kernel_data_V_5_loc_1_reg_799;
reg   [15:0] kernel_data_V_7_loc_1_reg_809;
reg   [15:0] kernel_data_V_8_loc_1_reg_819;
reg    ap_block_state1;
reg   [0:0] icmp_ln78_reg_29592;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    io_acc_block_signal_op845;
reg    ap_block_state9_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln78_reg_29592_pp0_iter1_reg;
wire   [5:0] add_ln78_fu_25104_p2;
reg   [15:0] tmp_data_0_V_reg_29601;
wire   [0:0] and_ln272_2_fu_25178_p2;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter1_reg;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter2_reg;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter3_reg;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter4_reg;
reg   [0:0] and_ln272_2_reg_29606_pp0_iter5_reg;
wire   [0:0] icmp_ln293_fu_25187_p2;
reg   [0:0] icmp_ln293_reg_29610;
wire   [31:0] select_ln308_fu_25214_p3;
reg   [31:0] select_ln308_reg_29614;
reg   [15:0] kernel_data_V_6_ret_reg_29622;
reg   [15:0] kernel_data_V_6_ret_reg_29622_pp0_iter2_reg;
reg   [15:0] kernel_data_V_6_ret_reg_29622_pp0_iter3_reg;
reg   [15:0] kernel_data_V_6_ret_reg_29622_pp0_iter4_reg;
wire   [14:0] trunc_ln269_fu_25316_p1;
reg   [14:0] trunc_ln269_reg_29633;
reg   [14:0] trunc_ln269_reg_29633_pp0_iter2_reg;
reg   [14:0] trunc_ln269_reg_29633_pp0_iter3_reg;
reg   [15:0] kernel_data_V_3_ret_reg_29645;
reg   [15:0] kernel_data_V_3_ret_reg_29645_pp0_iter2_reg;
reg   [15:0] kernel_data_V_0_ret_reg_29654;
reg   [15:0] kernel_data_V_0_ret_reg_29654_pp0_iter2_reg;
wire  signed [14:0] trunc_ln269_1_fu_25328_p1;
reg  signed [14:0] trunc_ln269_1_reg_29666;
reg  signed [14:0] trunc_ln269_1_reg_29666_pp0_iter2_reg;
reg   [15:0] kernel_data_V_1183_ret_reg_29681;
reg    ap_enable_reg_pp0_iter1;
reg   [15:0] kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg;
reg   [15:0] kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg;
wire  signed [14:0] trunc_ln269_2_fu_25336_p1;
reg  signed [14:0] trunc_ln269_2_reg_29694;
reg  signed [14:0] trunc_ln269_2_reg_29694_pp0_iter2_reg;
reg   [15:0] kernel_data_V_2_ret_reg_29704;
reg   [15:0] kernel_data_V_2_ret_reg_29704_pp0_iter2_reg;
reg   [15:0] kernel_data_V_2_ret_reg_29704_pp0_iter3_reg;
wire  signed [14:0] trunc_ln269_3_fu_25350_p1;
reg  signed [14:0] trunc_ln269_3_reg_29716;
reg  signed [14:0] trunc_ln269_3_reg_29716_pp0_iter2_reg;
reg  signed [14:0] trunc_ln269_3_reg_29716_pp0_iter3_reg;
reg   [15:0] kernel_data_V_4_ret_reg_29732;
reg   [15:0] kernel_data_V_4_ret_reg_29732_pp0_iter2_reg;
reg   [15:0] kernel_data_V_4_ret_reg_29732_pp0_iter3_reg;
wire  signed [14:0] trunc_ln269_4_fu_25364_p1;
reg  signed [14:0] trunc_ln269_4_reg_29743;
reg  signed [14:0] trunc_ln269_4_reg_29743_pp0_iter2_reg;
reg  signed [14:0] trunc_ln269_4_reg_29743_pp0_iter3_reg;
reg   [15:0] kernel_data_V_5_ret_reg_29759;
reg   [15:0] kernel_data_V_5_ret_reg_29759_pp0_iter2_reg;
reg   [15:0] kernel_data_V_5_ret_reg_29759_pp0_iter3_reg;
reg   [15:0] kernel_data_V_5_ret_reg_29759_pp0_iter4_reg;
wire  signed [14:0] trunc_ln269_5_fu_25378_p1;
reg  signed [14:0] trunc_ln269_5_reg_29770;
reg  signed [14:0] trunc_ln269_5_reg_29770_pp0_iter2_reg;
reg  signed [14:0] trunc_ln269_5_reg_29770_pp0_iter3_reg;
reg  signed [14:0] trunc_ln269_5_reg_29770_pp0_iter4_reg;
reg   [15:0] kernel_data_V_7_ret_reg_29781;
reg   [15:0] kernel_data_V_7_ret_reg_29781_pp0_iter2_reg;
reg   [15:0] kernel_data_V_7_ret_reg_29781_pp0_iter3_reg;
reg   [15:0] kernel_data_V_7_ret_reg_29781_pp0_iter4_reg;
wire  signed [14:0] trunc_ln269_6_fu_25392_p1;
reg  signed [14:0] trunc_ln269_6_reg_29794;
reg  signed [14:0] trunc_ln269_6_reg_29794_pp0_iter2_reg;
reg  signed [14:0] trunc_ln269_6_reg_29794_pp0_iter3_reg;
reg   [15:0] kernel_data_V_8_ret_reg_29809;
reg   [15:0] kernel_data_V_8_ret_reg_29809_pp0_iter2_reg;
reg   [15:0] kernel_data_V_8_ret_reg_29809_pp0_iter3_reg;
wire  signed [14:0] trunc_ln269_7_fu_25406_p1;
reg  signed [14:0] trunc_ln269_7_reg_29820;
reg  signed [14:0] trunc_ln269_7_reg_29820_pp0_iter2_reg;
reg  signed [14:0] trunc_ln269_7_reg_29820_pp0_iter3_reg;
wire  signed [14:0] trunc_ln1118_13_fu_25436_p1;
reg  signed [14:0] trunc_ln1118_13_reg_29834;
reg   [5:0] mult_0_V_reg_29849;
reg   [5:0] mult_1_V_reg_29856;
reg   [5:0] mult_2_V_reg_29861;
reg   [5:0] mult_3_V_reg_29866;
reg   [5:0] mult_7_V_reg_29871;
reg   [5:0] mult_8_V_reg_29876;
reg   [5:0] mult_9_V_reg_29881;
reg   [5:0] mult_10_V_reg_29886;
reg   [5:0] mult_11_V_reg_29893;
reg   [5:0] mult_13_V_reg_29899;
reg   [5:0] mult_17_V_reg_29904;
reg   [5:0] mult_18_V_reg_29910;
reg   [5:0] mult_22_V_reg_29915;
reg   [5:0] mult_25_V_reg_29920;
reg   [5:0] mult_27_V_reg_29925;
reg   [5:0] mult_28_V_reg_29930;
reg   [5:0] mult_30_V_reg_29935;
reg   [5:0] mult_33_V_reg_29940;
reg   [5:0] mult_34_V_reg_29946;
reg   [5:0] mult_34_V_reg_29946_pp0_iter4_reg;
reg   [5:0] mult_39_V_reg_29952;
reg   [5:0] mult_40_V_reg_29957;
reg   [5:0] mult_42_V_reg_29963;
reg   [5:0] mult_48_V_reg_29969;
reg   [5:0] mult_48_V_reg_29969_pp0_iter4_reg;
reg   [5:0] mult_51_V_reg_29974;
reg   [5:0] mult_54_V_reg_29980;
reg   [5:0] mult_57_V_reg_29985;
reg   [5:0] mult_96_V_reg_29990;
reg   [5:0] mult_97_V_reg_29997;
reg   [5:0] mult_97_V_reg_29997_pp0_iter4_reg;
reg   [5:0] mult_98_V_reg_30004;
reg   [5:0] mult_98_V_reg_30004_pp0_iter4_reg;
reg   [5:0] mult_100_V_reg_30011;
reg   [5:0] mult_101_V_reg_30016;
reg   [5:0] mult_101_V_reg_30016_pp0_iter4_reg;
reg   [5:0] mult_102_V_reg_30023;
reg   [5:0] mult_103_V_reg_30028;
reg   [5:0] mult_103_V_reg_30028_pp0_iter4_reg;
reg   [5:0] mult_105_V_reg_30033;
reg   [5:0] mult_106_V_reg_30038;
reg   [5:0] mult_106_V_reg_30038_pp0_iter4_reg;
reg   [5:0] mult_107_V_reg_30043;
reg   [5:0] mult_108_V_reg_30049;
reg   [5:0] mult_109_V_reg_30054;
reg   [5:0] mult_112_V_reg_30059;
reg   [5:0] mult_114_V_reg_30065;
reg   [5:0] mult_120_V_reg_30070;
reg   [5:0] mult_120_V_reg_30070_pp0_iter4_reg;
reg   [5:0] mult_123_V_reg_30077;
reg   [5:0] mult_124_V_reg_30082;
reg   [5:0] mult_124_V_reg_30082_pp0_iter4_reg;
reg   [5:0] mult_125_V_reg_30087;
reg   [5:0] mult_128_V_reg_30093;
reg   [5:0] mult_137_V_reg_30098;
reg   [5:0] mult_139_V_reg_30103;
reg   [5:0] mult_143_V_reg_30108;
reg   [5:0] mult_145_V_reg_30113;
reg   [5:0] mult_148_V_reg_30119;
reg   [5:0] mult_148_V_reg_30119_pp0_iter4_reg;
reg   [5:0] mult_149_V_reg_30125;
reg   [5:0] mult_151_V_reg_30131;
wire   [5:0] add_ln703_175_fu_26541_p2;
reg   [5:0] add_ln703_175_reg_30136;
wire   [5:0] add_ln703_183_fu_26547_p2;
reg   [5:0] add_ln703_183_reg_30141;
reg   [5:0] add_ln703_183_reg_30141_pp0_iter4_reg;
wire   [5:0] add_ln703_192_fu_26553_p2;
reg   [5:0] add_ln703_192_reg_30146;
reg   [5:0] add_ln703_192_reg_30146_pp0_iter4_reg;
wire   [5:0] add_ln703_235_fu_26559_p2;
reg   [5:0] add_ln703_235_reg_30151;
reg   [5:0] add_ln703_235_reg_30151_pp0_iter4_reg;
wire   [5:0] add_ln703_341_fu_26565_p2;
reg   [5:0] add_ln703_341_reg_30156;
reg   [5:0] add_ln703_341_reg_30156_pp0_iter4_reg;
wire   [5:0] add_ln703_374_fu_26571_p2;
reg   [5:0] add_ln703_374_reg_30161;
wire   [5:0] add_ln703_388_fu_26577_p2;
reg   [5:0] add_ln703_388_reg_30166;
reg   [5:0] add_ln703_388_reg_30166_pp0_iter4_reg;
reg   [5:0] mult_64_V_reg_30171;
reg   [5:0] mult_65_V_reg_30176;
reg   [5:0] mult_66_V_reg_30182;
reg   [5:0] mult_67_V_reg_30188;
wire   [5:0] mult_68_V_fu_26697_p4;
reg   [5:0] mult_68_V_reg_30194;
wire   [5:0] mult_70_V_fu_26712_p4;
reg   [5:0] mult_70_V_reg_30200;
reg   [5:0] mult_71_V_reg_30205;
reg   [5:0] mult_72_V_reg_30210;
wire   [5:0] mult_73_V_fu_26763_p4;
reg   [5:0] mult_73_V_reg_30217;
reg   [5:0] mult_75_V_reg_30222;
reg   [5:0] mult_77_V_reg_30227;
reg   [5:0] mult_78_V_reg_30232;
reg   [5:0] mult_81_V_reg_30237;
reg   [5:0] mult_82_V_reg_30242;
reg   [5:0] mult_83_V_reg_30247;
reg   [5:0] mult_85_V_reg_30252;
reg   [5:0] mult_88_V_reg_30257;
reg   [5:0] mult_89_V_reg_30262;
reg   [5:0] mult_91_V_reg_30267;
reg   [5:0] mult_95_V_reg_30272;
wire   [5:0] mult_129_V_fu_26964_p4;
reg   [5:0] mult_129_V_reg_30277;
wire   [5:0] mult_130_V_fu_26979_p4;
reg   [5:0] mult_130_V_reg_30283;
wire   [5:0] mult_131_V_fu_27005_p4;
reg   [5:0] mult_131_V_reg_30288;
wire   [5:0] mult_132_V_fu_27015_p4;
reg   [5:0] mult_132_V_reg_30294;
wire   [5:0] mult_134_V_fu_27030_p4;
reg   [5:0] mult_134_V_reg_30300;
reg   [5:0] mult_153_V_reg_30305;
reg   [5:0] mult_156_V_reg_30311;
reg   [5:0] trunc_ln3_reg_30316;
reg   [5:0] trunc_ln708_118_reg_30321;
reg   [5:0] trunc_ln708_120_reg_30326;
reg   [5:0] trunc_ln708_121_reg_30332;
reg   [5:0] trunc_ln708_127_reg_30339;
reg   [5:0] trunc_ln708_129_reg_30345;
reg   [5:0] trunc_ln708_130_reg_30350;
reg   [5:0] trunc_ln708_131_reg_30355;
reg   [5:0] trunc_ln708_133_reg_30360;
reg   [5:0] trunc_ln708_134_reg_30367;
reg   [5:0] trunc_ln708_135_reg_30374;
reg   [5:0] trunc_ln708_136_reg_30381;
reg   [5:0] trunc_ln708_137_reg_30386;
reg   [5:0] trunc_ln708_138_reg_30391;
wire   [5:0] trunc_ln708_139_fu_27432_p4;
reg   [5:0] trunc_ln708_139_reg_30396;
reg   [5:0] trunc_ln708_140_reg_30401;
reg   [5:0] trunc_ln708_142_reg_30406;
reg   [5:0] trunc_ln708_143_reg_30412;
reg   [5:0] trunc_ln708_144_reg_30417;
reg   [5:0] trunc_ln708_145_reg_30423;
reg   [5:0] trunc_ln708_147_reg_30430;
reg   [5:0] trunc_ln708_148_reg_30436;
reg   [5:0] trunc_ln708_149_reg_30441;
reg   [5:0] trunc_ln708_150_reg_30446;
reg   [5:0] trunc_ln708_151_reg_30451;
reg   [5:0] trunc_ln708_152_reg_30457;
reg   [5:0] trunc_ln708_153_reg_30462;
reg   [5:0] trunc_ln708_154_reg_30467;
reg   [5:0] trunc_ln708_155_reg_30473;
reg   [5:0] trunc_ln708_158_reg_30479;
reg   [5:0] trunc_ln708_160_reg_30484;
reg   [5:0] trunc_ln708_161_reg_30489;
wire   [5:0] trunc_ln708_162_fu_27763_p4;
reg   [5:0] trunc_ln708_162_reg_30494;
reg   [5:0] trunc_ln708_163_reg_30499;
reg   [5:0] trunc_ln708_164_reg_30504;
reg   [5:0] trunc_ln708_165_reg_30509;
reg   [5:0] trunc_ln708_166_reg_30514;
reg   [5:0] trunc_ln708_167_reg_30521;
reg   [5:0] trunc_ln708_168_reg_30527;
reg   [5:0] trunc_ln708_169_reg_30532;
reg   [5:0] trunc_ln708_170_reg_30538;
reg   [5:0] trunc_ln708_171_reg_30544;
reg   [5:0] trunc_ln708_172_reg_30551;
reg   [5:0] trunc_ln708_173_reg_30558;
reg   [5:0] trunc_ln708_174_reg_30564;
wire   [5:0] trunc_ln708_175_fu_27995_p4;
reg   [5:0] trunc_ln708_175_reg_30569;
reg   [5:0] trunc_ln708_176_reg_30574;
reg   [5:0] trunc_ln708_177_reg_30579;
reg   [5:0] trunc_ln708_178_reg_30585;
reg   [5:0] trunc_ln708_179_reg_30590;
reg   [5:0] trunc_ln708_180_reg_30595;
wire   [5:0] add_ln703_127_fu_28075_p2;
reg   [5:0] add_ln703_127_reg_30600;
wire   [5:0] add_ln703_134_fu_28079_p2;
reg   [5:0] add_ln703_134_reg_30605;
wire   [5:0] add_ln703_142_fu_28083_p2;
reg   [5:0] add_ln703_142_reg_30610;
wire   [5:0] add_ln703_150_fu_28087_p2;
reg   [5:0] add_ln703_150_reg_30615;
wire   [5:0] add_ln703_151_fu_28092_p2;
reg   [5:0] add_ln703_151_reg_30620;
wire   [5:0] add_ln703_159_fu_28096_p2;
reg   [5:0] add_ln703_159_reg_30625;
wire   [5:0] add_ln703_167_fu_28100_p2;
reg   [5:0] add_ln703_167_reg_30630;
wire   [5:0] add_ln703_177_fu_28110_p2;
reg   [5:0] add_ln703_177_reg_30635;
reg   [5:0] add_ln703_177_reg_30635_pp0_iter5_reg;
wire   [5:0] add_ln703_184_fu_28115_p2;
reg   [5:0] add_ln703_184_reg_30640;
wire   [5:0] add_ln703_193_fu_28120_p2;
reg   [5:0] add_ln703_193_reg_30645;
wire   [5:0] add_ln703_201_fu_28125_p2;
reg   [5:0] add_ln703_201_reg_30650;
wire   [5:0] add_ln703_209_fu_28129_p2;
reg   [5:0] add_ln703_209_reg_30655;
wire   [5:0] add_ln703_210_fu_28134_p2;
reg   [5:0] add_ln703_210_reg_30660;
wire   [5:0] add_ln703_218_fu_28138_p2;
reg   [5:0] add_ln703_218_reg_30665;
wire   [5:0] add_ln703_226_fu_28143_p2;
reg   [5:0] add_ln703_226_reg_30670;
wire   [5:0] add_ln703_227_fu_28148_p2;
reg   [5:0] add_ln703_227_reg_30675;
wire   [5:0] add_ln703_236_fu_28152_p2;
reg   [5:0] add_ln703_236_reg_30680;
wire   [5:0] add_ln703_244_fu_28157_p2;
reg   [5:0] add_ln703_244_reg_30685;
wire   [5:0] add_ln703_245_fu_28162_p2;
reg   [5:0] add_ln703_245_reg_30690;
wire   [5:0] add_ln703_253_fu_28167_p2;
reg   [5:0] add_ln703_253_reg_30695;
wire   [5:0] add_ln703_254_fu_28171_p2;
reg   [5:0] add_ln703_254_reg_30700;
wire   [5:0] add_ln703_262_fu_28176_p2;
reg   [5:0] add_ln703_262_reg_30705;
wire   [5:0] add_ln703_263_fu_28181_p2;
reg   [5:0] add_ln703_263_reg_30710;
wire   [5:0] add_ln703_271_fu_28185_p2;
reg   [5:0] add_ln703_271_reg_30715;
wire   [5:0] add_ln703_272_fu_28190_p2;
reg   [5:0] add_ln703_272_reg_30720;
wire   [5:0] add_ln703_280_fu_28195_p2;
reg   [5:0] add_ln703_280_reg_30725;
wire   [5:0] add_ln703_281_fu_28200_p2;
reg   [5:0] add_ln703_281_reg_30730;
wire   [5:0] add_ln703_289_fu_28204_p2;
reg   [5:0] add_ln703_289_reg_30735;
wire   [5:0] add_ln703_290_fu_28209_p2;
reg   [5:0] add_ln703_290_reg_30740;
wire   [5:0] add_ln703_298_fu_28214_p2;
reg   [5:0] add_ln703_298_reg_30745;
wire   [5:0] add_ln703_306_fu_28219_p2;
reg   [5:0] add_ln703_306_reg_30750;
wire   [5:0] add_ln703_307_fu_28224_p2;
reg   [5:0] add_ln703_307_reg_30755;
wire   [5:0] add_ln703_315_fu_28229_p2;
reg   [5:0] add_ln703_315_reg_30760;
wire   [5:0] add_ln703_318_fu_28233_p2;
reg   [5:0] add_ln703_318_reg_30765;
reg   [5:0] add_ln703_318_reg_30765_pp0_iter5_reg;
wire   [5:0] add_ln703_323_fu_28238_p2;
reg   [5:0] add_ln703_323_reg_30770;
wire   [5:0] add_ln703_324_fu_28242_p2;
reg   [5:0] add_ln703_324_reg_30775;
wire   [5:0] add_ln703_332_fu_28247_p2;
reg   [5:0] add_ln703_332_reg_30780;
wire   [5:0] add_ln703_333_fu_28252_p2;
reg   [5:0] add_ln703_333_reg_30785;
wire   [5:0] add_ln703_342_fu_28256_p2;
reg   [5:0] add_ln703_342_reg_30790;
wire   [5:0] add_ln703_349_fu_28260_p2;
reg   [5:0] add_ln703_349_reg_30795;
wire   [5:0] add_ln703_357_fu_28265_p2;
reg   [5:0] add_ln703_357_reg_30800;
wire   [5:0] add_ln703_358_fu_28269_p2;
reg   [5:0] add_ln703_358_reg_30805;
wire   [5:0] add_ln703_366_fu_28273_p2;
reg   [5:0] add_ln703_366_reg_30810;
wire   [5:0] add_ln703_376_fu_28283_p2;
reg   [5:0] add_ln703_376_reg_30815;
reg   [5:0] add_ln703_376_reg_30815_pp0_iter5_reg;
wire   [5:0] add_ln703_383_fu_28292_p2;
reg   [5:0] add_ln703_383_reg_30820;
wire   [5:0] add_ln703_384_fu_28297_p2;
reg   [5:0] add_ln703_384_reg_30825;
wire   [5:0] add_ln703_385_fu_28303_p2;
reg   [5:0] add_ln703_385_reg_30830;
wire   [5:0] add_ln703_389_fu_28309_p2;
reg   [5:0] add_ln703_389_reg_30835;
wire   [5:0] add_ln703_129_fu_28530_p2;
reg   [5:0] add_ln703_129_reg_30840;
wire   [5:0] add_ln703_130_fu_28535_p2;
reg   [5:0] add_ln703_130_reg_30845;
wire   [5:0] add_ln703_131_fu_28540_p2;
reg   [5:0] add_ln703_131_reg_30850;
wire   [5:0] add_ln703_136_fu_28549_p2;
reg   [5:0] add_ln703_136_reg_30855;
wire   [5:0] add_ln703_137_fu_28554_p2;
reg   [5:0] add_ln703_137_reg_30860;
wire   [5:0] add_ln703_139_fu_28564_p2;
reg   [5:0] add_ln703_139_reg_30865;
wire   [5:0] add_ln703_144_fu_28573_p2;
reg   [5:0] add_ln703_144_reg_30870;
wire   [5:0] add_ln703_145_fu_28578_p2;
reg   [5:0] add_ln703_145_reg_30875;
wire   [5:0] add_ln703_147_fu_28587_p2;
reg   [5:0] add_ln703_147_reg_30880;
wire   [5:0] add_ln703_153_fu_28596_p2;
reg   [5:0] add_ln703_153_reg_30885;
wire   [5:0] add_ln703_154_fu_28601_p2;
reg   [5:0] add_ln703_154_reg_30890;
wire   [5:0] add_ln703_156_fu_28612_p2;
reg   [5:0] add_ln703_156_reg_30895;
wire   [5:0] add_ln703_161_fu_28621_p2;
reg   [5:0] add_ln703_161_reg_30900;
wire   [5:0] add_ln703_162_fu_28626_p2;
reg   [5:0] add_ln703_162_reg_30905;
wire   [5:0] add_ln703_164_fu_28635_p2;
reg   [5:0] add_ln703_164_reg_30910;
wire   [5:0] add_ln703_169_fu_28644_p2;
reg   [5:0] add_ln703_169_reg_30915;
wire   [5:0] add_ln703_170_fu_28649_p2;
reg   [5:0] add_ln703_170_reg_30920;
wire   [5:0] add_ln703_172_fu_28660_p2;
reg   [5:0] add_ln703_172_reg_30925;
wire   [5:0] add_ln703_178_fu_28666_p2;
reg   [5:0] add_ln703_178_reg_30930;
wire   [5:0] add_ln703_180_fu_28675_p2;
reg   [5:0] add_ln703_180_reg_30935;
wire   [5:0] add_ln703_186_fu_28684_p2;
reg   [5:0] add_ln703_186_reg_30940;
wire   [5:0] add_ln703_187_fu_28689_p2;
reg   [5:0] add_ln703_187_reg_30945;
wire   [5:0] add_ln703_189_fu_28699_p2;
reg   [5:0] add_ln703_189_reg_30950;
wire   [5:0] add_ln703_195_fu_28708_p2;
reg   [5:0] add_ln703_195_reg_30955;
wire   [5:0] add_ln703_196_fu_28713_p2;
reg   [5:0] add_ln703_196_reg_30960;
wire   [5:0] add_ln703_198_fu_28723_p2;
reg   [5:0] add_ln703_198_reg_30965;
wire   [5:0] add_ln703_203_fu_28732_p2;
reg   [5:0] add_ln703_203_reg_30970;
wire   [5:0] add_ln703_204_fu_28737_p2;
reg   [5:0] add_ln703_204_reg_30975;
wire   [5:0] add_ln703_206_fu_28748_p2;
reg   [5:0] add_ln703_206_reg_30981;
wire   [5:0] add_ln703_212_fu_28757_p2;
reg   [5:0] add_ln703_212_reg_30986;
wire   [5:0] add_ln703_213_fu_28762_p2;
reg   [5:0] add_ln703_213_reg_30991;
wire   [5:0] add_ln703_215_fu_28772_p2;
reg   [5:0] add_ln703_215_reg_30996;
wire   [5:0] add_ln703_220_fu_28781_p2;
reg   [5:0] add_ln703_220_reg_31001;
wire   [5:0] add_ln703_221_fu_28786_p2;
reg   [5:0] add_ln703_221_reg_31006;
wire   [5:0] add_ln703_223_fu_28794_p2;
reg   [5:0] add_ln703_223_reg_31011;
wire   [5:0] add_ln703_229_fu_28803_p2;
reg   [5:0] add_ln703_229_reg_31016;
wire   [5:0] add_ln703_230_fu_28808_p2;
reg   [5:0] add_ln703_230_reg_31021;
wire   [5:0] add_ln703_232_fu_28818_p2;
reg   [5:0] add_ln703_232_reg_31026;
wire   [5:0] add_ln703_238_fu_28827_p2;
reg   [5:0] add_ln703_238_reg_31031;
wire   [5:0] add_ln703_239_fu_28832_p2;
reg   [5:0] add_ln703_239_reg_31036;
wire   [5:0] add_ln703_241_fu_28842_p2;
reg   [5:0] add_ln703_241_reg_31041;
wire   [5:0] add_ln703_247_fu_28851_p2;
reg   [5:0] add_ln703_247_reg_31046;
wire   [5:0] add_ln703_248_fu_28856_p2;
reg   [5:0] add_ln703_248_reg_31051;
wire   [5:0] add_ln703_250_fu_28866_p2;
reg   [5:0] add_ln703_250_reg_31056;
wire   [5:0] add_ln703_256_fu_28875_p2;
reg   [5:0] add_ln703_256_reg_31061;
wire   [5:0] add_ln703_257_fu_28880_p2;
reg   [5:0] add_ln703_257_reg_31066;
wire   [5:0] add_ln703_259_fu_28890_p2;
reg   [5:0] add_ln703_259_reg_31071;
wire   [5:0] add_ln703_265_fu_28899_p2;
reg   [5:0] add_ln703_265_reg_31076;
wire   [5:0] add_ln703_266_fu_28904_p2;
reg   [5:0] add_ln703_266_reg_31081;
wire   [5:0] add_ln703_268_fu_28915_p2;
reg   [5:0] add_ln703_268_reg_31086;
wire   [5:0] add_ln703_274_fu_28924_p2;
reg   [5:0] add_ln703_274_reg_31091;
wire   [5:0] add_ln703_275_fu_28929_p2;
reg   [5:0] add_ln703_275_reg_31096;
wire   [5:0] add_ln703_277_fu_28939_p2;
reg   [5:0] add_ln703_277_reg_31101;
wire   [5:0] add_ln703_283_fu_28948_p2;
reg   [5:0] add_ln703_283_reg_31106;
wire   [5:0] add_ln703_284_fu_28953_p2;
reg   [5:0] add_ln703_284_reg_31111;
wire   [5:0] add_ln703_286_fu_28963_p2;
reg   [5:0] add_ln703_286_reg_31116;
wire   [5:0] add_ln703_292_fu_28973_p2;
reg   [5:0] add_ln703_292_reg_31121;
wire   [5:0] add_ln703_293_fu_28978_p2;
reg   [5:0] add_ln703_293_reg_31126;
wire   [5:0] add_ln703_295_fu_28987_p2;
reg   [5:0] add_ln703_295_reg_31131;
wire   [5:0] add_ln703_300_fu_28996_p2;
reg   [5:0] add_ln703_300_reg_31136;
wire   [5:0] add_ln703_301_fu_29001_p2;
reg   [5:0] add_ln703_301_reg_31141;
wire   [5:0] add_ln703_303_fu_29011_p2;
reg   [5:0] add_ln703_303_reg_31146;
wire   [5:0] add_ln703_309_fu_29020_p2;
reg   [5:0] add_ln703_309_reg_31151;
wire   [5:0] add_ln703_310_fu_29025_p2;
reg   [5:0] add_ln703_310_reg_31156;
wire   [5:0] add_ln703_312_fu_29034_p2;
reg   [5:0] add_ln703_312_reg_31161;
wire   [5:0] add_ln703_317_fu_29043_p2;
reg   [5:0] add_ln703_317_reg_31166;
wire   [5:0] add_ln703_320_fu_29053_p2;
reg   [5:0] add_ln703_320_reg_31171;
wire   [5:0] add_ln703_326_fu_29063_p2;
reg   [5:0] add_ln703_326_reg_31176;
wire   [5:0] add_ln703_327_fu_29068_p2;
reg   [5:0] add_ln703_327_reg_31181;
wire   [5:0] add_ln703_329_fu_29077_p2;
reg   [5:0] add_ln703_329_reg_31186;
wire   [5:0] add_ln703_335_fu_29087_p2;
reg   [5:0] add_ln703_335_reg_31191;
wire   [5:0] add_ln703_336_fu_29092_p2;
reg   [5:0] add_ln703_336_reg_31196;
wire   [5:0] add_ln703_338_fu_29101_p2;
reg   [5:0] add_ln703_338_reg_31201;
wire   [5:0] add_ln703_344_fu_29110_p2;
reg   [5:0] add_ln703_344_reg_31206;
wire   [5:0] add_ln703_346_fu_29120_p2;
reg   [5:0] add_ln703_346_reg_31211;
wire   [5:0] add_ln703_351_fu_29129_p2;
reg   [5:0] add_ln703_351_reg_31216;
wire   [5:0] add_ln703_352_fu_29134_p2;
reg   [5:0] add_ln703_352_reg_31221;
wire   [5:0] add_ln703_354_fu_29144_p2;
reg   [5:0] add_ln703_354_reg_31226;
wire   [5:0] add_ln703_360_fu_29153_p2;
reg   [5:0] add_ln703_360_reg_31231;
wire   [5:0] add_ln703_361_fu_29158_p2;
reg   [5:0] add_ln703_361_reg_31236;
wire   [5:0] add_ln703_363_fu_29168_p2;
reg   [5:0] add_ln703_363_reg_31241;
wire   [5:0] add_ln703_368_fu_29178_p2;
reg   [5:0] add_ln703_368_reg_31246;
wire   [5:0] add_ln703_369_fu_29183_p2;
reg   [5:0] add_ln703_369_reg_31251;
wire   [5:0] add_ln703_371_fu_29193_p2;
reg   [5:0] add_ln703_371_reg_31256;
wire   [5:0] add_ln703_377_fu_29198_p2;
reg   [5:0] add_ln703_377_reg_31261;
wire   [5:0] add_ln703_379_fu_29208_p2;
reg   [5:0] add_ln703_379_reg_31266;
wire   [5:0] acc_30_V_fu_29217_p2;
reg   [5:0] acc_30_V_reg_31271;
reg   [5:0] acc_30_V_reg_31271_pp0_iter6_reg;
wire   [5:0] add_ln703_391_fu_29226_p2;
reg   [5:0] add_ln703_391_reg_31276;
wire   [5:0] add_ln703_392_fu_29231_p2;
reg   [5:0] add_ln703_392_reg_31281;
wire   [5:0] add_ln703_394_fu_29241_p2;
reg   [5:0] add_ln703_394_reg_31286;
wire   [5:0] acc_1_V_fu_29250_p2;
reg   [5:0] acc_1_V_reg_31291;
wire   [5:0] acc_8_V_fu_29259_p2;
reg   [5:0] acc_8_V_reg_31296;
wire   [5:0] acc_25_V_fu_29268_p2;
reg   [5:0] acc_25_V_reg_31301;
wire   [5:0] tmp_data_0_V_3_fu_29277_p2;
reg   [5:0] tmp_data_0_V_3_reg_31306;
wire   [5:0] acc_2_V_fu_29286_p2;
reg   [5:0] acc_2_V_reg_31311;
wire   [5:0] acc_3_V_fu_29295_p2;
reg   [5:0] acc_3_V_reg_31316;
wire   [5:0] acc_4_V_fu_29304_p2;
reg   [5:0] acc_4_V_reg_31321;
wire   [5:0] acc_5_V_fu_29313_p2;
reg   [5:0] acc_5_V_reg_31326;
wire   [5:0] acc_6_V_fu_29322_p2;
reg   [5:0] acc_6_V_reg_31331;
wire   [5:0] acc_7_V_fu_29331_p2;
reg   [5:0] acc_7_V_reg_31336;
wire   [5:0] acc_9_V_fu_29340_p2;
reg   [5:0] acc_9_V_reg_31341;
wire   [5:0] acc_10_V_fu_29349_p2;
reg   [5:0] acc_10_V_reg_31346;
wire   [5:0] acc_11_V_fu_29358_p2;
reg   [5:0] acc_11_V_reg_31351;
wire   [5:0] acc_12_V_fu_29367_p2;
reg   [5:0] acc_12_V_reg_31356;
wire   [5:0] acc_13_V_fu_29376_p2;
reg   [5:0] acc_13_V_reg_31361;
wire   [5:0] acc_14_V_fu_29385_p2;
reg   [5:0] acc_14_V_reg_31366;
wire   [5:0] acc_15_V_fu_29394_p2;
reg   [5:0] acc_15_V_reg_31371;
wire   [5:0] acc_16_V_fu_29403_p2;
reg   [5:0] acc_16_V_reg_31376;
wire   [5:0] acc_17_V_fu_29412_p2;
reg   [5:0] acc_17_V_reg_31381;
wire   [5:0] acc_18_V_fu_29421_p2;
reg   [5:0] acc_18_V_reg_31386;
wire   [5:0] acc_19_V_fu_29430_p2;
reg   [5:0] acc_19_V_reg_31391;
wire   [5:0] acc_20_V_fu_29439_p2;
reg   [5:0] acc_20_V_reg_31396;
wire   [5:0] acc_21_V_fu_29448_p2;
reg   [5:0] acc_21_V_reg_31401;
wire   [5:0] acc_22_V_fu_29457_p2;
reg   [5:0] acc_22_V_reg_31406;
wire   [5:0] acc_23_V_fu_29466_p2;
reg   [5:0] acc_23_V_reg_31411;
wire   [5:0] acc_24_V_fu_29475_p2;
reg   [5:0] acc_24_V_reg_31416;
wire   [5:0] acc_26_V_fu_29484_p2;
reg   [5:0] acc_26_V_reg_31421;
wire   [5:0] acc_27_V_fu_29493_p2;
reg   [5:0] acc_27_V_reg_31426;
wire   [5:0] acc_28_V_fu_29502_p2;
reg   [5:0] acc_28_V_reg_31431;
wire   [5:0] acc_29_V_fu_29511_p2;
reg   [5:0] acc_29_V_reg_31436;
wire   [5:0] acc_31_V_fu_29520_p2;
reg   [5:0] acc_31_V_reg_31441;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ready;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_0;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_1;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_2;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_3;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_4;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_5;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_6;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_7;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_8;
reg    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ce;
reg    ap_block_state2_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call11;
reg    ap_block_state9_pp0_stage0_iter7_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
reg   [15:0] ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_772_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_782_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_792_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_802_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_812_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_822_p4;
reg    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg;
wire   [31:0] add_ln301_fu_25250_p2;
wire   [0:0] icmp_ln297_fu_25241_p2;
wire   [31:0] add_ln306_fu_25196_p2;
reg   [31:0] pX_1_loc_1_fu_636;
reg   [31:0] sX_1_loc_1_fu_640;
reg   [31:0] pY_1_loc_1_fu_644;
reg   [31:0] sY_1_loc_1_fu_648;
wire   [31:0] select_ln303_fu_25268_p3;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] grp_fu_829_p0;
wire  signed [4:0] grp_fu_837_p0;
wire  signed [5:0] grp_fu_903_p0;
wire   [4:0] grp_fu_926_p0;
wire  signed [4:0] grp_fu_938_p0;
wire  signed [5:0] grp_fu_943_p0;
wire  signed [4:0] grp_fu_948_p0;
wire  signed [5:0] grp_fu_953_p0;
wire   [4:0] grp_fu_966_p0;
wire  signed [4:0] grp_fu_976_p0;
wire   [4:0] grp_fu_993_p0;
wire  signed [5:0] grp_fu_995_p0;
wire  signed [5:0] grp_fu_1009_p0;
wire  signed [4:0] grp_fu_1013_p0;
wire  signed [4:0] grp_fu_1024_p0;
wire   [4:0] grp_fu_1036_p0;
wire  signed [4:0] grp_fu_1052_p0;
wire   [4:0] grp_fu_1062_p0;
wire   [4:0] grp_fu_1064_p0;
wire   [5:0] grp_fu_1071_p0;
wire   [5:0] grp_fu_1083_p0;
wire   [30:0] tmp_fu_25134_p4;
wire   [30:0] tmp_11_fu_25150_p4;
wire   [0:0] icmp_ln272_fu_25122_p2;
wire   [0:0] icmp_ln272_1_fu_25128_p2;
wire   [0:0] icmp_ln272_2_fu_25144_p2;
wire   [0:0] icmp_ln272_3_fu_25160_p2;
wire   [0:0] and_ln272_1_fu_25172_p2;
wire   [0:0] and_ln272_fu_25166_p2;
wire   [31:0] add_ln308_fu_25208_p2;
wire   [31:0] add_ln303_fu_25262_p2;
wire   [11:0] trunc_ln1118_fu_25441_p1;
wire   [14:0] shl_ln_fu_25444_p3;
wire   [14:0] add_ln1118_fu_25452_p2;
wire   [12:0] trunc_ln1118_1_fu_25476_p1;
wire   [14:0] shl_ln1118_s_fu_25479_p3;
wire   [14:0] sub_ln1118_fu_25487_p2;
wire   [10:0] trunc_ln1118_2_fu_25502_p1;
wire   [14:0] shl_ln1118_39_fu_25505_p3;
wire   [14:0] add_ln1118_6_fu_25513_p2;
wire   [9:0] trunc_ln1118_3_fu_25528_p1;
wire   [14:0] shl_ln1118_40_fu_25531_p3;
wire   [14:0] sub_ln1118_22_fu_25539_p2;
wire   [14:0] sub_ln1118_23_fu_25555_p2;
wire   [13:0] trunc_ln1118_4_fu_25571_p1;
wire   [14:0] shl_ln1118_41_fu_25574_p3;
wire   [14:0] sub_ln1118_24_fu_25582_p2;
wire   [14:0] sub_ln1118_25_fu_25598_p2;
wire   [14:0] sub_ln1118_26_fu_25613_p2;
wire   [14:0] grp_fu_953_p2;
wire   [14:0] add_ln1118_7_fu_25639_p2;
wire   [14:0] sub_ln1118_27_fu_25654_p2;
wire   [14:0] sub_ln1118_28_fu_25660_p2;
wire   [14:0] sub_ln1118_29_fu_25676_p2;
wire   [14:0] sub_ln1118_30_fu_25692_p2;
wire   [14:0] sub_ln1118_31_fu_25708_p2;
wire   [14:0] sub_ln1118_117_fu_25723_p2;
wire   [14:0] sub_ln1118_118_fu_25738_p2;
wire   [14:0] add_ln1118_8_fu_25753_p2;
wire   [14:0] sub_ln1118_32_fu_25778_p2;
wire   [14:0] grp_fu_993_p2;
wire   [14:0] sub_ln1118_119_fu_25813_p2;
wire   [14:0] add_ln1118_9_fu_25828_p2;
wire   [14:0] grp_fu_976_p2;
wire   [11:0] trunc_ln1118_5_fu_25854_p1;
wire   [14:0] shl_ln1118_42_fu_25857_p3;
wire   [14:0] sub_ln1118_33_fu_25865_p2;
wire   [14:0] sub_ln1118_34_fu_25871_p2;
wire   [10:0] trunc_ln1118_6_fu_25896_p1;
wire   [13:0] trunc_ln1118_7_fu_25907_p1;
wire   [14:0] shl_ln1118_43_fu_25899_p3;
wire   [14:0] shl_ln1118_44_fu_25910_p3;
wire   [14:0] sub_ln1118_35_fu_25918_p2;
wire   [14:0] sub_ln1118_36_fu_25934_p2;
wire   [12:0] trunc_ln1118_8_fu_25949_p1;
wire   [14:0] shl_ln1118_45_fu_25952_p3;
wire   [14:0] sub_ln1118_37_fu_25960_p2;
wire   [14:0] sub_ln1118_38_fu_25966_p2;
wire   [14:0] add_ln1118_10_fu_25981_p2;
wire   [14:0] sub_ln1118_39_fu_25997_p2;
wire   [14:0] sub_ln1118_40_fu_26012_p2;
wire   [14:0] sub_ln1118_41_fu_26028_p2;
wire   [14:0] sub_ln1118_42_fu_26054_p2;
wire   [14:0] sub_ln1118_43_fu_26070_p2;
wire   [14:0] grp_fu_1071_p2;
wire   [14:0] sub_ln1118_44_fu_26096_p2;
wire   [14:0] grp_fu_966_p2;
wire   [12:0] trunc_ln1118_14_fu_26122_p1;
wire   [14:0] shl_ln1118_50_fu_26125_p3;
wire   [14:0] add_ln1118_15_fu_26133_p2;
wire   [14:0] sub_ln1118_53_fu_26148_p2;
wire   [11:0] trunc_ln1118_15_fu_26164_p1;
wire   [14:0] shl_ln1118_51_fu_26167_p3;
wire   [14:0] sub_ln1118_54_fu_26175_p2;
wire   [14:0] sub_ln1118_55_fu_26190_p2;
wire   [14:0] sub_ln1118_56_fu_26205_p2;
wire   [14:0] sub_ln1118_57_fu_26211_p2;
wire   [10:0] trunc_ln1118_16_fu_26226_p1;
wire   [14:0] shl_ln1118_52_fu_26229_p3;
wire   [14:0] sub_ln1118_58_fu_26237_p2;
wire   [14:0] sub_ln1118_122_fu_26253_p2;
wire   [14:0] sub_ln1118_123_fu_26268_p2;
wire   [14:0] sub_ln1118_59_fu_26283_p2;
wire   [14:0] sub_ln1118_124_fu_26298_p2;
wire   [13:0] trunc_ln1118_17_fu_26313_p1;
wire   [14:0] shl_ln1118_53_fu_26316_p3;
wire   [14:0] sub_ln1118_60_fu_26324_p2;
wire   [14:0] sub_ln1118_61_fu_26340_p2;
wire   [14:0] sub_ln1118_62_fu_26356_p2;
wire   [14:0] grp_fu_948_p2;
wire   [14:0] sub_ln1118_63_fu_26392_p2;
wire   [14:0] sub_ln1118_64_fu_26408_p2;
wire   [14:0] grp_fu_1083_p2;
wire   [12:0] trunc_ln1118_20_fu_26433_p1;
wire   [14:0] shl_ln1118_56_fu_26436_p3;
wire   [14:0] sub_ln1118_69_fu_26444_p2;
wire   [14:0] sub_ln1118_70_fu_26450_p2;
wire   [14:0] add_ln1118_16_fu_26465_p2;
wire   [14:0] grp_fu_903_p2;
wire   [14:0] sub_ln1118_125_fu_26490_p2;
wire   [14:0] grp_fu_1024_p2;
wire   [14:0] grp_fu_926_p2;
wire   [5:0] mult_4_V_fu_25545_p4;
wire   [5:0] mult_36_V_fu_25886_p4;
wire   [5:0] xor_ln703_fu_26535_p2;
wire   [5:0] mult_37_V_fu_25924_p4;
wire   [5:0] mult_5_V_fu_25561_p4;
wire   [5:0] mult_38_V_fu_25939_p4;
wire   [5:0] mult_6_V_fu_25588_p4;
wire   [5:0] mult_44_V_fu_26018_p4;
wire   [5:0] mult_12_V_fu_25682_p4;
wire   [5:0] mult_56_V_fu_26076_p4;
wire   [5:0] mult_24_V_fu_25759_p4;
wire   [5:0] mult_29_V_fu_25804_p4;
wire   [5:0] mult_63_V_fu_26102_p4;
wire   [5:0] mult_31_V_fu_25834_p4;
wire   [11:0] trunc_ln1118_9_fu_26619_p1;
wire   [14:0] shl_ln1118_46_fu_26622_p3;
wire   [14:0] sub_ln1118_45_fu_26630_p2;
wire   [14:0] sub_ln1118_46_fu_26636_p2;
wire   [13:0] trunc_ln1118_10_fu_26651_p1;
wire   [14:0] shl_ln1118_47_fu_26654_p3;
wire   [14:0] sub_ln1118_47_fu_26662_p2;
wire   [14:0] grp_fu_1062_p2;
wire   [14:0] add_ln1118_11_fu_26706_p2;
wire   [14:0] sub_ln1118_120_fu_26722_p2;
wire   [12:0] trunc_ln1118_11_fu_26737_p1;
wire   [14:0] shl_ln1118_48_fu_26740_p3;
wire   [14:0] add_ln1118_12_fu_26748_p2;
wire   [10:0] trunc_ln1118_12_fu_26772_p1;
wire   [14:0] shl_ln1118_49_fu_26775_p3;
wire   [14:0] add_ln1118_13_fu_26783_p2;
wire   [14:0] add_ln1118_14_fu_26799_p2;
wire   [14:0] grp_fu_995_p2;
wire   [14:0] sub_ln1118_48_fu_26825_p2;
wire   [14:0] grp_fu_943_p2;
wire   [14:0] sub_ln1118_121_fu_26851_p2;
wire   [14:0] grp_fu_829_p2;
wire   [14:0] sub_ln1118_49_fu_26876_p2;
wire   [14:0] sub_ln1118_50_fu_26891_p2;
wire   [14:0] sub_ln1118_51_fu_26897_p2;
wire   [14:0] sub_ln1118_52_fu_26922_p2;
wire   [14:0] grp_fu_837_p2;
wire   [13:0] trunc_ln1118_18_fu_26947_p1;
wire   [14:0] shl_ln1118_54_fu_26950_p3;
wire   [14:0] sub_ln1118_65_fu_26958_p2;
wire   [14:0] sub_ln1118_66_fu_26974_p2;
wire   [11:0] trunc_ln1118_19_fu_26989_p1;
wire   [14:0] shl_ln1118_55_fu_26992_p3;
wire   [14:0] sub_ln1118_67_fu_27000_p2;
wire   [14:0] sub_ln1118_68_fu_27024_p2;
wire   [10:0] trunc_ln1118_21_fu_27040_p1;
wire   [14:0] shl_ln1118_57_fu_27043_p3;
wire   [14:0] sub_ln1118_71_fu_27051_p2;
wire   [14:0] sub_ln1118_72_fu_27067_p2;
wire   [14:0] sub_ln1118_73_fu_27082_p2;
wire   [14:0] sub_ln1118_74_fu_27088_p2;
wire   [14:0] grp_fu_1009_p2;
wire   [12:0] trunc_ln1118_23_fu_27122_p1;
wire   [14:0] shl_ln1118_59_fu_27125_p3;
wire   [14:0] sub_ln1118_76_fu_27133_p2;
wire   [14:0] sub_ln1118_77_fu_27139_p2;
wire   [14:0] grp_fu_938_p2;
wire   [10:0] trunc_ln1118_25_fu_27164_p1;
wire   [14:0] shl_ln1118_61_fu_27167_p3;
wire   [14:0] sub_ln1118_80_fu_27175_p2;
wire   [14:0] add_ln1118_17_fu_27191_p2;
wire   [14:0] sub_ln1118_83_fu_27206_p2;
wire   [10:0] trunc_ln1118_26_fu_27221_p1;
wire   [13:0] trunc_ln1118_27_fu_27232_p1;
wire   [14:0] shl_ln1118_62_fu_27224_p3;
wire   [14:0] shl_ln1118_63_fu_27235_p3;
wire   [14:0] sub_ln1118_85_fu_27243_p2;
wire   [12:0] trunc_ln1118_28_fu_27259_p1;
wire   [14:0] p_shl_fu_27262_p3;
wire   [14:0] sub_ln1118_127_fu_27270_p2;
wire   [14:0] sub_ln1118_86_fu_27285_p2;
wire   [14:0] sub_ln1118_87_fu_27291_p2;
wire   [11:0] trunc_ln1118_29_fu_27306_p1;
wire   [14:0] shl_ln1118_64_fu_27309_p3;
wire   [14:0] sub_ln1118_88_fu_27317_p2;
wire   [14:0] sub_ln1118_128_fu_27333_p2;
wire   [14:0] add_ln1118_18_fu_27348_p2;
wire   [14:0] sub_ln1118_89_fu_27363_p2;
wire   [14:0] sub_ln1118_90_fu_27379_p2;
wire   [14:0] sub_ln1118_91_fu_27394_p2;
wire   [14:0] add_ln1118_19_fu_27410_p2;
wire   [14:0] add_ln1118_20_fu_27426_p2;
wire   [14:0] sub_ln1118_92_fu_27442_p2;
wire   [14:0] sub_ln1118_93_fu_27457_p2;
wire   [14:0] sub_ln1118_94_fu_27472_p2;
wire   [14:0] sub_ln1118_95_fu_27488_p2;
wire   [13:0] trunc_ln1118_30_fu_27503_p1;
wire   [14:0] shl_ln1118_65_fu_27506_p3;
wire   [14:0] sub_ln1118_96_fu_27514_p2;
wire   [14:0] sub_ln1118_97_fu_27530_p2;
wire   [12:0] trunc_ln1118_31_fu_27545_p1;
wire   [14:0] shl_ln1118_66_fu_27548_p3;
wire   [14:0] sub_ln1118_98_fu_27556_p2;
wire   [11:0] trunc_ln1118_32_fu_27572_p1;
wire   [14:0] shl_ln1118_67_fu_27575_p3;
wire   [14:0] sub_ln1118_99_fu_27583_p2;
wire   [14:0] sub_ln1118_100_fu_27589_p2;
wire   [14:0] sub_ln1118_101_fu_27605_p2;
wire   [10:0] trunc_ln1118_33_fu_27620_p1;
wire   [14:0] shl_ln1118_68_fu_27623_p3;
wire   [14:0] add_ln1118_21_fu_27631_p2;
wire   [14:0] sub_ln1118_129_fu_27646_p2;
wire   [14:0] sub_ln1118_102_fu_27661_p2;
wire   [14:0] add_ln1118_22_fu_27676_p2;
wire   [14:0] sub_ln1118_103_fu_27691_p2;
wire   [14:0] grp_fu_1036_p2;
wire   [14:0] sub_ln1118_104_fu_27717_p2;
wire   [14:0] sub_ln1118_105_fu_27732_p2;
wire   [14:0] grp_fu_1052_p2;
wire   [14:0] sub_ln1118_106_fu_27757_p2;
wire   [14:0] sub_ln1118_130_fu_27773_p2;
wire   [14:0] sub_ln1118_107_fu_27788_p2;
wire   [13:0] trunc_ln1118_34_fu_27803_p1;
wire   [14:0] shl_ln1118_69_fu_27806_p3;
wire   [14:0] sub_ln1118_108_fu_27814_p2;
wire   [12:0] trunc_ln1118_35_fu_27839_p1;
wire   [14:0] shl_ln1118_70_fu_27842_p3;
wire   [14:0] sub_ln1118_109_fu_27850_p2;
wire   [11:0] trunc_ln1118_36_fu_27866_p1;
wire   [14:0] shl_ln1118_71_fu_27869_p3;
wire   [14:0] sub_ln1118_110_fu_27877_p2;
wire   [14:0] sub_ln1118_111_fu_27883_p2;
wire   [14:0] sub_ln1118_131_fu_27908_p2;
wire   [14:0] sub_ln1118_112_fu_27923_p2;
wire   [10:0] trunc_ln1118_37_fu_27948_p1;
wire   [14:0] shl_ln1118_72_fu_27951_p3;
wire   [14:0] sub_ln1118_113_fu_27959_p2;
wire   [14:0] sub_ln1118_132_fu_27975_p2;
wire   [14:0] sub_ln1118_133_fu_27990_p2;
wire   [14:0] grp_fu_1013_p2;
wire   [14:0] sub_ln1118_114_fu_28015_p2;
wire   [14:0] sub_ln1118_115_fu_28030_p2;
wire   [14:0] grp_fu_1064_p2;
wire   [14:0] sub_ln1118_116_fu_28055_p2;
wire   [5:0] mult_32_V_fu_26583_p4;
wire   [5:0] mult_35_V_fu_26592_p4;
wire   [5:0] add_ln703_176_fu_28105_p2;
wire   [5:0] add_ln703_fu_28070_p2;
wire   [5:0] mult_45_V_fu_26601_p4;
wire   [5:0] mult_141_V_fu_27057_p4;
wire   [5:0] mult_142_V_fu_27072_p4;
wire   [5:0] mult_80_V_fu_26831_p4;
wire   [5:0] mult_50_V_fu_26610_p4;
wire   [5:0] trunc_ln708_141_fu_27462_p4;
wire   [5:0] mult_157_V_fu_27113_p4;
wire   [5:0] add_ln703_375_fu_28278_p2;
wire   [5:0] add_ln703_382_fu_28288_p2;
wire   [5:0] trunc_ln708_124_fu_27211_p4;
wire   [13:0] trunc_ln1118_22_fu_28323_p1;
wire   [14:0] shl_ln1118_58_fu_28326_p3;
wire   [14:0] sub_ln1118_75_fu_28334_p2;
wire   [11:0] trunc_ln1118_24_fu_28359_p1;
wire   [14:0] shl_ln1118_60_fu_28362_p3;
wire   [14:0] sub_ln1118_78_fu_28370_p2;
wire   [14:0] sub_ln1118_126_fu_28386_p2;
wire   [14:0] sub_ln1118_79_fu_28401_p2;
wire   [14:0] sub_ln1118_81_fu_28416_p2;
wire   [14:0] sub_ln1118_82_fu_28431_p2;
wire   [14:0] sub_ln1118_84_fu_28447_p2;
wire   [5:0] add_ln703_128_fu_28526_p2;
wire   [5:0] mult_161_V_fu_28340_p4;
wire   [5:0] add_ln703_135_fu_28545_p2;
wire   [5:0] trunc_ln708_116_fu_28376_p4;
wire   [5:0] add_ln703_138_fu_28559_p2;
wire   [5:0] add_ln703_143_fu_28569_p2;
wire   [5:0] add_ln703_146_fu_28582_p2;
wire   [5:0] add_ln703_152_fu_28592_p2;
wire   [5:0] trunc_ln708_126_fu_28463_p4;
wire   [5:0] mult_160_V_fu_28314_p4;
wire   [5:0] add_ln703_155_fu_28607_p2;
wire   [5:0] add_ln703_160_fu_28617_p2;
wire   [5:0] add_ln703_163_fu_28630_p2;
wire   [5:0] add_ln703_168_fu_28640_p2;
wire   [5:0] trunc_ln708_128_fu_28472_p4;
wire   [5:0] trunc_ln708_146_fu_28490_p4;
wire   [5:0] add_ln703_171_fu_28655_p2;
wire   [5:0] trunc_ln708_s_fu_28350_p4;
wire   [5:0] add_ln703_179_fu_28671_p2;
wire   [5:0] add_ln703_185_fu_28680_p2;
wire   [5:0] add_ln703_188_fu_28694_p2;
wire   [5:0] add_ln703_194_fu_28704_p2;
wire   [5:0] add_ln703_197_fu_28718_p2;
wire   [5:0] add_ln703_202_fu_28728_p2;
wire   [5:0] trunc_ln708_132_fu_28481_p4;
wire   [5:0] add_ln703_205_fu_28743_p2;
wire   [5:0] add_ln703_211_fu_28753_p2;
wire   [5:0] trunc_ln708_117_fu_28391_p4;
wire   [5:0] add_ln703_214_fu_28767_p2;
wire   [5:0] add_ln703_219_fu_28777_p2;
wire   [5:0] add_ln703_222_fu_28790_p2;
wire   [5:0] add_ln703_228_fu_28799_p2;
wire   [5:0] trunc_ln708_119_fu_28406_p4;
wire   [5:0] add_ln703_231_fu_28813_p2;
wire   [5:0] add_ln703_237_fu_28823_p2;
wire   [5:0] add_ln703_240_fu_28837_p2;
wire   [5:0] add_ln703_246_fu_28847_p2;
wire   [5:0] add_ln703_249_fu_28861_p2;
wire   [5:0] add_ln703_255_fu_28871_p2;
wire   [5:0] add_ln703_258_fu_28885_p2;
wire   [5:0] add_ln703_264_fu_28895_p2;
wire   [5:0] add_ln703_267_fu_28910_p2;
wire   [5:0] add_ln703_273_fu_28920_p2;
wire   [5:0] trunc_ln708_156_fu_28499_p4;
wire   [5:0] add_ln703_276_fu_28934_p2;
wire   [5:0] add_ln703_282_fu_28944_p2;
wire   [5:0] trunc_ln708_157_fu_28508_p4;
wire   [5:0] add_ln703_285_fu_28958_p2;
wire   [5:0] add_ln703_291_fu_28969_p2;
wire   [5:0] add_ln703_294_fu_28982_p2;
wire   [5:0] add_ln703_299_fu_28992_p2;
wire   [5:0] trunc_ln708_159_fu_28517_p4;
wire   [5:0] add_ln703_302_fu_29006_p2;
wire   [5:0] add_ln703_308_fu_29016_p2;
wire   [5:0] add_ln703_311_fu_29030_p2;
wire   [5:0] add_ln703_316_fu_29039_p2;
wire   [5:0] add_ln703_319_fu_29048_p2;
wire   [5:0] add_ln703_325_fu_29059_p2;
wire   [5:0] add_ln703_328_fu_29072_p2;
wire   [5:0] add_ln703_334_fu_29083_p2;
wire   [5:0] add_ln703_337_fu_29096_p2;
wire   [5:0] add_ln703_343_fu_29106_p2;
wire   [5:0] add_ln703_345_fu_29115_p2;
wire   [5:0] add_ln703_350_fu_29125_p2;
wire   [5:0] trunc_ln708_122_fu_28421_p4;
wire   [5:0] add_ln703_353_fu_29139_p2;
wire   [5:0] add_ln703_359_fu_29149_p2;
wire   [5:0] add_ln703_362_fu_29163_p2;
wire   [5:0] add_ln703_367_fu_29174_p2;
wire   [5:0] add_ln703_370_fu_29188_p2;
wire   [5:0] trunc_ln708_123_fu_28437_p4;
wire   [5:0] add_ln703_378_fu_29203_p2;
wire   [5:0] add_ln703_386_fu_29213_p2;
wire   [5:0] add_ln703_390_fu_29222_p2;
wire   [5:0] trunc_ln708_125_fu_28453_p4;
wire   [5:0] add_ln703_393_fu_29236_p2;
wire   [5:0] add_ln703_132_fu_29246_p2;
wire   [5:0] add_ln703_140_fu_29255_p2;
wire   [5:0] add_ln703_148_fu_29264_p2;
wire   [5:0] add_ln703_157_fu_29273_p2;
wire   [5:0] add_ln703_165_fu_29282_p2;
wire   [5:0] add_ln703_173_fu_29291_p2;
wire   [5:0] add_ln703_181_fu_29300_p2;
wire   [5:0] add_ln703_190_fu_29309_p2;
wire   [5:0] add_ln703_199_fu_29318_p2;
wire   [5:0] add_ln703_207_fu_29327_p2;
wire   [5:0] add_ln703_216_fu_29336_p2;
wire   [5:0] add_ln703_224_fu_29345_p2;
wire   [5:0] add_ln703_233_fu_29354_p2;
wire   [5:0] add_ln703_242_fu_29363_p2;
wire   [5:0] add_ln703_251_fu_29372_p2;
wire   [5:0] add_ln703_260_fu_29381_p2;
wire   [5:0] add_ln703_269_fu_29390_p2;
wire   [5:0] add_ln703_278_fu_29399_p2;
wire   [5:0] add_ln703_287_fu_29408_p2;
wire   [5:0] add_ln703_296_fu_29417_p2;
wire   [5:0] add_ln703_304_fu_29426_p2;
wire   [5:0] add_ln703_313_fu_29435_p2;
wire   [5:0] add_ln703_321_fu_29444_p2;
wire   [5:0] add_ln703_330_fu_29453_p2;
wire   [5:0] add_ln703_339_fu_29462_p2;
wire   [5:0] add_ln703_347_fu_29471_p2;
wire   [5:0] add_ln703_355_fu_29480_p2;
wire   [5:0] add_ln703_364_fu_29489_p2;
wire   [5:0] add_ln703_372_fu_29498_p2;
wire   [5:0] add_ln703_380_fu_29507_p2;
wire   [5:0] add_ln703_395_fu_29516_p2;
reg    grp_fu_829_ce;
reg    grp_fu_837_ce;
reg    grp_fu_903_ce;
reg    grp_fu_926_ce;
reg    grp_fu_938_ce;
reg    grp_fu_943_ce;
reg    grp_fu_948_ce;
reg    grp_fu_953_ce;
reg    grp_fu_966_ce;
reg    grp_fu_976_ce;
reg    grp_fu_993_ce;
reg    grp_fu_995_ce;
reg    grp_fu_1009_ce;
reg    grp_fu_1013_ce;
reg    grp_fu_1024_ce;
reg    grp_fu_1036_ce;
reg    grp_fu_1052_ce;
reg    grp_fu_1062_ce;
reg    grp_fu_1064_ce;
reg    grp_fu_1071_ce;
reg    grp_fu_1083_ce;
wire    ap_CS_fsm_state10;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;
reg    ap_condition_1125;
reg    ap_condition_1171;
reg    ap_condition_349;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 kernel_data_V_1183 = 16'd0;
#0 kernel_data_V_2 = 16'd0;
#0 kernel_data_V_4 = 16'd0;
#0 kernel_data_V_5 = 16'd0;
#0 kernel_data_V_7 = 16'd0;
#0 kernel_data_V_8 = 16'd0;
#0 sX_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg = 1'b0;
end

shift_line_buffer_array_ap_fixed_1u_config2_s call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ready),
    .in_elem_data_V_read(tmp_data_0_V_reg_29601),
    .kernel_window_1_V_read(ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_772_p4),
    .kernel_window_2_V_read(ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_782_p4),
    .kernel_window_4_V_read(ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_792_p4),
    .kernel_window_5_V_read(ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_802_p4),
    .kernel_window_7_V_read(ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_812_p4),
    .kernel_window_8_V_read(ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_822_p4),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_8),
    .ap_ce(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ce)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_829_p0),
    .din1(trunc_ln269_3_reg_29716_pp0_iter2_reg),
    .ce(grp_fu_829_ce),
    .dout(grp_fu_829_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_837_p0),
    .din1(trunc_ln269_3_reg_29716_pp0_iter2_reg),
    .ce(grp_fu_837_ce),
    .dout(grp_fu_837_p2)
);

myproject_mul_6s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6s_15s_15_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_903_p0),
    .din1(trunc_ln269_4_reg_29743),
    .ce(grp_fu_903_ce),
    .dout(grp_fu_903_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_926_p0),
    .din1(trunc_ln269_4_reg_29743),
    .ce(grp_fu_926_ce),
    .dout(grp_fu_926_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_938_p0),
    .din1(trunc_ln269_5_reg_29770_pp0_iter2_reg),
    .ce(grp_fu_938_ce),
    .dout(grp_fu_938_p2)
);

myproject_mul_6s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6s_15s_15_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_943_p0),
    .din1(trunc_ln269_3_reg_29716_pp0_iter2_reg),
    .ce(grp_fu_943_ce),
    .dout(grp_fu_943_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_948_p0),
    .din1(trunc_ln1118_13_fu_25436_p1),
    .ce(grp_fu_948_ce),
    .dout(grp_fu_948_p2)
);

myproject_mul_6s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6s_15s_15_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_953_p0),
    .din1(trunc_ln269_1_reg_29666),
    .ce(grp_fu_953_ce),
    .dout(grp_fu_953_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_966_p0),
    .din1(trunc_ln1118_13_fu_25436_p1),
    .ce(grp_fu_966_ce),
    .dout(grp_fu_966_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_976_p0),
    .din1(trunc_ln269_2_reg_29694),
    .ce(grp_fu_976_ce),
    .dout(grp_fu_976_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_993_p0),
    .din1(trunc_ln269_1_reg_29666),
    .ce(grp_fu_993_ce),
    .dout(grp_fu_993_p2)
);

myproject_mul_6s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6s_15s_15_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_995_p0),
    .din1(trunc_ln269_3_reg_29716_pp0_iter2_reg),
    .ce(grp_fu_995_ce),
    .dout(grp_fu_995_p2)
);

myproject_mul_6s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6s_15s_15_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1009_p0),
    .din1(trunc_ln269_4_reg_29743_pp0_iter2_reg),
    .ce(grp_fu_1009_ce),
    .dout(grp_fu_1009_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1013_p0),
    .din1(trunc_ln269_7_reg_29820_pp0_iter2_reg),
    .ce(grp_fu_1013_ce),
    .dout(grp_fu_1013_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1024_p0),
    .din1(trunc_ln269_4_reg_29743),
    .ce(grp_fu_1024_ce),
    .dout(grp_fu_1024_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1036_p0),
    .din1(trunc_ln269_6_reg_29794_pp0_iter2_reg),
    .ce(grp_fu_1036_ce),
    .dout(grp_fu_1036_p2)
);

myproject_mul_5s_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5s_15s_15_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1052_p0),
    .din1(trunc_ln269_6_reg_29794_pp0_iter2_reg),
    .ce(grp_fu_1052_ce),
    .dout(grp_fu_1052_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1062_p0),
    .din1(trunc_ln269_3_reg_29716_pp0_iter2_reg),
    .ce(grp_fu_1062_ce),
    .dout(grp_fu_1062_p2)
);

myproject_mul_5ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_5ns_15s_15_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1064_p0),
    .din1(trunc_ln269_7_reg_29820_pp0_iter2_reg),
    .ce(grp_fu_1064_ce),
    .dout(grp_fu_1064_p2)
);

myproject_mul_6ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6ns_15s_15_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1071_p0),
    .din1(trunc_ln269_2_reg_29694),
    .ce(grp_fu_1071_ce),
    .dout(grp_fu_1071_p2)
);

myproject_mul_6ns_15s_15_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_6ns_15s_15_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1083_p0),
    .din1(trunc_ln269_4_reg_29743),
    .ce(grp_fu_1083_ce),
    .dout(grp_fu_1083_p2)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
            call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg <= 1'b1;
        end else if ((call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ready == 1'b1)) begin
            call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        indvar_flatten_reg_758 <= add_ln78_fu_25104_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_758 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_1183_loc_1_reg_769 <= kernel_data_V_1183_ret_reg_29681;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_1183_loc_1_reg_769 <= kernel_data_V_1183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_2_loc_1_reg_779 <= kernel_data_V_2_ret_reg_29704;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_2_loc_1_reg_779 <= kernel_data_V_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_4_loc_1_reg_789 <= kernel_data_V_4_ret_reg_29732;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_4_loc_1_reg_789 <= kernel_data_V_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_5_loc_1_reg_799 <= kernel_data_V_5_ret_reg_29759;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_5_loc_1_reg_799 <= kernel_data_V_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_7_loc_1_reg_809 <= kernel_data_V_7_ret_reg_29781;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_7_loc_1_reg_809 <= kernel_data_V_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_8_loc_1_reg_819 <= kernel_data_V_8_ret_reg_29809;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_8_loc_1_reg_819 <= kernel_data_V_8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1125)) begin
        if ((icmp_ln293_fu_25187_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln293_fu_25187_p2 == 1'd0)) begin
            pX_1 <= add_ln306_fu_25196_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        pX_1_loc_1_fu_636 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln293_fu_25187_p2 == 1'd0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        pX_1_loc_1_fu_636 <= add_ln306_fu_25196_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_1_loc_1_fu_636 <= pX_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1171)) begin
        if ((icmp_ln297_fu_25241_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln297_fu_25241_p2 == 1'd0)) begin
            pY_1 <= add_ln301_fu_25250_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (icmp_ln297_fu_25241_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        pY_1_loc_1_fu_644 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln297_fu_25241_p2 == 1'd0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        pY_1_loc_1_fu_644 <= add_ln301_fu_25250_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_1_loc_1_fu_644 <= pY_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_349)) begin
        if ((icmp_ln293_reg_29610 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln293_reg_29610 == 1'd0)) begin
            sX_1 <= select_ln308_reg_29614;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        sX_1_loc_1_fu_640 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln293_fu_25187_p2 == 1'd0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        sX_1_loc_1_fu_640 <= select_ln308_fu_25214_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_1_loc_1_fu_640 <= sX_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (icmp_ln297_fu_25241_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        sY_1_loc_1_fu_648 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln297_fu_25241_p2 == 1'd0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        sY_1_loc_1_fu_648 <= select_ln303_fu_25268_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_1_loc_1_fu_648 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter5_reg))) begin
        acc_10_V_reg_31346 <= acc_10_V_fu_29349_p2;
        acc_11_V_reg_31351 <= acc_11_V_fu_29358_p2;
        acc_12_V_reg_31356 <= acc_12_V_fu_29367_p2;
        acc_13_V_reg_31361 <= acc_13_V_fu_29376_p2;
        acc_14_V_reg_31366 <= acc_14_V_fu_29385_p2;
        acc_15_V_reg_31371 <= acc_15_V_fu_29394_p2;
        acc_16_V_reg_31376 <= acc_16_V_fu_29403_p2;
        acc_17_V_reg_31381 <= acc_17_V_fu_29412_p2;
        acc_18_V_reg_31386 <= acc_18_V_fu_29421_p2;
        acc_19_V_reg_31391 <= acc_19_V_fu_29430_p2;
        acc_1_V_reg_31291 <= acc_1_V_fu_29250_p2;
        acc_20_V_reg_31396 <= acc_20_V_fu_29439_p2;
        acc_21_V_reg_31401 <= acc_21_V_fu_29448_p2;
        acc_22_V_reg_31406 <= acc_22_V_fu_29457_p2;
        acc_23_V_reg_31411 <= acc_23_V_fu_29466_p2;
        acc_24_V_reg_31416 <= acc_24_V_fu_29475_p2;
        acc_25_V_reg_31301 <= acc_25_V_fu_29268_p2;
        acc_26_V_reg_31421 <= acc_26_V_fu_29484_p2;
        acc_27_V_reg_31426 <= acc_27_V_fu_29493_p2;
        acc_28_V_reg_31431 <= acc_28_V_fu_29502_p2;
        acc_29_V_reg_31436 <= acc_29_V_fu_29511_p2;
        acc_2_V_reg_31311 <= acc_2_V_fu_29286_p2;
        acc_31_V_reg_31441 <= acc_31_V_fu_29520_p2;
        acc_3_V_reg_31316 <= acc_3_V_fu_29295_p2;
        acc_4_V_reg_31321 <= acc_4_V_fu_29304_p2;
        acc_5_V_reg_31326 <= acc_5_V_fu_29313_p2;
        acc_6_V_reg_31331 <= acc_6_V_fu_29322_p2;
        acc_7_V_reg_31336 <= acc_7_V_fu_29331_p2;
        acc_8_V_reg_31296 <= acc_8_V_fu_29259_p2;
        acc_9_V_reg_31341 <= acc_9_V_fu_29340_p2;
        tmp_data_0_V_3_reg_31306 <= tmp_data_0_V_3_fu_29277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter4_reg))) begin
        acc_30_V_reg_31271 <= acc_30_V_fu_29217_p2;
        add_ln703_129_reg_30840 <= add_ln703_129_fu_28530_p2;
        add_ln703_130_reg_30845 <= add_ln703_130_fu_28535_p2;
        add_ln703_131_reg_30850 <= add_ln703_131_fu_28540_p2;
        add_ln703_136_reg_30855 <= add_ln703_136_fu_28549_p2;
        add_ln703_137_reg_30860 <= add_ln703_137_fu_28554_p2;
        add_ln703_139_reg_30865 <= add_ln703_139_fu_28564_p2;
        add_ln703_144_reg_30870 <= add_ln703_144_fu_28573_p2;
        add_ln703_145_reg_30875 <= add_ln703_145_fu_28578_p2;
        add_ln703_147_reg_30880 <= add_ln703_147_fu_28587_p2;
        add_ln703_153_reg_30885 <= add_ln703_153_fu_28596_p2;
        add_ln703_154_reg_30890 <= add_ln703_154_fu_28601_p2;
        add_ln703_156_reg_30895 <= add_ln703_156_fu_28612_p2;
        add_ln703_161_reg_30900 <= add_ln703_161_fu_28621_p2;
        add_ln703_162_reg_30905 <= add_ln703_162_fu_28626_p2;
        add_ln703_164_reg_30910 <= add_ln703_164_fu_28635_p2;
        add_ln703_169_reg_30915 <= add_ln703_169_fu_28644_p2;
        add_ln703_170_reg_30920 <= add_ln703_170_fu_28649_p2;
        add_ln703_172_reg_30925 <= add_ln703_172_fu_28660_p2;
        add_ln703_178_reg_30930 <= add_ln703_178_fu_28666_p2;
        add_ln703_180_reg_30935 <= add_ln703_180_fu_28675_p2;
        add_ln703_186_reg_30940 <= add_ln703_186_fu_28684_p2;
        add_ln703_187_reg_30945 <= add_ln703_187_fu_28689_p2;
        add_ln703_189_reg_30950 <= add_ln703_189_fu_28699_p2;
        add_ln703_195_reg_30955 <= add_ln703_195_fu_28708_p2;
        add_ln703_196_reg_30960 <= add_ln703_196_fu_28713_p2;
        add_ln703_198_reg_30965 <= add_ln703_198_fu_28723_p2;
        add_ln703_203_reg_30970 <= add_ln703_203_fu_28732_p2;
        add_ln703_204_reg_30975 <= add_ln703_204_fu_28737_p2;
        add_ln703_206_reg_30981 <= add_ln703_206_fu_28748_p2;
        add_ln703_212_reg_30986 <= add_ln703_212_fu_28757_p2;
        add_ln703_213_reg_30991 <= add_ln703_213_fu_28762_p2;
        add_ln703_215_reg_30996 <= add_ln703_215_fu_28772_p2;
        add_ln703_220_reg_31001 <= add_ln703_220_fu_28781_p2;
        add_ln703_221_reg_31006 <= add_ln703_221_fu_28786_p2;
        add_ln703_223_reg_31011 <= add_ln703_223_fu_28794_p2;
        add_ln703_229_reg_31016 <= add_ln703_229_fu_28803_p2;
        add_ln703_230_reg_31021 <= add_ln703_230_fu_28808_p2;
        add_ln703_232_reg_31026 <= add_ln703_232_fu_28818_p2;
        add_ln703_238_reg_31031 <= add_ln703_238_fu_28827_p2;
        add_ln703_239_reg_31036 <= add_ln703_239_fu_28832_p2;
        add_ln703_241_reg_31041 <= add_ln703_241_fu_28842_p2;
        add_ln703_247_reg_31046 <= add_ln703_247_fu_28851_p2;
        add_ln703_248_reg_31051 <= add_ln703_248_fu_28856_p2;
        add_ln703_250_reg_31056 <= add_ln703_250_fu_28866_p2;
        add_ln703_256_reg_31061 <= add_ln703_256_fu_28875_p2;
        add_ln703_257_reg_31066 <= add_ln703_257_fu_28880_p2;
        add_ln703_259_reg_31071 <= add_ln703_259_fu_28890_p2;
        add_ln703_265_reg_31076 <= add_ln703_265_fu_28899_p2;
        add_ln703_266_reg_31081 <= add_ln703_266_fu_28904_p2;
        add_ln703_268_reg_31086 <= add_ln703_268_fu_28915_p2;
        add_ln703_274_reg_31091 <= add_ln703_274_fu_28924_p2;
        add_ln703_275_reg_31096 <= add_ln703_275_fu_28929_p2;
        add_ln703_277_reg_31101 <= add_ln703_277_fu_28939_p2;
        add_ln703_283_reg_31106 <= add_ln703_283_fu_28948_p2;
        add_ln703_284_reg_31111 <= add_ln703_284_fu_28953_p2;
        add_ln703_286_reg_31116 <= add_ln703_286_fu_28963_p2;
        add_ln703_292_reg_31121 <= add_ln703_292_fu_28973_p2;
        add_ln703_293_reg_31126 <= add_ln703_293_fu_28978_p2;
        add_ln703_295_reg_31131 <= add_ln703_295_fu_28987_p2;
        add_ln703_300_reg_31136 <= add_ln703_300_fu_28996_p2;
        add_ln703_301_reg_31141 <= add_ln703_301_fu_29001_p2;
        add_ln703_303_reg_31146 <= add_ln703_303_fu_29011_p2;
        add_ln703_309_reg_31151 <= add_ln703_309_fu_29020_p2;
        add_ln703_310_reg_31156 <= add_ln703_310_fu_29025_p2;
        add_ln703_312_reg_31161 <= add_ln703_312_fu_29034_p2;
        add_ln703_317_reg_31166 <= add_ln703_317_fu_29043_p2;
        add_ln703_320_reg_31171 <= add_ln703_320_fu_29053_p2;
        add_ln703_326_reg_31176 <= add_ln703_326_fu_29063_p2;
        add_ln703_327_reg_31181 <= add_ln703_327_fu_29068_p2;
        add_ln703_329_reg_31186 <= add_ln703_329_fu_29077_p2;
        add_ln703_335_reg_31191 <= add_ln703_335_fu_29087_p2;
        add_ln703_336_reg_31196 <= add_ln703_336_fu_29092_p2;
        add_ln703_338_reg_31201 <= add_ln703_338_fu_29101_p2;
        add_ln703_344_reg_31206 <= add_ln703_344_fu_29110_p2;
        add_ln703_346_reg_31211 <= add_ln703_346_fu_29120_p2;
        add_ln703_351_reg_31216 <= add_ln703_351_fu_29129_p2;
        add_ln703_352_reg_31221 <= add_ln703_352_fu_29134_p2;
        add_ln703_354_reg_31226 <= add_ln703_354_fu_29144_p2;
        add_ln703_360_reg_31231 <= add_ln703_360_fu_29153_p2;
        add_ln703_361_reg_31236 <= add_ln703_361_fu_29158_p2;
        add_ln703_363_reg_31241 <= add_ln703_363_fu_29168_p2;
        add_ln703_368_reg_31246 <= add_ln703_368_fu_29178_p2;
        add_ln703_369_reg_31251 <= add_ln703_369_fu_29183_p2;
        add_ln703_371_reg_31256 <= add_ln703_371_fu_29193_p2;
        add_ln703_377_reg_31261 <= add_ln703_377_fu_29198_p2;
        add_ln703_379_reg_31266 <= add_ln703_379_fu_29208_p2;
        add_ln703_391_reg_31276 <= add_ln703_391_fu_29226_p2;
        add_ln703_392_reg_31281 <= add_ln703_392_fu_29231_p2;
        add_ln703_394_reg_31286 <= add_ln703_394_fu_29241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_30_V_reg_31271_pp0_iter6_reg <= acc_30_V_reg_31271;
        add_ln703_177_reg_30635_pp0_iter5_reg <= add_ln703_177_reg_30635;
        add_ln703_183_reg_30141_pp0_iter4_reg <= add_ln703_183_reg_30141;
        add_ln703_192_reg_30146_pp0_iter4_reg <= add_ln703_192_reg_30146;
        add_ln703_235_reg_30151_pp0_iter4_reg <= add_ln703_235_reg_30151;
        add_ln703_318_reg_30765_pp0_iter5_reg <= add_ln703_318_reg_30765;
        add_ln703_341_reg_30156_pp0_iter4_reg <= add_ln703_341_reg_30156;
        add_ln703_376_reg_30815_pp0_iter5_reg <= add_ln703_376_reg_30815;
        add_ln703_388_reg_30166_pp0_iter4_reg <= add_ln703_388_reg_30166;
        and_ln272_2_reg_29606_pp0_iter2_reg <= and_ln272_2_reg_29606_pp0_iter1_reg;
        and_ln272_2_reg_29606_pp0_iter3_reg <= and_ln272_2_reg_29606_pp0_iter2_reg;
        and_ln272_2_reg_29606_pp0_iter4_reg <= and_ln272_2_reg_29606_pp0_iter3_reg;
        and_ln272_2_reg_29606_pp0_iter5_reg <= and_ln272_2_reg_29606_pp0_iter4_reg;
        and_ln272_2_reg_29606_pp0_iter6_reg <= and_ln272_2_reg_29606_pp0_iter5_reg;
        kernel_data_V_0_ret_reg_29654_pp0_iter2_reg <= kernel_data_V_0_ret_reg_29654;
        kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg <= kernel_data_V_1183_ret_reg_29681;
        kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg <= kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg;
        kernel_data_V_2_ret_reg_29704_pp0_iter2_reg <= kernel_data_V_2_ret_reg_29704;
        kernel_data_V_2_ret_reg_29704_pp0_iter3_reg <= kernel_data_V_2_ret_reg_29704_pp0_iter2_reg;
        kernel_data_V_3_ret_reg_29645_pp0_iter2_reg <= kernel_data_V_3_ret_reg_29645;
        kernel_data_V_4_ret_reg_29732_pp0_iter2_reg <= kernel_data_V_4_ret_reg_29732;
        kernel_data_V_4_ret_reg_29732_pp0_iter3_reg <= kernel_data_V_4_ret_reg_29732_pp0_iter2_reg;
        kernel_data_V_5_ret_reg_29759_pp0_iter2_reg <= kernel_data_V_5_ret_reg_29759;
        kernel_data_V_5_ret_reg_29759_pp0_iter3_reg <= kernel_data_V_5_ret_reg_29759_pp0_iter2_reg;
        kernel_data_V_5_ret_reg_29759_pp0_iter4_reg <= kernel_data_V_5_ret_reg_29759_pp0_iter3_reg;
        kernel_data_V_6_ret_reg_29622_pp0_iter2_reg <= kernel_data_V_6_ret_reg_29622;
        kernel_data_V_6_ret_reg_29622_pp0_iter3_reg <= kernel_data_V_6_ret_reg_29622_pp0_iter2_reg;
        kernel_data_V_6_ret_reg_29622_pp0_iter4_reg <= kernel_data_V_6_ret_reg_29622_pp0_iter3_reg;
        kernel_data_V_7_ret_reg_29781_pp0_iter2_reg <= kernel_data_V_7_ret_reg_29781;
        kernel_data_V_7_ret_reg_29781_pp0_iter3_reg <= kernel_data_V_7_ret_reg_29781_pp0_iter2_reg;
        kernel_data_V_7_ret_reg_29781_pp0_iter4_reg <= kernel_data_V_7_ret_reg_29781_pp0_iter3_reg;
        kernel_data_V_8_ret_reg_29809_pp0_iter2_reg <= kernel_data_V_8_ret_reg_29809;
        kernel_data_V_8_ret_reg_29809_pp0_iter3_reg <= kernel_data_V_8_ret_reg_29809_pp0_iter2_reg;
        mult_101_V_reg_30016_pp0_iter4_reg <= mult_101_V_reg_30016;
        mult_103_V_reg_30028_pp0_iter4_reg <= mult_103_V_reg_30028;
        mult_106_V_reg_30038_pp0_iter4_reg <= mult_106_V_reg_30038;
        mult_120_V_reg_30070_pp0_iter4_reg <= mult_120_V_reg_30070;
        mult_124_V_reg_30082_pp0_iter4_reg <= mult_124_V_reg_30082;
        mult_148_V_reg_30119_pp0_iter4_reg <= mult_148_V_reg_30119;
        mult_34_V_reg_29946_pp0_iter4_reg <= mult_34_V_reg_29946;
        mult_48_V_reg_29969_pp0_iter4_reg <= mult_48_V_reg_29969;
        mult_97_V_reg_29997_pp0_iter4_reg <= mult_97_V_reg_29997;
        mult_98_V_reg_30004_pp0_iter4_reg <= mult_98_V_reg_30004;
        trunc_ln269_1_reg_29666_pp0_iter2_reg <= trunc_ln269_1_reg_29666;
        trunc_ln269_2_reg_29694_pp0_iter2_reg <= trunc_ln269_2_reg_29694;
        trunc_ln269_3_reg_29716_pp0_iter2_reg <= trunc_ln269_3_reg_29716;
        trunc_ln269_3_reg_29716_pp0_iter3_reg <= trunc_ln269_3_reg_29716_pp0_iter2_reg;
        trunc_ln269_4_reg_29743_pp0_iter2_reg <= trunc_ln269_4_reg_29743;
        trunc_ln269_4_reg_29743_pp0_iter3_reg <= trunc_ln269_4_reg_29743_pp0_iter2_reg;
        trunc_ln269_5_reg_29770_pp0_iter2_reg <= trunc_ln269_5_reg_29770;
        trunc_ln269_5_reg_29770_pp0_iter3_reg <= trunc_ln269_5_reg_29770_pp0_iter2_reg;
        trunc_ln269_5_reg_29770_pp0_iter4_reg <= trunc_ln269_5_reg_29770_pp0_iter3_reg;
        trunc_ln269_6_reg_29794_pp0_iter2_reg <= trunc_ln269_6_reg_29794;
        trunc_ln269_6_reg_29794_pp0_iter3_reg <= trunc_ln269_6_reg_29794_pp0_iter2_reg;
        trunc_ln269_7_reg_29820_pp0_iter2_reg <= trunc_ln269_7_reg_29820;
        trunc_ln269_7_reg_29820_pp0_iter3_reg <= trunc_ln269_7_reg_29820_pp0_iter2_reg;
        trunc_ln269_reg_29633_pp0_iter2_reg <= trunc_ln269_reg_29633;
        trunc_ln269_reg_29633_pp0_iter3_reg <= trunc_ln269_reg_29633_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter3_reg))) begin
        add_ln703_127_reg_30600 <= add_ln703_127_fu_28075_p2;
        add_ln703_134_reg_30605 <= add_ln703_134_fu_28079_p2;
        add_ln703_142_reg_30610 <= add_ln703_142_fu_28083_p2;
        add_ln703_150_reg_30615 <= add_ln703_150_fu_28087_p2;
        add_ln703_151_reg_30620 <= add_ln703_151_fu_28092_p2;
        add_ln703_159_reg_30625 <= add_ln703_159_fu_28096_p2;
        add_ln703_167_reg_30630 <= add_ln703_167_fu_28100_p2;
        add_ln703_177_reg_30635 <= add_ln703_177_fu_28110_p2;
        add_ln703_184_reg_30640 <= add_ln703_184_fu_28115_p2;
        add_ln703_193_reg_30645 <= add_ln703_193_fu_28120_p2;
        add_ln703_201_reg_30650 <= add_ln703_201_fu_28125_p2;
        add_ln703_209_reg_30655 <= add_ln703_209_fu_28129_p2;
        add_ln703_210_reg_30660 <= add_ln703_210_fu_28134_p2;
        add_ln703_218_reg_30665 <= add_ln703_218_fu_28138_p2;
        add_ln703_226_reg_30670 <= add_ln703_226_fu_28143_p2;
        add_ln703_227_reg_30675 <= add_ln703_227_fu_28148_p2;
        add_ln703_236_reg_30680 <= add_ln703_236_fu_28152_p2;
        add_ln703_244_reg_30685 <= add_ln703_244_fu_28157_p2;
        add_ln703_245_reg_30690 <= add_ln703_245_fu_28162_p2;
        add_ln703_253_reg_30695 <= add_ln703_253_fu_28167_p2;
        add_ln703_254_reg_30700 <= add_ln703_254_fu_28171_p2;
        add_ln703_262_reg_30705 <= add_ln703_262_fu_28176_p2;
        add_ln703_263_reg_30710 <= add_ln703_263_fu_28181_p2;
        add_ln703_271_reg_30715 <= add_ln703_271_fu_28185_p2;
        add_ln703_272_reg_30720 <= add_ln703_272_fu_28190_p2;
        add_ln703_280_reg_30725 <= add_ln703_280_fu_28195_p2;
        add_ln703_281_reg_30730 <= add_ln703_281_fu_28200_p2;
        add_ln703_289_reg_30735 <= add_ln703_289_fu_28204_p2;
        add_ln703_290_reg_30740 <= add_ln703_290_fu_28209_p2;
        add_ln703_298_reg_30745 <= add_ln703_298_fu_28214_p2;
        add_ln703_306_reg_30750 <= add_ln703_306_fu_28219_p2;
        add_ln703_307_reg_30755 <= add_ln703_307_fu_28224_p2;
        add_ln703_315_reg_30760 <= add_ln703_315_fu_28229_p2;
        add_ln703_318_reg_30765 <= add_ln703_318_fu_28233_p2;
        add_ln703_323_reg_30770 <= add_ln703_323_fu_28238_p2;
        add_ln703_324_reg_30775 <= add_ln703_324_fu_28242_p2;
        add_ln703_332_reg_30780 <= add_ln703_332_fu_28247_p2;
        add_ln703_333_reg_30785 <= add_ln703_333_fu_28252_p2;
        add_ln703_342_reg_30790 <= add_ln703_342_fu_28256_p2;
        add_ln703_349_reg_30795 <= add_ln703_349_fu_28260_p2;
        add_ln703_357_reg_30800 <= add_ln703_357_fu_28265_p2;
        add_ln703_358_reg_30805 <= add_ln703_358_fu_28269_p2;
        add_ln703_366_reg_30810 <= add_ln703_366_fu_28273_p2;
        add_ln703_376_reg_30815 <= add_ln703_376_fu_28283_p2;
        add_ln703_383_reg_30820 <= add_ln703_383_fu_28292_p2;
        add_ln703_384_reg_30825 <= add_ln703_384_fu_28297_p2;
        add_ln703_385_reg_30830 <= add_ln703_385_fu_28303_p2;
        add_ln703_389_reg_30835 <= add_ln703_389_fu_28309_p2;
        mult_129_V_reg_30277 <= {{sub_ln1118_65_fu_26958_p2[14:9]}};
        mult_130_V_reg_30283 <= {{sub_ln1118_66_fu_26974_p2[14:9]}};
        mult_131_V_reg_30288 <= {{sub_ln1118_67_fu_27000_p2[14:9]}};
        mult_132_V_reg_30294 <= {{kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[14:9]}};
        mult_134_V_reg_30300 <= {{sub_ln1118_68_fu_27024_p2[14:9]}};
        mult_153_V_reg_30305 <= {{sub_ln1118_74_fu_27088_p2[14:9]}};
        mult_156_V_reg_30311 <= {{grp_fu_1009_p2[14:9]}};
        mult_64_V_reg_30171 <= {{sub_ln1118_46_fu_26636_p2[14:9]}};
        mult_65_V_reg_30176 <= {{sub_ln1118_47_fu_26662_p2[14:9]}};
        mult_66_V_reg_30182 <= {{kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[13:8]}};
        mult_67_V_reg_30188 <= {{grp_fu_1062_p2[14:9]}};
        mult_68_V_reg_30194 <= {{kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[14:9]}};
        mult_70_V_reg_30200 <= {{add_ln1118_11_fu_26706_p2[14:9]}};
        mult_71_V_reg_30205 <= {{sub_ln1118_120_fu_26722_p2[14:9]}};
        mult_72_V_reg_30210 <= {{add_ln1118_12_fu_26748_p2[14:9]}};
        mult_73_V_reg_30217 <= {{kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[12:7]}};
        mult_75_V_reg_30222 <= {{add_ln1118_13_fu_26783_p2[14:9]}};
        mult_77_V_reg_30227 <= {{add_ln1118_14_fu_26799_p2[14:9]}};
        mult_78_V_reg_30232 <= {{grp_fu_995_p2[14:9]}};
        mult_81_V_reg_30237 <= {{grp_fu_943_p2[14:9]}};
        mult_82_V_reg_30242 <= {{sub_ln1118_121_fu_26851_p2[14:9]}};
        mult_83_V_reg_30247 <= {{grp_fu_829_p2[14:9]}};
        mult_85_V_reg_30252 <= {{sub_ln1118_49_fu_26876_p2[14:9]}};
        mult_88_V_reg_30257 <= {{sub_ln1118_51_fu_26897_p2[14:9]}};
        mult_89_V_reg_30262 <= {{sub_ln1118_45_fu_26630_p2[14:9]}};
        mult_91_V_reg_30267 <= {{sub_ln1118_52_fu_26922_p2[14:9]}};
        mult_95_V_reg_30272 <= {{grp_fu_837_p2[14:9]}};
        trunc_ln3_reg_30316 <= {{sub_ln1118_77_fu_27139_p2[14:9]}};
        trunc_ln708_118_reg_30321 <= {{grp_fu_938_p2[14:9]}};
        trunc_ln708_120_reg_30326 <= {{sub_ln1118_80_fu_27175_p2[14:9]}};
        trunc_ln708_121_reg_30332 <= {{add_ln1118_17_fu_27191_p2[14:9]}};
        trunc_ln708_127_reg_30339 <= {{sub_ln1118_85_fu_27243_p2[14:9]}};
        trunc_ln708_129_reg_30345 <= {{sub_ln1118_127_fu_27270_p2[14:9]}};
        trunc_ln708_130_reg_30350 <= {{sub_ln1118_87_fu_27291_p2[14:9]}};
        trunc_ln708_131_reg_30355 <= {{sub_ln1118_88_fu_27317_p2[14:9]}};
        trunc_ln708_133_reg_30360 <= {{sub_ln1118_128_fu_27333_p2[14:9]}};
        trunc_ln708_134_reg_30367 <= {{add_ln1118_18_fu_27348_p2[14:9]}};
        trunc_ln708_135_reg_30374 <= {{sub_ln1118_89_fu_27363_p2[14:9]}};
        trunc_ln708_136_reg_30381 <= {{sub_ln1118_90_fu_27379_p2[14:9]}};
        trunc_ln708_137_reg_30386 <= {{sub_ln1118_91_fu_27394_p2[14:9]}};
        trunc_ln708_138_reg_30391 <= {{add_ln1118_19_fu_27410_p2[14:9]}};
        trunc_ln708_139_reg_30396 <= {{add_ln1118_20_fu_27426_p2[14:9]}};
        trunc_ln708_140_reg_30401 <= {{sub_ln1118_92_fu_27442_p2[14:9]}};
        trunc_ln708_142_reg_30406 <= {{sub_ln1118_94_fu_27472_p2[14:9]}};
        trunc_ln708_143_reg_30412 <= {{sub_ln1118_95_fu_27488_p2[14:9]}};
        trunc_ln708_144_reg_30417 <= {{sub_ln1118_96_fu_27514_p2[14:9]}};
        trunc_ln708_145_reg_30423 <= {{sub_ln1118_97_fu_27530_p2[14:9]}};
        trunc_ln708_147_reg_30430 <= {{sub_ln1118_98_fu_27556_p2[14:9]}};
        trunc_ln708_148_reg_30436 <= {{sub_ln1118_100_fu_27589_p2[14:9]}};
        trunc_ln708_149_reg_30441 <= {{sub_ln1118_101_fu_27605_p2[14:9]}};
        trunc_ln708_150_reg_30446 <= {{add_ln1118_21_fu_27631_p2[14:9]}};
        trunc_ln708_151_reg_30451 <= {{sub_ln1118_129_fu_27646_p2[14:9]}};
        trunc_ln708_152_reg_30457 <= {{sub_ln1118_102_fu_27661_p2[14:9]}};
        trunc_ln708_153_reg_30462 <= {{add_ln1118_22_fu_27676_p2[14:9]}};
        trunc_ln708_154_reg_30467 <= {{sub_ln1118_103_fu_27691_p2[14:9]}};
        trunc_ln708_155_reg_30473 <= {{grp_fu_1036_p2[14:9]}};
        trunc_ln708_158_reg_30479 <= {{sub_ln1118_104_fu_27717_p2[14:9]}};
        trunc_ln708_160_reg_30484 <= {{sub_ln1118_105_fu_27732_p2[14:9]}};
        trunc_ln708_161_reg_30489 <= {{grp_fu_1052_p2[14:9]}};
        trunc_ln708_162_reg_30494 <= {{sub_ln1118_106_fu_27757_p2[14:9]}};
        trunc_ln708_163_reg_30499 <= {{sub_ln1118_130_fu_27773_p2[14:9]}};
        trunc_ln708_164_reg_30504 <= {{sub_ln1118_107_fu_27788_p2[14:9]}};
        trunc_ln708_165_reg_30509 <= {{sub_ln1118_108_fu_27814_p2[14:9]}};
        trunc_ln708_166_reg_30514 <= {{kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[14:9]}};
        trunc_ln708_167_reg_30521 <= {{sub_ln1118_109_fu_27850_p2[14:9]}};
        trunc_ln708_168_reg_30527 <= {{sub_ln1118_111_fu_27883_p2[14:9]}};
        trunc_ln708_169_reg_30532 <= {{kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[13:8]}};
        trunc_ln708_170_reg_30538 <= {{sub_ln1118_131_fu_27908_p2[14:9]}};
        trunc_ln708_171_reg_30544 <= {{sub_ln1118_112_fu_27923_p2[14:9]}};
        trunc_ln708_172_reg_30551 <= {{sub_ln1118_110_fu_27877_p2[14:9]}};
        trunc_ln708_173_reg_30558 <= {{sub_ln1118_113_fu_27959_p2[14:9]}};
        trunc_ln708_174_reg_30564 <= {{sub_ln1118_132_fu_27975_p2[14:9]}};
        trunc_ln708_175_reg_30569 <= {{sub_ln1118_133_fu_27990_p2[14:9]}};
        trunc_ln708_176_reg_30574 <= {{grp_fu_1013_p2[14:9]}};
        trunc_ln708_177_reg_30579 <= {{sub_ln1118_114_fu_28015_p2[14:9]}};
        trunc_ln708_178_reg_30585 <= {{sub_ln1118_115_fu_28030_p2[14:9]}};
        trunc_ln708_179_reg_30590 <= {{grp_fu_1064_p2[14:9]}};
        trunc_ln708_180_reg_30595 <= {{sub_ln1118_116_fu_28055_p2[14:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter2_reg))) begin
        add_ln703_175_reg_30136 <= add_ln703_175_fu_26541_p2;
        add_ln703_183_reg_30141 <= add_ln703_183_fu_26547_p2;
        add_ln703_192_reg_30146 <= add_ln703_192_fu_26553_p2;
        add_ln703_235_reg_30151 <= add_ln703_235_fu_26559_p2;
        add_ln703_341_reg_30156 <= add_ln703_341_fu_26565_p2;
        add_ln703_374_reg_30161 <= add_ln703_374_fu_26571_p2;
        add_ln703_388_reg_30166 <= add_ln703_388_fu_26577_p2;
        mult_0_V_reg_29849 <= {{add_ln1118_fu_25452_p2[14:9]}};
        mult_100_V_reg_30011 <= {{sub_ln1118_54_fu_26175_p2[14:9]}};
        mult_101_V_reg_30016 <= {{sub_ln1118_55_fu_26190_p2[14:9]}};
        mult_102_V_reg_30023 <= {{sub_ln1118_57_fu_26211_p2[14:9]}};
        mult_103_V_reg_30028 <= {{sub_ln1118_58_fu_26237_p2[14:9]}};
        mult_105_V_reg_30033 <= {{sub_ln1118_122_fu_26253_p2[14:9]}};
        mult_106_V_reg_30038 <= {{sub_ln1118_123_fu_26268_p2[14:9]}};
        mult_107_V_reg_30043 <= {{sub_ln1118_59_fu_26283_p2[14:9]}};
        mult_108_V_reg_30049 <= {{sub_ln1118_124_fu_26298_p2[14:9]}};
        mult_109_V_reg_30054 <= {{sub_ln1118_60_fu_26324_p2[14:9]}};
        mult_10_V_reg_29886 <= {{add_ln1118_7_fu_25639_p2[14:9]}};
        mult_112_V_reg_30059 <= {{sub_ln1118_61_fu_26340_p2[14:9]}};
        mult_114_V_reg_30065 <= {{sub_ln1118_62_fu_26356_p2[14:9]}};
        mult_11_V_reg_29893 <= {{sub_ln1118_28_fu_25660_p2[14:9]}};
        mult_120_V_reg_30070 <= {{sub_ln1118_56_fu_26205_p2[14:9]}};
        mult_123_V_reg_30077 <= {{grp_fu_948_p2[14:9]}};
        mult_124_V_reg_30082 <= {{sub_ln1118_63_fu_26392_p2[14:9]}};
        mult_125_V_reg_30087 <= {{sub_ln1118_64_fu_26408_p2[14:9]}};
        mult_128_V_reg_30093 <= {{grp_fu_1083_p2[14:9]}};
        mult_137_V_reg_30098 <= {{sub_ln1118_70_fu_26450_p2[14:9]}};
        mult_139_V_reg_30103 <= {{add_ln1118_16_fu_26465_p2[14:9]}};
        mult_13_V_reg_29899 <= {{sub_ln1118_30_fu_25692_p2[14:9]}};
        mult_143_V_reg_30108 <= {{grp_fu_903_p2[14:9]}};
        mult_145_V_reg_30113 <= {{sub_ln1118_125_fu_26490_p2[14:9]}};
        mult_148_V_reg_30119 <= {{sub_ln1118_69_fu_26444_p2[14:9]}};
        mult_149_V_reg_30125 <= {{grp_fu_1024_p2[14:9]}};
        mult_151_V_reg_30131 <= {{grp_fu_926_p2[14:9]}};
        mult_17_V_reg_29904 <= {{sub_ln1118_31_fu_25708_p2[14:9]}};
        mult_18_V_reg_29910 <= {{sub_ln1118_117_fu_25723_p2[14:9]}};
        mult_1_V_reg_29856 <= {{kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[10:5]}};
        mult_22_V_reg_29915 <= {{sub_ln1118_118_fu_25738_p2[14:9]}};
        mult_25_V_reg_29920 <= {{kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[11:6]}};
        mult_27_V_reg_29925 <= {{sub_ln1118_32_fu_25778_p2[14:9]}};
        mult_28_V_reg_29930 <= {{grp_fu_993_p2[14:9]}};
        mult_2_V_reg_29861 <= {{sub_ln1118_fu_25487_p2[14:9]}};
        mult_30_V_reg_29935 <= {{sub_ln1118_119_fu_25813_p2[14:9]}};
        mult_33_V_reg_29940 <= {{grp_fu_976_p2[14:9]}};
        mult_34_V_reg_29946 <= {{sub_ln1118_34_fu_25871_p2[14:9]}};
        mult_39_V_reg_29952 <= {{sub_ln1118_38_fu_25966_p2[14:9]}};
        mult_3_V_reg_29866 <= {{add_ln1118_6_fu_25513_p2[14:9]}};
        mult_40_V_reg_29957 <= {{add_ln1118_10_fu_25981_p2[14:9]}};
        mult_42_V_reg_29963 <= {{sub_ln1118_39_fu_25997_p2[14:9]}};
        mult_48_V_reg_29969 <= {{sub_ln1118_41_fu_26028_p2[14:9]}};
        mult_51_V_reg_29974 <= {{sub_ln1118_37_fu_25960_p2[14:9]}};
        mult_54_V_reg_29980 <= {{sub_ln1118_42_fu_26054_p2[14:9]}};
        mult_57_V_reg_29985 <= {{grp_fu_1071_p2[14:9]}};
        mult_7_V_reg_29871 <= {{sub_ln1118_25_fu_25598_p2[14:9]}};
        mult_8_V_reg_29876 <= {{sub_ln1118_26_fu_25613_p2[14:9]}};
        mult_96_V_reg_29990 <= {{grp_fu_966_p2[14:9]}};
        mult_97_V_reg_29997 <= {{add_ln1118_15_fu_26133_p2[14:9]}};
        mult_98_V_reg_30004 <= {{sub_ln1118_53_fu_26148_p2[14:9]}};
        mult_9_V_reg_29881 <= {{grp_fu_953_p2[14:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        and_ln272_2_reg_29606 <= and_ln272_2_fu_25178_p2;
        icmp_ln293_reg_29610 <= icmp_ln293_fu_25187_p2;
        tmp_data_0_V_reg_29601 <= data_V_data_V_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln272_2_reg_29606_pp0_iter1_reg <= and_ln272_2_reg_29606;
        icmp_ln78_reg_29592 <= icmp_ln78_fu_25098_p2;
        icmp_ln78_reg_29592_pp0_iter1_reg <= icmp_ln78_reg_29592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_reg_29592 == 1'd0))) begin
        kernel_data_V_0_ret_reg_29654 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_0;
        kernel_data_V_3_ret_reg_29645 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_1;
        kernel_data_V_6_ret_reg_29622 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_2;
        trunc_ln269_1_reg_29666 <= trunc_ln269_1_fu_25328_p1;
        trunc_ln269_2_reg_29694 <= trunc_ln269_2_fu_25336_p1;
        trunc_ln269_3_reg_29716 <= trunc_ln269_3_fu_25350_p1;
        trunc_ln269_4_reg_29743 <= trunc_ln269_4_fu_25364_p1;
        trunc_ln269_5_reg_29770 <= trunc_ln269_5_fu_25378_p1;
        trunc_ln269_6_reg_29794 <= trunc_ln269_6_fu_25392_p1;
        trunc_ln269_7_reg_29820 <= trunc_ln269_7_fu_25406_p1;
        trunc_ln269_reg_29633 <= trunc_ln269_fu_25316_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_reg_29592 == 1'd0))) begin
        kernel_data_V_1183 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_3;
        kernel_data_V_1183_ret_reg_29681 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_3;
        kernel_data_V_2 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_4;
        kernel_data_V_2_ret_reg_29704 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_4;
        kernel_data_V_4 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_5;
        kernel_data_V_4_ret_reg_29732 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_5;
        kernel_data_V_5 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_6;
        kernel_data_V_5_ret_reg_29759 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_6;
        kernel_data_V_7 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_7;
        kernel_data_V_7_ret_reg_29781 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_7;
        kernel_data_V_8 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_8;
        kernel_data_V_8_ret_reg_29809 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_reg_29610 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= sY_1_loc_1_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln293_fu_25187_p2 == 1'd0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        select_ln308_reg_29614 <= select_ln308_fu_25214_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter1_reg))) begin
        trunc_ln1118_13_reg_29834 <= trunc_ln1118_13_fu_25436_p1;
    end
end

always @ (*) begin
    if ((icmp_ln78_fu_25098_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_772_p4 = kernel_data_V_1183_ret_reg_29681;
    end else begin
        ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_772_p4 = kernel_data_V_1183_loc_1_reg_769;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_782_p4 = kernel_data_V_2_ret_reg_29704;
    end else begin
        ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_782_p4 = kernel_data_V_2_loc_1_reg_779;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_792_p4 = kernel_data_V_4_ret_reg_29732;
    end else begin
        ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_792_p4 = kernel_data_V_4_loc_1_reg_789;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_802_p4 = kernel_data_V_5_ret_reg_29759;
    end else begin
        ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_802_p4 = kernel_data_V_5_loc_1_reg_799;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_812_p4 = kernel_data_V_7_ret_reg_29781;
    end else begin
        ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_812_p4 = kernel_data_V_7_loc_1_reg_809;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_29592_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_822_p4 = kernel_data_V_8_ret_reg_29809;
    end else begin
        ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_822_p4 = kernel_data_V_8_loc_1_reg_819;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123))) begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ce = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_both_data_V_data_V_U_ack_in == 1'b1) & (data_V_data_V_TVALID == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1009_ce = 1'b1;
    end else begin
        grp_fu_1009_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1013_ce = 1'b1;
    end else begin
        grp_fu_1013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1024_ce = 1'b1;
    end else begin
        grp_fu_1024_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1036_ce = 1'b1;
    end else begin
        grp_fu_1036_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1052_ce = 1'b1;
    end else begin
        grp_fu_1052_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1062_ce = 1'b1;
    end else begin
        grp_fu_1062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1064_ce = 1'b1;
    end else begin
        grp_fu_1064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1071_ce = 1'b1;
    end else begin
        grp_fu_1071_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1083_ce = 1'b1;
    end else begin
        grp_fu_1083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_829_ce = 1'b1;
    end else begin
        grp_fu_829_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_837_ce = 1'b1;
    end else begin
        grp_fu_837_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_903_ce = 1'b1;
    end else begin
        grp_fu_903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_926_ce = 1'b1;
    end else begin
        grp_fu_926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_ce = 1'b1;
    end else begin
        grp_fu_938_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_943_ce = 1'b1;
    end else begin
        grp_fu_943_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_948_ce = 1'b1;
    end else begin
        grp_fu_948_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_953_ce = 1'b1;
    end else begin
        grp_fu_953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_ce = 1'b1;
    end else begin
        grp_fu_966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_976_ce = 1'b1;
    end else begin
        grp_fu_976_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_993_ce = 1'b1;
    end else begin
        grp_fu_993_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_995_ce = 1'b1;
    end else begin
        grp_fu_995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_10_V_fu_29349_p2 = (add_ln703_220_reg_31001 + add_ln703_224_fu_29345_p2);

assign acc_11_V_fu_29358_p2 = (add_ln703_229_reg_31016 + add_ln703_233_fu_29354_p2);

assign acc_12_V_fu_29367_p2 = (add_ln703_238_reg_31031 + add_ln703_242_fu_29363_p2);

assign acc_13_V_fu_29376_p2 = (add_ln703_247_reg_31046 + add_ln703_251_fu_29372_p2);

assign acc_14_V_fu_29385_p2 = (add_ln703_256_reg_31061 + add_ln703_260_fu_29381_p2);

assign acc_15_V_fu_29394_p2 = (add_ln703_265_reg_31076 + add_ln703_269_fu_29390_p2);

assign acc_16_V_fu_29403_p2 = (add_ln703_274_reg_31091 + add_ln703_278_fu_29399_p2);

assign acc_17_V_fu_29412_p2 = (add_ln703_283_reg_31106 + add_ln703_287_fu_29408_p2);

assign acc_18_V_fu_29421_p2 = (add_ln703_292_reg_31121 + add_ln703_296_fu_29417_p2);

assign acc_19_V_fu_29430_p2 = (add_ln703_300_reg_31136 + add_ln703_304_fu_29426_p2);

assign acc_1_V_fu_29250_p2 = (add_ln703_129_reg_30840 + add_ln703_132_fu_29246_p2);

assign acc_20_V_fu_29439_p2 = (add_ln703_309_reg_31151 + add_ln703_313_fu_29435_p2);

assign acc_21_V_fu_29448_p2 = (add_ln703_317_reg_31166 + add_ln703_321_fu_29444_p2);

assign acc_22_V_fu_29457_p2 = (add_ln703_326_reg_31176 + add_ln703_330_fu_29453_p2);

assign acc_23_V_fu_29466_p2 = (add_ln703_335_reg_31191 + add_ln703_339_fu_29462_p2);

assign acc_24_V_fu_29475_p2 = (add_ln703_344_reg_31206 + add_ln703_347_fu_29471_p2);

assign acc_25_V_fu_29268_p2 = (add_ln703_144_reg_30870 + add_ln703_148_fu_29264_p2);

assign acc_26_V_fu_29484_p2 = (add_ln703_351_reg_31216 + add_ln703_355_fu_29480_p2);

assign acc_27_V_fu_29493_p2 = (add_ln703_360_reg_31231 + add_ln703_364_fu_29489_p2);

assign acc_28_V_fu_29502_p2 = (add_ln703_368_reg_31246 + add_ln703_372_fu_29498_p2);

assign acc_29_V_fu_29511_p2 = (add_ln703_376_reg_30815_pp0_iter5_reg + add_ln703_380_fu_29507_p2);

assign acc_2_V_fu_29286_p2 = (add_ln703_161_reg_30900 + add_ln703_165_fu_29282_p2);

assign acc_30_V_fu_29217_p2 = (add_ln703_383_reg_30820 + add_ln703_386_fu_29213_p2);

assign acc_31_V_fu_29520_p2 = (add_ln703_391_reg_31276 + add_ln703_395_fu_29516_p2);

assign acc_3_V_fu_29295_p2 = (add_ln703_169_reg_30915 + add_ln703_173_fu_29291_p2);

assign acc_4_V_fu_29304_p2 = (add_ln703_177_reg_30635_pp0_iter5_reg + add_ln703_181_fu_29300_p2);

assign acc_5_V_fu_29313_p2 = (add_ln703_186_reg_30940 + add_ln703_190_fu_29309_p2);

assign acc_6_V_fu_29322_p2 = (add_ln703_195_reg_30955 + add_ln703_199_fu_29318_p2);

assign acc_7_V_fu_29331_p2 = (add_ln703_203_reg_30970 + add_ln703_207_fu_29327_p2);

assign acc_8_V_fu_29259_p2 = (add_ln703_136_reg_30855 + add_ln703_140_fu_29255_p2);

assign acc_9_V_fu_29340_p2 = (add_ln703_212_reg_30986 + add_ln703_216_fu_29336_p2);

assign add_ln1118_10_fu_25981_p2 = (shl_ln1118_44_fu_25910_p3 + shl_ln1118_42_fu_25857_p3);

assign add_ln1118_11_fu_26706_p2 = (shl_ln1118_47_fu_26654_p3 + shl_ln1118_46_fu_26622_p3);

assign add_ln1118_12_fu_26748_p2 = ($signed(trunc_ln269_3_reg_29716_pp0_iter3_reg) + $signed(shl_ln1118_48_fu_26740_p3));

assign add_ln1118_13_fu_26783_p2 = (shl_ln1118_48_fu_26740_p3 + shl_ln1118_49_fu_26775_p3);

assign add_ln1118_14_fu_26799_p2 = (shl_ln1118_47_fu_26654_p3 + shl_ln1118_49_fu_26775_p3);

assign add_ln1118_15_fu_26133_p2 = ($signed(trunc_ln1118_13_reg_29834) + $signed(shl_ln1118_50_fu_26125_p3));

assign add_ln1118_16_fu_26465_p2 = ($signed(trunc_ln269_4_reg_29743_pp0_iter2_reg) + $signed(shl_ln1118_56_fu_26436_p3));

assign add_ln1118_17_fu_27191_p2 = ($signed(trunc_ln269_5_reg_29770_pp0_iter3_reg) + $signed(shl_ln1118_59_fu_27125_p3));

assign add_ln1118_18_fu_27348_p2 = (trunc_ln269_reg_29633_pp0_iter3_reg + p_shl_fu_27262_p3);

assign add_ln1118_19_fu_27410_p2 = (shl_ln1118_63_fu_27235_p3 + shl_ln1118_64_fu_27309_p3);

assign add_ln1118_20_fu_27426_p2 = (p_shl_fu_27262_p3 + shl_ln1118_62_fu_27224_p3);

assign add_ln1118_21_fu_27631_p2 = ($signed(trunc_ln269_6_reg_29794_pp0_iter3_reg) + $signed(shl_ln1118_68_fu_27623_p3));

assign add_ln1118_22_fu_27676_p2 = ($signed(trunc_ln269_6_reg_29794_pp0_iter3_reg) + $signed(shl_ln1118_66_fu_27548_p3));

assign add_ln1118_6_fu_25513_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) + $signed(shl_ln1118_39_fu_25505_p3));

assign add_ln1118_7_fu_25639_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) + $signed(shl_ln1118_s_fu_25479_p3));

assign add_ln1118_8_fu_25753_p2 = (shl_ln1118_41_fu_25574_p3 + shl_ln1118_39_fu_25505_p3);

assign add_ln1118_9_fu_25828_p2 = (shl_ln1118_41_fu_25574_p3 + shl_ln_fu_25444_p3);

assign add_ln1118_fu_25452_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) + $signed(shl_ln_fu_25444_p3));

assign add_ln301_fu_25250_p2 = (pY_1_loc_1_fu_644 + 32'd1);

assign add_ln303_fu_25262_p2 = (sY_1_loc_1_fu_648 + 32'd1);

assign add_ln306_fu_25196_p2 = (pX_1_loc_1_fu_636 + 32'd1);

assign add_ln308_fu_25208_p2 = (sX_1_loc_1_fu_640 + 32'd1);

assign add_ln703_127_fu_28075_p2 = (mult_33_V_reg_29940 + mult_1_V_reg_29856);

assign add_ln703_128_fu_28526_p2 = (mult_97_V_reg_29997_pp0_iter4_reg + mult_65_V_reg_30176);

assign add_ln703_129_fu_28530_p2 = (add_ln703_127_reg_30600 + add_ln703_128_fu_28526_p2);

assign add_ln703_130_fu_28535_p2 = (mult_161_V_fu_28340_p4 + mult_129_V_reg_30277);

assign add_ln703_131_fu_28540_p2 = (6'd6 + trunc_ln708_127_reg_30339);

assign add_ln703_132_fu_29246_p2 = (add_ln703_130_reg_30845 + add_ln703_131_reg_30850);

assign add_ln703_134_fu_28079_p2 = (mult_40_V_reg_29957 + mult_8_V_reg_29876);

assign add_ln703_135_fu_28545_p2 = (mult_97_V_reg_29997_pp0_iter4_reg + mult_72_V_reg_30210);

assign add_ln703_136_fu_28549_p2 = (add_ln703_134_reg_30605 + add_ln703_135_fu_28545_p2);

assign add_ln703_137_fu_28554_p2 = (trunc_ln708_116_fu_28376_p4 + mult_134_V_reg_30300);

assign add_ln703_138_fu_28559_p2 = (6'd24 + trunc_ln708_151_reg_30451);

assign add_ln703_139_fu_28564_p2 = (trunc_ln708_133_reg_30360 + add_ln703_138_fu_28559_p2);

assign add_ln703_140_fu_29255_p2 = (add_ln703_137_reg_30860 + add_ln703_139_reg_30865);

assign add_ln703_142_fu_28083_p2 = (mult_57_V_reg_29985 + mult_25_V_reg_29920);

assign add_ln703_143_fu_28569_p2 = (mult_120_V_reg_30070_pp0_iter4_reg + mult_89_V_reg_30262);

assign add_ln703_144_fu_28573_p2 = (add_ln703_142_reg_30610 + add_ln703_143_fu_28569_p2);

assign add_ln703_145_fu_28578_p2 = (trunc_ln708_121_reg_30332 + mult_153_V_reg_30305);

assign add_ln703_146_fu_28582_p2 = (6'd8 + trunc_ln708_162_reg_30494);

assign add_ln703_147_fu_28587_p2 = (trunc_ln708_127_reg_30339 + add_ln703_146_fu_28582_p2);

assign add_ln703_148_fu_29264_p2 = (add_ln703_145_reg_30875 + add_ln703_147_reg_30880);

assign add_ln703_150_fu_28087_p2 = (mult_32_V_fu_26583_p4 + mult_0_V_reg_29849);

assign add_ln703_151_fu_28092_p2 = (mult_128_V_reg_30093 + mult_96_V_reg_29990);

assign add_ln703_152_fu_28592_p2 = (mult_64_V_reg_30171 + add_ln703_151_reg_30620);

assign add_ln703_153_fu_28596_p2 = (add_ln703_150_reg_30615 + add_ln703_152_fu_28592_p2);

assign add_ln703_154_fu_28601_p2 = (trunc_ln708_126_fu_28463_p4 + mult_160_V_fu_28314_p4);

assign add_ln703_155_fu_28607_p2 = (6'd20 + trunc_ln708_164_reg_30504);

assign add_ln703_156_fu_28612_p2 = (trunc_ln708_144_reg_30417 + add_ln703_155_fu_28607_p2);

assign add_ln703_157_fu_29273_p2 = (add_ln703_154_reg_30890 + add_ln703_156_reg_30895);

assign add_ln703_159_fu_28096_p2 = (mult_34_V_reg_29946 + mult_2_V_reg_29861);

assign add_ln703_160_fu_28617_p2 = (mult_98_V_reg_30004_pp0_iter4_reg + mult_66_V_reg_30182);

assign add_ln703_161_fu_28621_p2 = (add_ln703_159_reg_30625 + add_ln703_160_fu_28617_p2);

assign add_ln703_162_fu_28626_p2 = (trunc_ln3_reg_30316 + mult_130_V_reg_30283);

assign add_ln703_163_fu_28630_p2 = ($signed(6'd50) + $signed(trunc_ln708_165_reg_30509));

assign add_ln703_164_fu_28635_p2 = (trunc_ln708_145_reg_30423 + add_ln703_163_fu_28630_p2);

assign add_ln703_165_fu_29282_p2 = (add_ln703_162_reg_30905 + add_ln703_164_reg_30910);

assign add_ln703_167_fu_28100_p2 = (mult_35_V_fu_26592_p4 + mult_3_V_reg_29866);

assign add_ln703_168_fu_28640_p2 = (mult_131_V_reg_30288 + mult_67_V_reg_30188);

assign add_ln703_169_fu_28644_p2 = (add_ln703_167_reg_30630 + add_ln703_168_fu_28640_p2);

assign add_ln703_170_fu_28649_p2 = (trunc_ln708_128_fu_28472_p4 + mult_160_V_fu_28314_p4);

assign add_ln703_171_fu_28655_p2 = (6'd26 + trunc_ln708_166_reg_30514);

assign add_ln703_172_fu_28660_p2 = (trunc_ln708_146_fu_28490_p4 + add_ln703_171_fu_28655_p2);

assign add_ln703_173_fu_29291_p2 = (add_ln703_170_reg_30920 + add_ln703_172_reg_30925);

assign add_ln703_175_fu_26541_p2 = (mult_36_V_fu_25886_p4 + xor_ln703_fu_26535_p2);

assign add_ln703_176_fu_28105_p2 = (mult_100_V_reg_30011 + mult_68_V_fu_26697_p4);

assign add_ln703_177_fu_28110_p2 = (add_ln703_175_reg_30136 + add_ln703_176_fu_28105_p2);

assign add_ln703_178_fu_28666_p2 = (trunc_ln708_s_fu_28350_p4 + mult_132_V_reg_30294);

assign add_ln703_179_fu_28671_p2 = (trunc_ln708_166_reg_30514 + trunc_ln708_147_reg_30430);

assign add_ln703_180_fu_28675_p2 = (trunc_ln708_129_reg_30345 + add_ln703_179_fu_28671_p2);

assign add_ln703_181_fu_29300_p2 = (add_ln703_178_reg_30930 + add_ln703_180_reg_30935);

assign add_ln703_183_fu_26547_p2 = (mult_37_V_fu_25924_p4 + mult_5_V_fu_25561_p4);

assign add_ln703_184_fu_28115_p2 = (mult_131_V_fu_27005_p4 + mult_101_V_reg_30016);

assign add_ln703_185_fu_28680_p2 = (mult_67_V_reg_30188 + add_ln703_184_reg_30640);

assign add_ln703_186_fu_28684_p2 = (add_ln703_183_reg_30141_pp0_iter4_reg + add_ln703_185_fu_28680_p2);

assign add_ln703_187_fu_28689_p2 = (trunc_ln708_130_reg_30350 + trunc_ln708_s_fu_28350_p4);

assign add_ln703_188_fu_28694_p2 = (6'd16 + trunc_ln708_167_reg_30521);

assign add_ln703_189_fu_28699_p2 = (trunc_ln708_148_reg_30436 + add_ln703_188_fu_28694_p2);

assign add_ln703_190_fu_29309_p2 = (add_ln703_187_reg_30945 + add_ln703_189_reg_30950);

assign add_ln703_192_fu_26553_p2 = (mult_38_V_fu_25939_p4 + mult_6_V_fu_25588_p4);

assign add_ln703_193_fu_28120_p2 = (mult_134_V_fu_27030_p4 + mult_102_V_reg_30023);

assign add_ln703_194_fu_28704_p2 = (mult_70_V_reg_30200 + add_ln703_193_reg_30645);

assign add_ln703_195_fu_28708_p2 = (add_ln703_192_reg_30146_pp0_iter4_reg + add_ln703_194_fu_28704_p2);

assign add_ln703_196_fu_28713_p2 = (trunc_ln708_131_reg_30355 + trunc_ln708_s_fu_28350_p4);

assign add_ln703_197_fu_28718_p2 = (6'd14 + trunc_ln708_168_reg_30527);

assign add_ln703_198_fu_28723_p2 = (trunc_ln708_149_reg_30441 + add_ln703_197_fu_28718_p2);

assign add_ln703_199_fu_29318_p2 = (add_ln703_196_reg_30960 + add_ln703_198_reg_30965);

assign add_ln703_201_fu_28125_p2 = (mult_39_V_reg_29952 + mult_7_V_reg_29871);

assign add_ln703_202_fu_28728_p2 = (mult_103_V_reg_30028_pp0_iter4_reg + mult_71_V_reg_30205);

assign add_ln703_203_fu_28732_p2 = (add_ln703_201_reg_30650 + add_ln703_202_fu_28728_p2);

assign add_ln703_204_fu_28737_p2 = (trunc_ln708_132_fu_28481_p4 + mult_161_V_fu_28340_p4);

assign add_ln703_205_fu_28743_p2 = (6'd10 + trunc_ln708_169_reg_30532);

assign add_ln703_206_fu_28748_p2 = (trunc_ln708_150_reg_30446 + add_ln703_205_fu_28743_p2);

assign add_ln703_207_fu_29327_p2 = (add_ln703_204_reg_30975 + add_ln703_206_reg_30981);

assign add_ln703_209_fu_28129_p2 = (mult_35_V_fu_26592_p4 + mult_9_V_reg_29881);

assign add_ln703_210_fu_28134_p2 = (mult_137_V_reg_30098 + mult_105_V_reg_30033);

assign add_ln703_211_fu_28753_p2 = (mult_73_V_reg_30217 + add_ln703_210_reg_30660);

assign add_ln703_212_fu_28757_p2 = (add_ln703_209_reg_30655 + add_ln703_211_fu_28753_p2);

assign add_ln703_213_fu_28762_p2 = (trunc_ln708_134_reg_30367 + trunc_ln708_117_fu_28391_p4);

assign add_ln703_214_fu_28767_p2 = (6'd10 + trunc_ln708_166_reg_30514);

assign add_ln703_215_fu_28772_p2 = (trunc_ln708_152_reg_30457 + add_ln703_214_fu_28767_p2);

assign add_ln703_216_fu_29336_p2 = (add_ln703_213_reg_30991 + add_ln703_215_reg_30996);

assign add_ln703_218_fu_28138_p2 = (mult_42_V_reg_29963 + add_ln703_fu_28070_p2);

assign add_ln703_219_fu_28777_p2 = (mult_106_V_reg_30038_pp0_iter4_reg + mult_68_V_reg_30194);

assign add_ln703_220_fu_28781_p2 = (add_ln703_218_reg_30665 + add_ln703_219_fu_28777_p2);

assign add_ln703_221_fu_28786_p2 = (trunc_ln708_118_reg_30321 + mult_129_V_reg_30277);

assign add_ln703_222_fu_28790_p2 = (trunc_ln708_170_reg_30538 + trunc_ln708_151_reg_30451);

assign add_ln703_223_fu_28794_p2 = (trunc_ln708_135_reg_30374 + add_ln703_222_fu_28790_p2);

assign add_ln703_224_fu_29345_p2 = (add_ln703_221_reg_31006 + add_ln703_223_reg_31011);

assign add_ln703_226_fu_28143_p2 = (mult_35_V_fu_26592_p4 + mult_11_V_reg_29893);

assign add_ln703_227_fu_28148_p2 = (mult_139_V_reg_30103 + mult_107_V_reg_30043);

assign add_ln703_228_fu_28799_p2 = (mult_75_V_reg_30222 + add_ln703_227_reg_30675);

assign add_ln703_229_fu_28803_p2 = (add_ln703_226_reg_30670 + add_ln703_228_fu_28799_p2);

assign add_ln703_230_fu_28808_p2 = (trunc_ln708_135_reg_30374 + trunc_ln708_119_fu_28406_p4);

assign add_ln703_231_fu_28813_p2 = (6'd22 + trunc_ln708_171_reg_30544);

assign add_ln703_232_fu_28818_p2 = (trunc_ln708_153_reg_30462 + add_ln703_231_fu_28813_p2);

assign add_ln703_233_fu_29354_p2 = (add_ln703_230_reg_31021 + add_ln703_232_reg_31026);

assign add_ln703_235_fu_26559_p2 = (mult_44_V_fu_26018_p4 + mult_12_V_fu_25682_p4);

assign add_ln703_236_fu_28152_p2 = (mult_129_V_fu_26964_p4 + mult_108_V_reg_30049);

assign add_ln703_237_fu_28823_p2 = (mult_68_V_reg_30194 + add_ln703_236_reg_30680);

assign add_ln703_238_fu_28827_p2 = (add_ln703_235_reg_30151_pp0_iter4_reg + add_ln703_237_fu_28823_p2);

assign add_ln703_239_fu_28832_p2 = (trunc_ln708_136_reg_30381 + trunc_ln708_s_fu_28350_p4);

assign add_ln703_240_fu_28837_p2 = (6'd12 + trunc_ln708_172_reg_30551);

assign add_ln703_241_fu_28842_p2 = (trunc_ln708_144_reg_30417 + add_ln703_240_fu_28837_p2);

assign add_ln703_242_fu_29363_p2 = (add_ln703_239_reg_31036 + add_ln703_241_reg_31041);

assign add_ln703_244_fu_28157_p2 = (mult_45_V_fu_26601_p4 + mult_13_V_reg_29899);

assign add_ln703_245_fu_28162_p2 = (mult_141_V_fu_27057_p4 + mult_109_V_reg_30054);

assign add_ln703_246_fu_28847_p2 = (mult_77_V_reg_30227 + add_ln703_245_reg_30690);

assign add_ln703_247_fu_28851_p2 = (add_ln703_244_reg_30685 + add_ln703_246_fu_28847_p2);

assign add_ln703_248_fu_28856_p2 = (trunc_ln708_126_fu_28463_p4 + trunc_ln708_120_reg_30326);

assign add_ln703_249_fu_28861_p2 = (6'd16 + trunc_ln708_173_reg_30558);

assign add_ln703_250_fu_28866_p2 = (trunc_ln708_154_reg_30467 + add_ln703_249_fu_28861_p2);

assign add_ln703_251_fu_29372_p2 = (add_ln703_248_reg_31051 + add_ln703_250_reg_31056);

assign add_ln703_253_fu_28167_p2 = (mult_42_V_reg_29963 + mult_0_V_reg_29849);

assign add_ln703_254_fu_28171_p2 = (mult_142_V_fu_27072_p4 + mult_96_V_reg_29990);

assign add_ln703_255_fu_28871_p2 = (mult_78_V_reg_30232 + add_ln703_254_reg_30700);

assign add_ln703_256_fu_28875_p2 = (add_ln703_253_reg_30695 + add_ln703_255_fu_28871_p2);

assign add_ln703_257_fu_28880_p2 = (trunc_ln708_133_reg_30360 + trunc_ln708_116_fu_28376_p4);

assign add_ln703_258_fu_28885_p2 = (6'd12 + trunc_ln708_171_reg_30544);

assign add_ln703_259_fu_28890_p2 = (trunc_ln708_155_reg_30473 + add_ln703_258_fu_28885_p2);

assign add_ln703_260_fu_29381_p2 = (add_ln703_257_reg_31066 + add_ln703_259_reg_31071);

assign add_ln703_262_fu_28176_p2 = (mult_45_V_fu_26601_p4 + mult_0_V_reg_29849);

assign add_ln703_263_fu_28181_p2 = (mult_143_V_reg_30108 + mult_96_V_reg_29990);

assign add_ln703_264_fu_28895_p2 = (mult_66_V_reg_30182 + add_ln703_263_reg_30710);

assign add_ln703_265_fu_28899_p2 = (add_ln703_262_reg_30705 + add_ln703_264_fu_28895_p2);

assign add_ln703_266_fu_28904_p2 = (trunc_ln708_132_fu_28481_p4 + trunc_ln708_s_fu_28350_p4);

assign add_ln703_267_fu_28910_p2 = (6'd8 + trunc_ln708_174_reg_30564);

assign add_ln703_268_fu_28915_p2 = (trunc_ln708_154_reg_30467 + add_ln703_267_fu_28910_p2);

assign add_ln703_269_fu_29390_p2 = (add_ln703_266_reg_31081 + add_ln703_268_reg_31086);

assign add_ln703_271_fu_28185_p2 = ($signed(6'd34) + $signed(mult_10_V_reg_29886));

assign add_ln703_272_fu_28190_p2 = (mult_112_V_reg_30059 + mult_80_V_fu_26831_p4);

assign add_ln703_273_fu_28920_p2 = (mult_48_V_reg_29969_pp0_iter4_reg + add_ln703_272_reg_30720);

assign add_ln703_274_fu_28924_p2 = (add_ln703_271_reg_30715 + add_ln703_273_fu_28920_p2);

assign add_ln703_275_fu_28929_p2 = (trunc_ln708_119_fu_28406_p4 + mult_132_V_reg_30294);

assign add_ln703_276_fu_28934_p2 = (trunc_ln708_175_reg_30569 + trunc_ln708_156_fu_28499_p4);

assign add_ln703_277_fu_28939_p2 = (trunc_ln708_137_reg_30386 + add_ln703_276_fu_28934_p2);

assign add_ln703_278_fu_29399_p2 = (add_ln703_275_reg_31096 + add_ln703_277_reg_31101);

assign add_ln703_280_fu_28195_p2 = (mult_35_V_fu_26592_p4 + mult_17_V_reg_29904);

assign add_ln703_281_fu_28200_p2 = (mult_145_V_reg_30113 + mult_112_V_reg_30059);

assign add_ln703_282_fu_28944_p2 = (mult_81_V_reg_30237 + add_ln703_281_reg_30730);

assign add_ln703_283_fu_28948_p2 = (add_ln703_280_reg_30725 + add_ln703_282_fu_28944_p2);

assign add_ln703_284_fu_28953_p2 = (trunc_ln708_138_reg_30391 + mult_161_V_fu_28340_p4);

assign add_ln703_285_fu_28958_p2 = (6'd24 + trunc_ln708_176_reg_30574);

assign add_ln703_286_fu_28963_p2 = (trunc_ln708_157_fu_28508_p4 + add_ln703_285_fu_28958_p2);

assign add_ln703_287_fu_29408_p2 = (add_ln703_284_reg_31111 + add_ln703_286_reg_31116);

assign add_ln703_289_fu_28204_p2 = (mult_50_V_fu_26610_p4 + mult_18_V_reg_29910);

assign add_ln703_290_fu_28209_p2 = (mult_132_V_fu_27015_p4 + mult_114_V_reg_30065);

assign add_ln703_291_fu_28969_p2 = (mult_82_V_reg_30242 + add_ln703_290_reg_30740);

assign add_ln703_292_fu_28973_p2 = (add_ln703_289_reg_30735 + add_ln703_291_fu_28969_p2);

assign add_ln703_293_fu_28978_p2 = (trunc_ln708_139_reg_30396 + trunc_ln708_120_reg_30326);

assign add_ln703_294_fu_28982_p2 = ($signed(6'd52) + $signed(trunc_ln708_177_reg_30579));

assign add_ln703_295_fu_28987_p2 = (trunc_ln708_158_reg_30479 + add_ln703_294_fu_28982_p2);

assign add_ln703_296_fu_29417_p2 = (add_ln703_293_reg_31126 + add_ln703_295_reg_31131);

assign add_ln703_298_fu_28214_p2 = (mult_51_V_reg_29974 + add_ln703_fu_28070_p2);

assign add_ln703_299_fu_28992_p2 = (mult_101_V_reg_30016_pp0_iter4_reg + mult_83_V_reg_30247);

assign add_ln703_300_fu_28996_p2 = (add_ln703_298_reg_30745 + add_ln703_299_fu_28992_p2);

assign add_ln703_301_fu_29001_p2 = (mult_160_V_fu_28314_p4 + mult_131_V_reg_30288);

assign add_ln703_302_fu_29006_p2 = (trunc_ln708_170_reg_30538 + trunc_ln708_159_fu_28517_p4);

assign add_ln703_303_fu_29011_p2 = (trunc_ln708_133_reg_30360 + add_ln703_302_fu_29006_p2);

assign add_ln703_304_fu_29426_p2 = (add_ln703_301_reg_31141 + add_ln703_303_reg_31146);

assign add_ln703_306_fu_28219_p2 = ($signed(6'd36) + $signed(mult_17_V_reg_29904));

assign add_ln703_307_fu_28224_p2 = (mult_98_V_reg_30004 + mult_70_V_fu_26712_p4);

assign add_ln703_308_fu_29016_p2 = (mult_34_V_reg_29946_pp0_iter4_reg + add_ln703_307_reg_30755);

assign add_ln703_309_fu_29020_p2 = (add_ln703_306_reg_30750 + add_ln703_308_fu_29016_p2);

assign add_ln703_310_fu_29025_p2 = (mult_161_V_fu_28340_p4 + mult_148_V_reg_30119_pp0_iter4_reg);

assign add_ln703_311_fu_29030_p2 = (trunc_ln708_177_reg_30579 + trunc_ln708_160_reg_30484);

assign add_ln703_312_fu_29034_p2 = (trunc_ln708_140_reg_30401 + add_ln703_311_fu_29030_p2);

assign add_ln703_313_fu_29435_p2 = (add_ln703_310_reg_31156 + add_ln703_312_reg_31161);

assign add_ln703_315_fu_28229_p2 = (mult_40_V_reg_29957 + mult_11_V_reg_29893);

assign add_ln703_316_fu_29039_p2 = (mult_98_V_reg_30004_pp0_iter4_reg + mult_85_V_reg_30252);

assign add_ln703_317_fu_29043_p2 = (add_ln703_315_reg_30760 + add_ln703_316_fu_29039_p2);

assign add_ln703_318_fu_28233_p2 = (trunc_ln708_141_fu_27462_p4 + mult_149_V_reg_30125);

assign add_ln703_319_fu_29048_p2 = ($signed(6'd58) + $signed(trunc_ln708_173_reg_30558));

assign add_ln703_320_fu_29053_p2 = (trunc_ln708_159_fu_28517_p4 + add_ln703_319_fu_29048_p2);

assign add_ln703_321_fu_29444_p2 = (add_ln703_318_reg_30765_pp0_iter5_reg + add_ln703_320_reg_31171);

assign add_ln703_323_fu_28238_p2 = (mult_54_V_reg_29980 + mult_22_V_reg_29915);

assign add_ln703_324_fu_28242_p2 = (mult_130_V_fu_26979_p4 + mult_107_V_reg_30043);

assign add_ln703_325_fu_29059_p2 = (mult_65_V_reg_30176 + add_ln703_324_reg_30775);

assign add_ln703_326_fu_29063_p2 = (add_ln703_323_reg_30770 + add_ln703_325_fu_29059_p2);

assign add_ln703_327_fu_29068_p2 = (trunc_ln708_135_reg_30374 + trunc_ln708_121_reg_30332);

assign add_ln703_328_fu_29072_p2 = (6'd4 + trunc_ln708_171_reg_30544);

assign add_ln703_329_fu_29077_p2 = (trunc_ln708_157_fu_28508_p4 + add_ln703_328_fu_29072_p2);

assign add_ln703_330_fu_29453_p2 = (add_ln703_327_reg_31181 + add_ln703_329_reg_31186);

assign add_ln703_332_fu_28247_p2 = (mult_35_V_fu_26592_p4 + mult_10_V_reg_29886);

assign add_ln703_333_fu_28252_p2 = (mult_151_V_reg_30131 + mult_97_V_reg_29997);

assign add_ln703_334_fu_29083_p2 = (mult_72_V_reg_30210 + add_ln703_333_reg_30785);

assign add_ln703_335_fu_29087_p2 = (add_ln703_332_reg_30780 + add_ln703_334_fu_29083_p2);

assign add_ln703_336_fu_29092_p2 = (trunc_ln708_142_reg_30406 + trunc_ln708_121_reg_30332);

assign add_ln703_337_fu_29096_p2 = (6'd4 + trunc_ln708_172_reg_30551);

assign add_ln703_338_fu_29101_p2 = (trunc_ln708_161_reg_30489 + add_ln703_337_fu_29096_p2);

assign add_ln703_339_fu_29462_p2 = (add_ln703_336_reg_31196 + add_ln703_338_reg_31201);

assign add_ln703_341_fu_26565_p2 = (mult_56_V_fu_26076_p4 + mult_24_V_fu_25759_p4);

assign add_ln703_342_fu_28256_p2 = (mult_145_V_reg_30113 + mult_120_V_reg_30070);

assign add_ln703_343_fu_29106_p2 = (mult_88_V_reg_30257 + add_ln703_342_reg_30790);

assign add_ln703_344_fu_29110_p2 = (add_ln703_341_reg_30156_pp0_iter4_reg + add_ln703_343_fu_29106_p2);

assign add_ln703_345_fu_29115_p2 = (6'd16 + trunc_ln708_172_reg_30551);

assign add_ln703_346_fu_29120_p2 = (trunc_ln708_145_reg_30423 + add_ln703_345_fu_29115_p2);

assign add_ln703_347_fu_29471_p2 = (add_ln703_204_reg_30975 + add_ln703_346_reg_31211);

assign add_ln703_349_fu_28260_p2 = (mult_73_V_fu_26763_p4 + mult_51_V_reg_29974);

assign add_ln703_350_fu_29125_p2 = (mult_153_V_reg_30305 + mult_101_V_reg_30016_pp0_iter4_reg);

assign add_ln703_351_fu_29129_p2 = (add_ln703_349_reg_30795 + add_ln703_350_fu_29125_p2);

assign add_ln703_352_fu_29134_p2 = (trunc_ln708_134_reg_30367 + trunc_ln708_122_fu_28421_p4);

assign add_ln703_353_fu_29139_p2 = ($signed(6'd50) + $signed(trunc_ln708_178_reg_30585));

assign add_ln703_354_fu_29144_p2 = (trunc_ln708_155_reg_30473 + add_ln703_353_fu_29139_p2);

assign add_ln703_355_fu_29480_p2 = (add_ln703_352_reg_31221 + add_ln703_354_reg_31226);

assign add_ln703_357_fu_28265_p2 = (mult_33_V_reg_29940 + mult_27_V_reg_29925);

assign add_ln703_358_fu_28269_p2 = (mult_149_V_reg_30125 + mult_123_V_reg_30077);

assign add_ln703_359_fu_29149_p2 = (mult_91_V_reg_30267 + add_ln703_358_reg_30805);

assign add_ln703_360_fu_29153_p2 = (add_ln703_357_reg_30800 + add_ln703_359_fu_29149_p2);

assign add_ln703_361_fu_29158_p2 = (trunc_ln708_142_reg_30406 + trunc_ln708_117_fu_28391_p4);

assign add_ln703_362_fu_29163_p2 = (6'd14 + trunc_ln708_179_reg_30590);

assign add_ln703_363_fu_29168_p2 = (trunc_ln708_146_fu_28490_p4 + add_ln703_362_fu_29163_p2);

assign add_ln703_364_fu_29489_p2 = (add_ln703_361_reg_31236 + add_ln703_363_reg_31241);

assign add_ln703_366_fu_28273_p2 = (mult_35_V_fu_26592_p4 + mult_28_V_reg_29930);

assign add_ln703_367_fu_29174_p2 = (mult_124_V_reg_30082_pp0_iter4_reg + mult_72_V_reg_30210);

assign add_ln703_368_fu_29178_p2 = (add_ln703_366_reg_30810 + add_ln703_367_fu_29174_p2);

assign add_ln703_369_fu_29183_p2 = (trunc_ln708_132_fu_28481_p4 + mult_156_V_reg_30311);

assign add_ln703_370_fu_29188_p2 = (6'd6 + trunc_ln708_180_reg_30595);

assign add_ln703_371_fu_29193_p2 = (trunc_ln708_147_reg_30430 + add_ln703_370_fu_29188_p2);

assign add_ln703_372_fu_29498_p2 = (add_ln703_369_reg_31251 + add_ln703_371_reg_31256);

assign add_ln703_374_fu_26571_p2 = (mult_37_V_fu_25924_p4 + mult_29_V_fu_25804_p4);

assign add_ln703_375_fu_28278_p2 = (mult_157_V_fu_27113_p4 + mult_125_V_reg_30087);

assign add_ln703_376_fu_28283_p2 = (add_ln703_374_reg_30161 + add_ln703_375_fu_28278_p2);

assign add_ln703_377_fu_29198_p2 = (trunc_ln708_134_reg_30367 + trunc_ln708_123_fu_28437_p4);

assign add_ln703_378_fu_29203_p2 = (6'd2 + trunc_ln708_169_reg_30532);

assign add_ln703_379_fu_29208_p2 = (trunc_ln708_145_reg_30423 + add_ln703_378_fu_29203_p2);

assign add_ln703_380_fu_29507_p2 = (add_ln703_377_reg_31261 + add_ln703_379_reg_31266);

assign add_ln703_382_fu_28288_p2 = (mult_148_V_reg_30119 + mult_120_V_reg_30070);

assign add_ln703_383_fu_28292_p2 = (mult_30_V_reg_29935 + add_ln703_382_fu_28288_p2);

assign add_ln703_384_fu_28297_p2 = (trunc_ln708_139_fu_27432_p4 + trunc_ln708_124_fu_27211_p4);

assign add_ln703_385_fu_28303_p2 = (trunc_ln708_175_fu_27995_p4 + trunc_ln708_162_fu_27763_p4);

assign add_ln703_386_fu_29213_p2 = (add_ln703_384_reg_30825 + add_ln703_385_reg_30830);

assign add_ln703_388_fu_26577_p2 = (mult_63_V_fu_26102_p4 + mult_31_V_fu_25834_p4);

assign add_ln703_389_fu_28309_p2 = (mult_129_V_fu_26964_p4 + mult_125_V_reg_30087);

assign add_ln703_390_fu_29222_p2 = (mult_95_V_reg_30272 + add_ln703_389_reg_30835);

assign add_ln703_391_fu_29226_p2 = (add_ln703_388_reg_30166_pp0_iter4_reg + add_ln703_390_fu_29222_p2);

assign add_ln703_392_fu_29231_p2 = (trunc_ln708_143_reg_30412 + trunc_ln708_125_fu_28453_p4);

assign add_ln703_393_fu_29236_p2 = ($signed(6'd56) + $signed(trunc_ln708_167_reg_30521));

assign add_ln703_394_fu_29241_p2 = (trunc_ln708_163_reg_30499 + add_ln703_393_fu_29236_p2);

assign add_ln703_395_fu_29516_p2 = (add_ln703_392_reg_31281 + add_ln703_394_reg_31286);

assign add_ln703_fu_28070_p2 = (6'd6 + mult_10_V_reg_29886);

assign add_ln78_fu_25104_p2 = (indvar_flatten_reg_758 + 6'd1);

assign and_ln272_1_fu_25172_p2 = (icmp_ln272_3_fu_25160_p2 & icmp_ln272_2_fu_25144_p2);

assign and_ln272_2_fu_25178_p2 = (and_ln272_fu_25166_p2 & and_ln272_1_fu_25172_p2);

assign and_ln272_fu_25166_p2 = (icmp_ln272_fu_25122_p2 & icmp_ln272_1_fu_25128_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = (((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_25098_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((data_V_data_V_TVALID_int == 1'b0) & (icmp_ln78_fu_25098_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0_ignore_call11 = ((data_V_data_V_TVALID_int == 1'b0) & (icmp_ln78_fu_25098_p2 == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter7 = ((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter7_ignore_call11 = ((io_acc_block_signal_op845 == 1'b0) & (1'd1 == and_ln272_2_reg_29606_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_1125 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1171 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_25187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_25098_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_349 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_start_reg;

assign grp_fu_1009_p0 = 15'd32747;

assign grp_fu_1013_p0 = 15'd32755;

assign grp_fu_1024_p0 = 15'd32757;

assign grp_fu_1036_p0 = 15'd13;

assign grp_fu_1052_p0 = 15'd32757;

assign grp_fu_1062_p0 = 15'd11;

assign grp_fu_1064_p0 = 15'd11;

assign grp_fu_1071_p0 = 15'd19;

assign grp_fu_1083_p0 = 15'd23;

assign grp_fu_829_p0 = 15'd13;

assign grp_fu_837_p0 = 15'd32757;

assign grp_fu_903_p0 = 15'd32749;

assign grp_fu_926_p0 = 15'd11;

assign grp_fu_938_p0 = 15'd32755;

assign grp_fu_943_p0 = 15'd32747;

assign grp_fu_948_p0 = 15'd32757;

assign grp_fu_953_p0 = 15'd32749;

assign grp_fu_966_p0 = 15'd13;

assign grp_fu_976_p0 = 15'd32757;

assign grp_fu_993_p0 = 15'd11;

assign grp_fu_995_p0 = 15'd32745;

assign icmp_ln272_1_fu_25128_p2 = ((sY_1_loc_1_fu_648 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln272_2_fu_25144_p2 = (($signed(tmp_fu_25134_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_3_fu_25160_p2 = (($signed(tmp_11_fu_25150_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_25122_p2 = ((sX_1_loc_1_fu_640 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_25187_p2 = ((pX_1_loc_1_fu_636 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_25241_p2 = ((pY_1_loc_1_fu_644 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_25098_p2 = ((indvar_flatten_reg_758 == 6'd36) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op845 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign mult_129_V_fu_26964_p4 = {{sub_ln1118_65_fu_26958_p2[14:9]}};

assign mult_12_V_fu_25682_p4 = {{sub_ln1118_29_fu_25676_p2[14:9]}};

assign mult_130_V_fu_26979_p4 = {{sub_ln1118_66_fu_26974_p2[14:9]}};

assign mult_131_V_fu_27005_p4 = {{sub_ln1118_67_fu_27000_p2[14:9]}};

assign mult_132_V_fu_27015_p4 = {{kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[14:9]}};

assign mult_134_V_fu_27030_p4 = {{sub_ln1118_68_fu_27024_p2[14:9]}};

assign mult_141_V_fu_27057_p4 = {{sub_ln1118_71_fu_27051_p2[14:9]}};

assign mult_142_V_fu_27072_p4 = {{sub_ln1118_72_fu_27067_p2[14:9]}};

assign mult_157_V_fu_27113_p4 = {{kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[11:6]}};

assign mult_160_V_fu_28314_p4 = {{kernel_data_V_5_ret_reg_29759_pp0_iter4_reg[13:8]}};

assign mult_161_V_fu_28340_p4 = {{sub_ln1118_75_fu_28334_p2[14:9]}};

assign mult_24_V_fu_25759_p4 = {{add_ln1118_8_fu_25753_p2[14:9]}};

assign mult_29_V_fu_25804_p4 = {{kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[14:9]}};

assign mult_31_V_fu_25834_p4 = {{add_ln1118_9_fu_25828_p2[14:9]}};

assign mult_32_V_fu_26583_p4 = {{kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg[14:9]}};

assign mult_35_V_fu_26592_p4 = {{kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg[12:7]}};

assign mult_36_V_fu_25886_p4 = {{sub_ln1118_33_fu_25865_p2[14:9]}};

assign mult_37_V_fu_25924_p4 = {{sub_ln1118_35_fu_25918_p2[14:9]}};

assign mult_38_V_fu_25939_p4 = {{sub_ln1118_36_fu_25934_p2[14:9]}};

assign mult_44_V_fu_26018_p4 = {{sub_ln1118_40_fu_26012_p2[14:9]}};

assign mult_45_V_fu_26601_p4 = {{kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg[13:8]}};

assign mult_4_V_fu_25545_p4 = {{sub_ln1118_22_fu_25539_p2[14:9]}};

assign mult_50_V_fu_26610_p4 = {{kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg[11:6]}};

assign mult_56_V_fu_26076_p4 = {{sub_ln1118_43_fu_26070_p2[14:9]}};

assign mult_5_V_fu_25561_p4 = {{sub_ln1118_23_fu_25555_p2[14:9]}};

assign mult_63_V_fu_26102_p4 = {{sub_ln1118_44_fu_26096_p2[14:9]}};

assign mult_68_V_fu_26697_p4 = {{kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[14:9]}};

assign mult_6_V_fu_25588_p4 = {{sub_ln1118_24_fu_25582_p2[14:9]}};

assign mult_70_V_fu_26712_p4 = {{add_ln1118_11_fu_26706_p2[14:9]}};

assign mult_73_V_fu_26763_p4 = {{kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[12:7]}};

assign mult_80_V_fu_26831_p4 = {{sub_ln1118_48_fu_26825_p2[14:9]}};

assign p_shl_fu_27262_p3 = {{trunc_ln1118_28_fu_27259_p1}, {2'd0}};

assign res_V_data_0_V_din = tmp_data_0_V_3_reg_31306;

assign res_V_data_10_V_din = acc_10_V_reg_31346;

assign res_V_data_11_V_din = acc_11_V_reg_31351;

assign res_V_data_12_V_din = acc_12_V_reg_31356;

assign res_V_data_13_V_din = acc_13_V_reg_31361;

assign res_V_data_14_V_din = acc_14_V_reg_31366;

assign res_V_data_15_V_din = acc_15_V_reg_31371;

assign res_V_data_16_V_din = acc_16_V_reg_31376;

assign res_V_data_17_V_din = acc_17_V_reg_31381;

assign res_V_data_18_V_din = acc_18_V_reg_31386;

assign res_V_data_19_V_din = acc_19_V_reg_31391;

assign res_V_data_1_V_din = acc_1_V_reg_31291;

assign res_V_data_20_V_din = acc_20_V_reg_31396;

assign res_V_data_21_V_din = acc_21_V_reg_31401;

assign res_V_data_22_V_din = acc_22_V_reg_31406;

assign res_V_data_23_V_din = acc_23_V_reg_31411;

assign res_V_data_24_V_din = acc_24_V_reg_31416;

assign res_V_data_25_V_din = acc_25_V_reg_31301;

assign res_V_data_26_V_din = acc_26_V_reg_31421;

assign res_V_data_27_V_din = acc_27_V_reg_31426;

assign res_V_data_28_V_din = acc_28_V_reg_31431;

assign res_V_data_29_V_din = acc_29_V_reg_31436;

assign res_V_data_2_V_din = acc_2_V_reg_31311;

assign res_V_data_30_V_din = acc_30_V_reg_31271_pp0_iter6_reg;

assign res_V_data_31_V_din = acc_31_V_reg_31441;

assign res_V_data_3_V_din = acc_3_V_reg_31316;

assign res_V_data_4_V_din = acc_4_V_reg_31321;

assign res_V_data_5_V_din = acc_5_V_reg_31326;

assign res_V_data_6_V_din = acc_6_V_reg_31331;

assign res_V_data_7_V_din = acc_7_V_reg_31336;

assign res_V_data_8_V_din = acc_8_V_reg_31296;

assign res_V_data_9_V_din = acc_9_V_reg_31341;

assign select_ln303_fu_25268_p3 = ((icmp_ln272_1_fu_25128_p2[0:0] === 1'b1) ? 32'd2 : add_ln303_fu_25262_p2);

assign select_ln308_fu_25214_p3 = ((icmp_ln272_fu_25122_p2[0:0] === 1'b1) ? 32'd2 : add_ln308_fu_25208_p2);

assign shl_ln1118_39_fu_25505_p3 = {{trunc_ln1118_2_fu_25502_p1}, {4'd0}};

assign shl_ln1118_40_fu_25531_p3 = {{trunc_ln1118_3_fu_25528_p1}, {5'd0}};

assign shl_ln1118_41_fu_25574_p3 = {{trunc_ln1118_4_fu_25571_p1}, {1'd0}};

assign shl_ln1118_42_fu_25857_p3 = {{trunc_ln1118_5_fu_25854_p1}, {3'd0}};

assign shl_ln1118_43_fu_25899_p3 = {{trunc_ln1118_6_fu_25896_p1}, {4'd0}};

assign shl_ln1118_44_fu_25910_p3 = {{trunc_ln1118_7_fu_25907_p1}, {1'd0}};

assign shl_ln1118_45_fu_25952_p3 = {{trunc_ln1118_8_fu_25949_p1}, {2'd0}};

assign shl_ln1118_46_fu_26622_p3 = {{trunc_ln1118_9_fu_26619_p1}, {3'd0}};

assign shl_ln1118_47_fu_26654_p3 = {{trunc_ln1118_10_fu_26651_p1}, {1'd0}};

assign shl_ln1118_48_fu_26740_p3 = {{trunc_ln1118_11_fu_26737_p1}, {2'd0}};

assign shl_ln1118_49_fu_26775_p3 = {{trunc_ln1118_12_fu_26772_p1}, {4'd0}};

assign shl_ln1118_50_fu_26125_p3 = {{trunc_ln1118_14_fu_26122_p1}, {2'd0}};

assign shl_ln1118_51_fu_26167_p3 = {{trunc_ln1118_15_fu_26164_p1}, {3'd0}};

assign shl_ln1118_52_fu_26229_p3 = {{trunc_ln1118_16_fu_26226_p1}, {4'd0}};

assign shl_ln1118_53_fu_26316_p3 = {{trunc_ln1118_17_fu_26313_p1}, {1'd0}};

assign shl_ln1118_54_fu_26950_p3 = {{trunc_ln1118_18_fu_26947_p1}, {1'd0}};

assign shl_ln1118_55_fu_26992_p3 = {{trunc_ln1118_19_fu_26989_p1}, {3'd0}};

assign shl_ln1118_56_fu_26436_p3 = {{trunc_ln1118_20_fu_26433_p1}, {2'd0}};

assign shl_ln1118_57_fu_27043_p3 = {{trunc_ln1118_21_fu_27040_p1}, {4'd0}};

assign shl_ln1118_58_fu_28326_p3 = {{trunc_ln1118_22_fu_28323_p1}, {1'd0}};

assign shl_ln1118_59_fu_27125_p3 = {{trunc_ln1118_23_fu_27122_p1}, {2'd0}};

assign shl_ln1118_60_fu_28362_p3 = {{trunc_ln1118_24_fu_28359_p1}, {3'd0}};

assign shl_ln1118_61_fu_27167_p3 = {{trunc_ln1118_25_fu_27164_p1}, {4'd0}};

assign shl_ln1118_62_fu_27224_p3 = {{trunc_ln1118_26_fu_27221_p1}, {4'd0}};

assign shl_ln1118_63_fu_27235_p3 = {{trunc_ln1118_27_fu_27232_p1}, {1'd0}};

assign shl_ln1118_64_fu_27309_p3 = {{trunc_ln1118_29_fu_27306_p1}, {3'd0}};

assign shl_ln1118_65_fu_27506_p3 = {{trunc_ln1118_30_fu_27503_p1}, {1'd0}};

assign shl_ln1118_66_fu_27548_p3 = {{trunc_ln1118_31_fu_27545_p1}, {2'd0}};

assign shl_ln1118_67_fu_27575_p3 = {{trunc_ln1118_32_fu_27572_p1}, {3'd0}};

assign shl_ln1118_68_fu_27623_p3 = {{trunc_ln1118_33_fu_27620_p1}, {4'd0}};

assign shl_ln1118_69_fu_27806_p3 = {{trunc_ln1118_34_fu_27803_p1}, {1'd0}};

assign shl_ln1118_70_fu_27842_p3 = {{trunc_ln1118_35_fu_27839_p1}, {2'd0}};

assign shl_ln1118_71_fu_27869_p3 = {{trunc_ln1118_36_fu_27866_p1}, {3'd0}};

assign shl_ln1118_72_fu_27951_p3 = {{trunc_ln1118_37_fu_27948_p1}, {4'd0}};

assign shl_ln1118_s_fu_25479_p3 = {{trunc_ln1118_1_fu_25476_p1}, {2'd0}};

assign shl_ln_fu_25444_p3 = {{trunc_ln1118_fu_25441_p1}, {3'd0}};

assign start_out = real_start;

assign sub_ln1118_100_fu_27589_p2 = (sub_ln1118_99_fu_27583_p2 - shl_ln1118_65_fu_27506_p3);

assign sub_ln1118_101_fu_27605_p2 = ($signed(shl_ln1118_66_fu_27548_p3) - $signed(trunc_ln269_6_reg_29794_pp0_iter3_reg));

assign sub_ln1118_102_fu_27661_p2 = ($signed(sub_ln1118_98_fu_27556_p2) - $signed(trunc_ln269_6_reg_29794_pp0_iter3_reg));

assign sub_ln1118_103_fu_27691_p2 = (shl_ln1118_65_fu_27506_p3 - shl_ln1118_67_fu_27575_p3);

assign sub_ln1118_104_fu_27717_p2 = ($signed(sub_ln1118_99_fu_27583_p2) - $signed(trunc_ln269_6_reg_29794_pp0_iter3_reg));

assign sub_ln1118_105_fu_27732_p2 = ($signed(shl_ln1118_67_fu_27575_p3) - $signed(trunc_ln269_6_reg_29794_pp0_iter3_reg));

assign sub_ln1118_106_fu_27757_p2 = (shl_ln1118_67_fu_27575_p3 - shl_ln1118_65_fu_27506_p3);

assign sub_ln1118_107_fu_27788_p2 = ($signed(15'd0) - $signed(trunc_ln269_7_reg_29820_pp0_iter3_reg));

assign sub_ln1118_108_fu_27814_p2 = (15'd0 - shl_ln1118_69_fu_27806_p3);

assign sub_ln1118_109_fu_27850_p2 = (15'd0 - shl_ln1118_70_fu_27842_p3);

assign sub_ln1118_110_fu_27877_p2 = (15'd0 - shl_ln1118_71_fu_27869_p3);

assign sub_ln1118_111_fu_27883_p2 = (sub_ln1118_110_fu_27877_p2 - shl_ln1118_69_fu_27806_p3);

assign sub_ln1118_112_fu_27923_p2 = ($signed(shl_ln1118_70_fu_27842_p3) - $signed(trunc_ln269_7_reg_29820_pp0_iter3_reg));

assign sub_ln1118_113_fu_27959_p2 = (shl_ln1118_70_fu_27842_p3 - shl_ln1118_72_fu_27951_p3);

assign sub_ln1118_114_fu_28015_p2 = ($signed(shl_ln1118_71_fu_27869_p3) - $signed(trunc_ln269_7_reg_29820_pp0_iter3_reg));

assign sub_ln1118_115_fu_28030_p2 = ($signed(sub_ln1118_110_fu_27877_p2) - $signed(trunc_ln269_7_reg_29820_pp0_iter3_reg));

assign sub_ln1118_116_fu_28055_p2 = ($signed(sub_ln1118_109_fu_27850_p2) - $signed(trunc_ln269_7_reg_29820_pp0_iter3_reg));

assign sub_ln1118_117_fu_25723_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) - $signed(shl_ln1118_s_fu_25479_p3));

assign sub_ln1118_118_fu_25738_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) - $signed(shl_ln1118_39_fu_25505_p3));

assign sub_ln1118_119_fu_25813_p2 = ($signed(trunc_ln269_1_reg_29666_pp0_iter2_reg) - $signed(shl_ln_fu_25444_p3));

assign sub_ln1118_120_fu_26722_p2 = ($signed(trunc_ln269_3_reg_29716_pp0_iter3_reg) - $signed(shl_ln1118_46_fu_26622_p3));

assign sub_ln1118_121_fu_26851_p2 = ($signed(trunc_ln269_3_reg_29716_pp0_iter3_reg) - $signed(shl_ln1118_48_fu_26740_p3));

assign sub_ln1118_122_fu_26253_p2 = ($signed(trunc_ln1118_13_reg_29834) - $signed(shl_ln1118_52_fu_26229_p3));

assign sub_ln1118_123_fu_26268_p2 = ($signed(trunc_ln1118_13_reg_29834) - $signed(shl_ln1118_50_fu_26125_p3));

assign sub_ln1118_124_fu_26298_p2 = ($signed(trunc_ln1118_13_reg_29834) - $signed(shl_ln1118_51_fu_26167_p3));

assign sub_ln1118_125_fu_26490_p2 = ($signed(trunc_ln269_4_reg_29743_pp0_iter2_reg) - $signed(shl_ln1118_56_fu_26436_p3));

assign sub_ln1118_126_fu_28386_p2 = ($signed(trunc_ln269_5_reg_29770_pp0_iter4_reg) - $signed(shl_ln1118_60_fu_28362_p3));

assign sub_ln1118_127_fu_27270_p2 = (trunc_ln269_reg_29633_pp0_iter3_reg - p_shl_fu_27262_p3);

assign sub_ln1118_128_fu_27333_p2 = (trunc_ln269_reg_29633_pp0_iter3_reg - shl_ln1118_64_fu_27309_p3);

assign sub_ln1118_129_fu_27646_p2 = ($signed(trunc_ln269_6_reg_29794_pp0_iter3_reg) - $signed(shl_ln1118_67_fu_27575_p3));

assign sub_ln1118_130_fu_27773_p2 = ($signed(trunc_ln269_6_reg_29794_pp0_iter3_reg) - $signed(shl_ln1118_66_fu_27548_p3));

assign sub_ln1118_131_fu_27908_p2 = ($signed(trunc_ln269_7_reg_29820_pp0_iter3_reg) - $signed(shl_ln1118_71_fu_27869_p3));

assign sub_ln1118_132_fu_27975_p2 = ($signed(trunc_ln269_7_reg_29820_pp0_iter3_reg) - $signed(shl_ln1118_72_fu_27951_p3));

assign sub_ln1118_133_fu_27990_p2 = ($signed(trunc_ln269_7_reg_29820_pp0_iter3_reg) - $signed(shl_ln1118_70_fu_27842_p3));

assign sub_ln1118_22_fu_25539_p2 = (shl_ln_fu_25444_p3 - shl_ln1118_40_fu_25531_p3);

assign sub_ln1118_23_fu_25555_p2 = (15'd0 - shl_ln1118_39_fu_25505_p3);

assign sub_ln1118_24_fu_25582_p2 = (15'd0 - shl_ln1118_41_fu_25574_p3);

assign sub_ln1118_25_fu_25598_p2 = ($signed(shl_ln_fu_25444_p3) - $signed(trunc_ln269_1_reg_29666_pp0_iter2_reg));

assign sub_ln1118_26_fu_25613_p2 = (shl_ln_fu_25444_p3 - shl_ln1118_41_fu_25574_p3);

assign sub_ln1118_27_fu_25654_p2 = (15'd0 - shl_ln_fu_25444_p3);

assign sub_ln1118_28_fu_25660_p2 = (sub_ln1118_27_fu_25654_p2 - shl_ln1118_41_fu_25574_p3);

assign sub_ln1118_29_fu_25676_p2 = (shl_ln1118_41_fu_25574_p3 - shl_ln1118_39_fu_25505_p3);

assign sub_ln1118_30_fu_25692_p2 = (shl_ln1118_41_fu_25574_p3 - shl_ln_fu_25444_p3);

assign sub_ln1118_31_fu_25708_p2 = ($signed(15'd0) - $signed(trunc_ln269_1_reg_29666_pp0_iter2_reg));

assign sub_ln1118_32_fu_25778_p2 = (15'd0 - shl_ln1118_s_fu_25479_p3);

assign sub_ln1118_33_fu_25865_p2 = (15'd0 - shl_ln1118_42_fu_25857_p3);

assign sub_ln1118_34_fu_25871_p2 = ($signed(sub_ln1118_33_fu_25865_p2) - $signed(trunc_ln269_2_reg_29694_pp0_iter2_reg));

assign sub_ln1118_35_fu_25918_p2 = (shl_ln1118_43_fu_25899_p3 - shl_ln1118_44_fu_25910_p3);

assign sub_ln1118_36_fu_25934_p2 = ($signed(shl_ln1118_43_fu_25899_p3) - $signed(trunc_ln269_2_reg_29694_pp0_iter2_reg));

assign sub_ln1118_37_fu_25960_p2 = (15'd0 - shl_ln1118_45_fu_25952_p3);

assign sub_ln1118_38_fu_25966_p2 = ($signed(sub_ln1118_37_fu_25960_p2) - $signed(trunc_ln269_2_reg_29694_pp0_iter2_reg));

assign sub_ln1118_39_fu_25997_p2 = ($signed(15'd0) - $signed(trunc_ln269_2_reg_29694_pp0_iter2_reg));

assign sub_ln1118_40_fu_26012_p2 = (15'd0 - shl_ln1118_43_fu_25899_p3);

assign sub_ln1118_41_fu_26028_p2 = (15'd0 - shl_ln1118_44_fu_25910_p3);

assign sub_ln1118_42_fu_26054_p2 = (sub_ln1118_33_fu_25865_p2 - shl_ln1118_44_fu_25910_p3);

assign sub_ln1118_43_fu_26070_p2 = (shl_ln1118_43_fu_25899_p3 - shl_ln1118_45_fu_25952_p3);

assign sub_ln1118_44_fu_26096_p2 = (shl_ln1118_44_fu_25910_p3 - shl_ln1118_42_fu_25857_p3);

assign sub_ln1118_45_fu_26630_p2 = (15'd0 - shl_ln1118_46_fu_26622_p3);

assign sub_ln1118_46_fu_26636_p2 = ($signed(sub_ln1118_45_fu_26630_p2) - $signed(trunc_ln269_3_reg_29716_pp0_iter3_reg));

assign sub_ln1118_47_fu_26662_p2 = (shl_ln1118_47_fu_26654_p3 - shl_ln1118_46_fu_26622_p3);

assign sub_ln1118_48_fu_26825_p2 = (15'd0 - shl_ln1118_47_fu_26654_p3);

assign sub_ln1118_49_fu_26876_p2 = ($signed(shl_ln1118_46_fu_26622_p3) - $signed(trunc_ln269_3_reg_29716_pp0_iter3_reg));

assign sub_ln1118_50_fu_26891_p2 = (15'd0 - shl_ln1118_48_fu_26740_p3);

assign sub_ln1118_51_fu_26897_p2 = ($signed(sub_ln1118_50_fu_26891_p2) - $signed(trunc_ln269_3_reg_29716_pp0_iter3_reg));

assign sub_ln1118_52_fu_26922_p2 = ($signed(shl_ln1118_48_fu_26740_p3) - $signed(trunc_ln269_3_reg_29716_pp0_iter3_reg));

assign sub_ln1118_53_fu_26148_p2 = (15'd0 - shl_ln1118_50_fu_26125_p3);

assign sub_ln1118_54_fu_26175_p2 = ($signed(shl_ln1118_51_fu_26167_p3) - $signed(trunc_ln1118_13_reg_29834));

assign sub_ln1118_55_fu_26190_p2 = ($signed(sub_ln1118_53_fu_26148_p2) - $signed(trunc_ln1118_13_reg_29834));

assign sub_ln1118_56_fu_26205_p2 = (15'd0 - shl_ln1118_51_fu_26167_p3);

assign sub_ln1118_57_fu_26211_p2 = ($signed(sub_ln1118_56_fu_26205_p2) - $signed(trunc_ln1118_13_reg_29834));

assign sub_ln1118_58_fu_26237_p2 = (15'd0 - shl_ln1118_52_fu_26229_p3);

assign sub_ln1118_59_fu_26283_p2 = ($signed(shl_ln1118_52_fu_26229_p3) - $signed(trunc_ln1118_13_reg_29834));

assign sub_ln1118_60_fu_26324_p2 = (sub_ln1118_56_fu_26205_p2 - shl_ln1118_53_fu_26316_p3);

assign sub_ln1118_61_fu_26340_p2 = (shl_ln1118_52_fu_26229_p3 - shl_ln1118_50_fu_26125_p3);

assign sub_ln1118_62_fu_26356_p2 = (shl_ln1118_51_fu_26167_p3 - shl_ln1118_53_fu_26316_p3);

assign sub_ln1118_63_fu_26392_p2 = (15'd0 - shl_ln1118_53_fu_26316_p3);

assign sub_ln1118_64_fu_26408_p2 = ($signed(shl_ln1118_50_fu_26125_p3) - $signed(trunc_ln1118_13_reg_29834));

assign sub_ln1118_65_fu_26958_p2 = (15'd0 - shl_ln1118_54_fu_26950_p3);

assign sub_ln1118_66_fu_26974_p2 = ($signed(15'd0) - $signed(trunc_ln269_4_reg_29743_pp0_iter3_reg));

assign sub_ln1118_67_fu_27000_p2 = ($signed(shl_ln1118_55_fu_26992_p3) - $signed(trunc_ln269_4_reg_29743_pp0_iter3_reg));

assign sub_ln1118_68_fu_27024_p2 = (shl_ln1118_55_fu_26992_p3 - shl_ln1118_54_fu_26950_p3);

assign sub_ln1118_69_fu_26444_p2 = (15'd0 - shl_ln1118_56_fu_26436_p3);

assign sub_ln1118_70_fu_26450_p2 = ($signed(sub_ln1118_69_fu_26444_p2) - $signed(trunc_ln269_4_reg_29743_pp0_iter2_reg));

assign sub_ln1118_71_fu_27051_p2 = (15'd0 - shl_ln1118_57_fu_27043_p3);

assign sub_ln1118_72_fu_27067_p2 = ($signed(shl_ln1118_57_fu_27043_p3) - $signed(trunc_ln269_4_reg_29743_pp0_iter3_reg));

assign sub_ln1118_73_fu_27082_p2 = (15'd0 - shl_ln1118_55_fu_26992_p3);

assign sub_ln1118_74_fu_27088_p2 = ($signed(sub_ln1118_73_fu_27082_p2) - $signed(trunc_ln269_4_reg_29743_pp0_iter3_reg));

assign sub_ln1118_75_fu_28334_p2 = (15'd0 - shl_ln1118_58_fu_28326_p3);

assign sub_ln1118_76_fu_27133_p2 = (15'd0 - shl_ln1118_59_fu_27125_p3);

assign sub_ln1118_77_fu_27139_p2 = ($signed(sub_ln1118_76_fu_27133_p2) - $signed(trunc_ln269_5_reg_29770_pp0_iter3_reg));

assign sub_ln1118_78_fu_28370_p2 = (shl_ln1118_58_fu_28326_p3 - shl_ln1118_60_fu_28362_p3);

assign sub_ln1118_79_fu_28401_p2 = ($signed(15'd0) - $signed(trunc_ln269_5_reg_29770_pp0_iter4_reg));

assign sub_ln1118_80_fu_27175_p2 = (shl_ln1118_61_fu_27167_p3 - shl_ln1118_59_fu_27125_p3);

assign sub_ln1118_81_fu_28416_p2 = ($signed(shl_ln1118_60_fu_28362_p3) - $signed(trunc_ln269_5_reg_29770_pp0_iter4_reg));

assign sub_ln1118_82_fu_28431_p2 = (shl_ln1118_60_fu_28362_p3 - shl_ln1118_58_fu_28326_p3);

assign sub_ln1118_83_fu_27206_p2 = ($signed(shl_ln1118_61_fu_27167_p3) - $signed(trunc_ln269_5_reg_29770_pp0_iter3_reg));

assign sub_ln1118_84_fu_28447_p2 = (15'd0 - shl_ln1118_60_fu_28362_p3);

assign sub_ln1118_85_fu_27243_p2 = (shl_ln1118_62_fu_27224_p3 - shl_ln1118_63_fu_27235_p3);

assign sub_ln1118_86_fu_27285_p2 = (15'd0 - shl_ln1118_62_fu_27224_p3);

assign sub_ln1118_87_fu_27291_p2 = (sub_ln1118_86_fu_27285_p2 - trunc_ln269_reg_29633_pp0_iter3_reg);

assign sub_ln1118_88_fu_27317_p2 = (shl_ln1118_64_fu_27309_p3 - shl_ln1118_63_fu_27235_p3);

assign sub_ln1118_89_fu_27363_p2 = (15'd0 - shl_ln1118_63_fu_27235_p3);

assign sub_ln1118_90_fu_27379_p2 = (shl_ln1118_64_fu_27309_p3 - trunc_ln269_reg_29633_pp0_iter3_reg);

assign sub_ln1118_91_fu_27394_p2 = (15'd0 - shl_ln1118_64_fu_27309_p3);

assign sub_ln1118_92_fu_27442_p2 = (sub_ln1118_91_fu_27394_p2 - trunc_ln269_reg_29633_pp0_iter3_reg);

assign sub_ln1118_93_fu_27457_p2 = (p_shl_fu_27262_p3 - trunc_ln269_reg_29633_pp0_iter3_reg);

assign sub_ln1118_94_fu_27472_p2 = (shl_ln1118_63_fu_27235_p3 - shl_ln1118_64_fu_27309_p3);

assign sub_ln1118_95_fu_27488_p2 = (15'd0 - trunc_ln269_reg_29633_pp0_iter3_reg);

assign sub_ln1118_96_fu_27514_p2 = (15'd0 - shl_ln1118_65_fu_27506_p3);

assign sub_ln1118_97_fu_27530_p2 = ($signed(15'd0) - $signed(trunc_ln269_6_reg_29794_pp0_iter3_reg));

assign sub_ln1118_98_fu_27556_p2 = (15'd0 - shl_ln1118_66_fu_27548_p3);

assign sub_ln1118_99_fu_27583_p2 = (15'd0 - shl_ln1118_67_fu_27575_p3);

assign sub_ln1118_fu_25487_p2 = ($signed(shl_ln1118_s_fu_25479_p3) - $signed(trunc_ln269_1_reg_29666_pp0_iter2_reg));

assign tmp_11_fu_25150_p4 = {{pX_1_loc_1_fu_636[31:1]}};

assign tmp_data_0_V_3_fu_29277_p2 = (add_ln703_153_reg_30885 + add_ln703_157_fu_29273_p2);

assign tmp_fu_25134_p4 = {{pY_1_loc_1_fu_644[31:1]}};

assign trunc_ln1118_10_fu_26651_p1 = kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[13:0];

assign trunc_ln1118_11_fu_26737_p1 = kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[12:0];

assign trunc_ln1118_12_fu_26772_p1 = kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[10:0];

assign trunc_ln1118_13_fu_25436_p1 = kernel_data_V_3_ret_reg_29645[14:0];

assign trunc_ln1118_14_fu_26122_p1 = kernel_data_V_3_ret_reg_29645_pp0_iter2_reg[12:0];

assign trunc_ln1118_15_fu_26164_p1 = kernel_data_V_3_ret_reg_29645_pp0_iter2_reg[11:0];

assign trunc_ln1118_16_fu_26226_p1 = kernel_data_V_3_ret_reg_29645_pp0_iter2_reg[10:0];

assign trunc_ln1118_17_fu_26313_p1 = kernel_data_V_3_ret_reg_29645_pp0_iter2_reg[13:0];

assign trunc_ln1118_18_fu_26947_p1 = kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[13:0];

assign trunc_ln1118_19_fu_26989_p1 = kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[11:0];

assign trunc_ln1118_1_fu_25476_p1 = kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[12:0];

assign trunc_ln1118_20_fu_26433_p1 = kernel_data_V_4_ret_reg_29732_pp0_iter2_reg[12:0];

assign trunc_ln1118_21_fu_27040_p1 = kernel_data_V_4_ret_reg_29732_pp0_iter3_reg[10:0];

assign trunc_ln1118_22_fu_28323_p1 = kernel_data_V_5_ret_reg_29759_pp0_iter4_reg[13:0];

assign trunc_ln1118_23_fu_27122_p1 = kernel_data_V_5_ret_reg_29759_pp0_iter3_reg[12:0];

assign trunc_ln1118_24_fu_28359_p1 = kernel_data_V_5_ret_reg_29759_pp0_iter4_reg[11:0];

assign trunc_ln1118_25_fu_27164_p1 = kernel_data_V_5_ret_reg_29759_pp0_iter3_reg[10:0];

assign trunc_ln1118_26_fu_27221_p1 = kernel_data_V_6_ret_reg_29622_pp0_iter3_reg[10:0];

assign trunc_ln1118_27_fu_27232_p1 = kernel_data_V_6_ret_reg_29622_pp0_iter3_reg[13:0];

assign trunc_ln1118_28_fu_27259_p1 = kernel_data_V_6_ret_reg_29622_pp0_iter3_reg[12:0];

assign trunc_ln1118_29_fu_27306_p1 = kernel_data_V_6_ret_reg_29622_pp0_iter3_reg[11:0];

assign trunc_ln1118_2_fu_25502_p1 = kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[10:0];

assign trunc_ln1118_30_fu_27503_p1 = kernel_data_V_7_ret_reg_29781_pp0_iter3_reg[13:0];

assign trunc_ln1118_31_fu_27545_p1 = kernel_data_V_7_ret_reg_29781_pp0_iter3_reg[12:0];

assign trunc_ln1118_32_fu_27572_p1 = kernel_data_V_7_ret_reg_29781_pp0_iter3_reg[11:0];

assign trunc_ln1118_33_fu_27620_p1 = kernel_data_V_7_ret_reg_29781_pp0_iter3_reg[10:0];

assign trunc_ln1118_34_fu_27803_p1 = kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[13:0];

assign trunc_ln1118_35_fu_27839_p1 = kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[12:0];

assign trunc_ln1118_36_fu_27866_p1 = kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[11:0];

assign trunc_ln1118_37_fu_27948_p1 = kernel_data_V_8_ret_reg_29809_pp0_iter3_reg[10:0];

assign trunc_ln1118_3_fu_25528_p1 = kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[9:0];

assign trunc_ln1118_4_fu_25571_p1 = kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[13:0];

assign trunc_ln1118_5_fu_25854_p1 = kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg[11:0];

assign trunc_ln1118_6_fu_25896_p1 = kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg[10:0];

assign trunc_ln1118_7_fu_25907_p1 = kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg[13:0];

assign trunc_ln1118_8_fu_25949_p1 = kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg[12:0];

assign trunc_ln1118_9_fu_26619_p1 = kernel_data_V_2_ret_reg_29704_pp0_iter3_reg[11:0];

assign trunc_ln1118_fu_25441_p1 = kernel_data_V_0_ret_reg_29654_pp0_iter2_reg[11:0];

assign trunc_ln269_1_fu_25328_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_0[14:0];

assign trunc_ln269_2_fu_25336_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_3[14:0];

assign trunc_ln269_3_fu_25350_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_4[14:0];

assign trunc_ln269_4_fu_25364_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_5[14:0];

assign trunc_ln269_5_fu_25378_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_6[14:0];

assign trunc_ln269_6_fu_25392_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_7[14:0];

assign trunc_ln269_7_fu_25406_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_8[14:0];

assign trunc_ln269_fu_25316_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017_ap_return_2[14:0];

assign trunc_ln708_116_fu_28376_p4 = {{sub_ln1118_78_fu_28370_p2[14:9]}};

assign trunc_ln708_117_fu_28391_p4 = {{sub_ln1118_126_fu_28386_p2[14:9]}};

assign trunc_ln708_119_fu_28406_p4 = {{sub_ln1118_79_fu_28401_p2[14:9]}};

assign trunc_ln708_122_fu_28421_p4 = {{sub_ln1118_81_fu_28416_p2[14:9]}};

assign trunc_ln708_123_fu_28437_p4 = {{sub_ln1118_82_fu_28431_p2[14:9]}};

assign trunc_ln708_124_fu_27211_p4 = {{sub_ln1118_83_fu_27206_p2[14:9]}};

assign trunc_ln708_125_fu_28453_p4 = {{sub_ln1118_84_fu_28447_p2[14:9]}};

assign trunc_ln708_126_fu_28463_p4 = {{kernel_data_V_6_ret_reg_29622_pp0_iter4_reg[13:8]}};

assign trunc_ln708_128_fu_28472_p4 = {{kernel_data_V_6_ret_reg_29622_pp0_iter4_reg[12:7]}};

assign trunc_ln708_132_fu_28481_p4 = {{kernel_data_V_6_ret_reg_29622_pp0_iter4_reg[14:9]}};

assign trunc_ln708_139_fu_27432_p4 = {{add_ln1118_20_fu_27426_p2[14:9]}};

assign trunc_ln708_141_fu_27462_p4 = {{sub_ln1118_93_fu_27457_p2[14:9]}};

assign trunc_ln708_146_fu_28490_p4 = {{kernel_data_V_7_ret_reg_29781_pp0_iter4_reg[14:9]}};

assign trunc_ln708_156_fu_28499_p4 = {{kernel_data_V_7_ret_reg_29781_pp0_iter4_reg[12:7]}};

assign trunc_ln708_157_fu_28508_p4 = {{kernel_data_V_7_ret_reg_29781_pp0_iter4_reg[11:6]}};

assign trunc_ln708_159_fu_28517_p4 = {{kernel_data_V_7_ret_reg_29781_pp0_iter4_reg[13:8]}};

assign trunc_ln708_162_fu_27763_p4 = {{sub_ln1118_106_fu_27757_p2[14:9]}};

assign trunc_ln708_175_fu_27995_p4 = {{sub_ln1118_133_fu_27990_p2[14:9]}};

assign trunc_ln708_s_fu_28350_p4 = {{kernel_data_V_5_ret_reg_29759_pp0_iter4_reg[14:9]}};

assign xor_ln703_fu_26535_p2 = (mult_4_V_fu_25545_p4 ^ 6'd32);

endmodule //conv_2d_cl_array_array_ap_fixed_32u_config2_s
