{
  "design": {
    "design_info": {
      "boundary_crc": "0xCA8F9099D0364E3B",
      "device": "xc7a35tftg256-1",
      "gen_directory": "../../../../mrr_core.gen/sources_1/bd/mrr_ddc",
      "name": "mrr_ddc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "cmpy_1": "",
      "dds_compiler_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "filter_bank1": {
        "CIC": "",
        "HalfBand": "",
        "Final_FIR": "",
        "droop_comp": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      },
      "filter_bank2": {
        "CIC": "",
        "HalfBand": "",
        "Final_FIR": "",
        "droop_comp": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      }
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mrr_ddc_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "120000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "I_AXIS_TVALID": {
        "direction": "I"
      },
      "O_AXIS_TVALID": {
        "direction": "O"
      },
      "I_AXIS_TDATA": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "O_AXIS_TDATA_REAL": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "O_AXIS_TDATA_IMAG": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_PHASE_TDATA": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_PHASE_TVALID": {
        "direction": "I"
      }
    },
    "components": {
      "cmpy_1": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "ip_revision": "24",
        "xci_name": "mrr_ddc_cmpy_0_1",
        "xci_path": "ip\\mrr_ddc_cmpy_0_1\\mrr_ddc_cmpy_0_1.xci",
        "inst_hier_path": "cmpy_1",
        "parameters": {
          "APortWidth": {
            "value": "14"
          },
          "BPortWidth": {
            "value": "14"
          },
          "OutputWidth": {
            "value": "18"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "25",
        "xci_name": "mrr_ddc_dds_compiler_0_0",
        "xci_path": "ip\\mrr_ddc_dds_compiler_0_0\\mrr_ddc_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "100"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "6"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "14"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "SIN_COS_LUT_only"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "16"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "mrr_ddc_xlslice_0_1",
        "xci_path": "ip\\mrr_ddc_xlslice_0_1\\mrr_ddc_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "mrr_ddc_xlslice_0_2",
        "xci_path": "ip\\mrr_ddc_xlslice_0_2\\mrr_ddc_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "39"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "filter_bank1": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXIS_DATA_TDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "S_AXIS_DATA_TREADY": {
            "direction": "O"
          },
          "S_AXIS_DATA_TVALID": {
            "direction": "I"
          },
          "M_AXIS_DATA_TDATA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "M_AXIS_DATA_TVALID": {
            "direction": "O"
          }
        },
        "components": {
          "CIC": {
            "vlnv": "xilinx.com:ip:cic_compiler:4.0",
            "ip_revision": "19",
            "xci_name": "mrr_ddc_CIC_0",
            "xci_path": "ip\\mrr_ddc_CIC_0\\mrr_ddc_CIC_0.xci",
            "inst_hier_path": "filter_bank1/CIC",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Fixed_Or_Initial_Rate": {
                "value": "30"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Sample_Frequency": {
                "value": "120"
              },
              "Maximum_Rate": {
                "value": "30"
              },
              "Minimum_Rate": {
                "value": "30"
              },
              "Number_Of_Stages": {
                "value": "6"
              },
              "Output_Data_Width": {
                "value": "18"
              },
              "Passband_Max": {
                "value": "0.1"
              },
              "Passband_Min": {
                "value": "0"
              },
              "Quantization": {
                "value": "Truncation"
              },
              "Response_Magnitude": {
                "value": "Output_Quantization"
              },
              "SamplePeriod": {
                "value": "1"
              }
            }
          },
          "HalfBand": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_HalfBand_0",
            "xci_path": "ip\\mrr_ddc_HalfBand_0\\mrr_ddc_HalfBand_0.xci",
            "inst_hier_path": "filter_bank1/HalfBand",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "CoefficientVector": {
                "value": "-4413,0,37165,65536,37165,0, -4413"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "18"
              },
              "Data_Width": {
                "value": "24"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "18"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "2"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "Final_FIR": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_Final_FIR_0",
            "xci_path": "ip\\mrr_ddc_Final_FIR_0\\mrr_ddc_Final_FIR_0.xci",
            "inst_hier_path": "filter_bank1/Final_FIR",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "CoefficientVector": {
                "value": "17,11,10,4,-6,-18,-30,-37,-37,-29,-12,8,27,39,38,24,-1,-30,-54,-65,-56,-28,12,54,83,90,68,21,-38,-93,-124,-120,-76,-3,80,147,175,150,73,-36,-146,-222,-236,-175,-50,105,245,323,306,188,-6,-224,-397,-464,-390,-177,125,434,650,687,503,115,-394,-885,-1196,-1178,-737,136,1357,2753,4099,5160,5744,5744,5160,4099,2753,1357,136,-737,-1178,-1196,-885,-394,115,503,687,650,434,125,-177,-390,-464,-397,-224,-6,188,306,323,245,105,-50,-175,-236,-222,-146,-36,73,150,175,147,80,-3,-76,-120,-124,-93,-38,21,68,90,83,54,12,-28,-56,-65,-54,-30,-1,24,38,39,27,8,-12,-29,-37,-37,-30,-18,-6,4,10,11,17"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "18"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "10"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "17"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "1"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "droop_comp": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_fir_compiler_0_5",
            "xci_path": "ip\\mrr_ddc_fir_compiler_0_5\\mrr_ddc_fir_compiler_0_5.xci",
            "inst_hier_path": "filter_bank1/droop_comp",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "24"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "4"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_0_5",
            "xci_path": "ip\\mrr_ddc_xlslice_0_5\\mrr_ddc_xlslice_0_5.xci",
            "inst_hier_path": "filter_bank1/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_1_4",
            "xci_path": "ip\\mrr_ddc_xlslice_1_4\\mrr_ddc_xlslice_1_4.xci",
            "inst_hier_path": "filter_bank1/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_2_2",
            "xci_path": "ip\\mrr_ddc_xlslice_2_2\\mrr_ddc_xlslice_2_2.xci",
            "inst_hier_path": "filter_bank1/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          }
        },
        "nets": {
          "CIC_m_axis_data_tdata": {
            "ports": [
              "CIC/m_axis_data_tdata",
              "xlslice_0/Din"
            ]
          },
          "CIC_m_axis_data_tvalid": {
            "ports": [
              "CIC/m_axis_data_tvalid",
              "droop_comp/s_axis_data_tvalid"
            ]
          },
          "CIC_s_axis_data_tready": {
            "ports": [
              "CIC/s_axis_data_tready",
              "S_AXIS_DATA_TREADY"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "CIC/aclk",
              "Final_FIR/aclk",
              "HalfBand/aclk",
              "droop_comp/aclk"
            ]
          },
          "Final_FIR_m_axis_data_tdata": {
            "ports": [
              "Final_FIR/m_axis_data_tdata",
              "xlslice_2/Din"
            ]
          },
          "Final_FIR_m_axis_data_tvalid": {
            "ports": [
              "Final_FIR/m_axis_data_tvalid",
              "M_AXIS_DATA_TVALID"
            ]
          },
          "HalfBand_m_axis_data_tdata": {
            "ports": [
              "HalfBand/m_axis_data_tdata",
              "xlslice_1/Din"
            ]
          },
          "HalfBand_m_axis_data_tvalid": {
            "ports": [
              "HalfBand/m_axis_data_tvalid",
              "Final_FIR/s_axis_data_tvalid"
            ]
          },
          "S_AXIS_DATA_TDATA_1": {
            "ports": [
              "S_AXIS_DATA_TDATA",
              "CIC/s_axis_data_tdata"
            ]
          },
          "S_AXIS_DATA_TVALID_1": {
            "ports": [
              "S_AXIS_DATA_TVALID",
              "CIC/s_axis_data_tvalid"
            ]
          },
          "droop_comp_m_axis_data_tdata": {
            "ports": [
              "droop_comp/m_axis_data_tdata",
              "HalfBand/s_axis_data_tdata"
            ]
          },
          "droop_comp_m_axis_data_tvalid": {
            "ports": [
              "droop_comp/m_axis_data_tvalid",
              "HalfBand/s_axis_data_tvalid"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "droop_comp/s_axis_data_tdata"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "Final_FIR/s_axis_data_tdata"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "M_AXIS_DATA_TDATA"
            ]
          }
        }
      },
      "filter_bank2": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXIS_DATA_TDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "S_AXIS_DATA_TREADY": {
            "direction": "O"
          },
          "S_AXIS_DATA_TVALID": {
            "direction": "I"
          },
          "M_AXIS_DATA_TDATA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "M_AXIS_DATA_TVALID": {
            "direction": "O"
          }
        },
        "components": {
          "CIC": {
            "vlnv": "xilinx.com:ip:cic_compiler:4.0",
            "ip_revision": "19",
            "xci_name": "mrr_ddc_CIC_4",
            "xci_path": "ip\\mrr_ddc_CIC_4\\mrr_ddc_CIC_4.xci",
            "inst_hier_path": "filter_bank2/CIC",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Fixed_Or_Initial_Rate": {
                "value": "30"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Sample_Frequency": {
                "value": "120"
              },
              "Maximum_Rate": {
                "value": "30"
              },
              "Minimum_Rate": {
                "value": "30"
              },
              "Number_Of_Stages": {
                "value": "6"
              },
              "Output_Data_Width": {
                "value": "18"
              },
              "Passband_Max": {
                "value": "0.1"
              },
              "Passband_Min": {
                "value": "0"
              },
              "Quantization": {
                "value": "Truncation"
              },
              "Response_Magnitude": {
                "value": "Output_Quantization"
              },
              "SamplePeriod": {
                "value": "1"
              }
            }
          },
          "HalfBand": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_HalfBand_4",
            "xci_path": "ip\\mrr_ddc_HalfBand_4\\mrr_ddc_HalfBand_4.xci",
            "inst_hier_path": "filter_bank2/HalfBand",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "CoefficientVector": {
                "value": "-4413,0,37165,65536,37165,0, -4413"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "18"
              },
              "Data_Width": {
                "value": "24"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "18"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "2"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "Final_FIR": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_Final_FIR_4",
            "xci_path": "ip\\mrr_ddc_Final_FIR_4\\mrr_ddc_Final_FIR_4.xci",
            "inst_hier_path": "filter_bank2/Final_FIR",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "CoefficientVector": {
                "value": "17,11,10,4,-6,-18,-30,-37,-37,-29,-12,8,27,39,38,24,-1,-30,-54,-65,-56,-28,12,54,83,90,68,21,-38,-93,-124,-120,-76,-3,80,147,175,150,73,-36,-146,-222,-236,-175,-50,105,245,323,306,188,-6,-224,-397,-464,-390,-177,125,434,650,687,503,115,-394,-885,-1196,-1178,-737,136,1357,2753,4099,5160,5744,5744,5160,4099,2753,1357,136,-737,-1178,-1196,-885,-394,115,503,687,650,434,125,-177,-390,-464,-397,-224,-6,188,306,323,245,105,-50,-175,-236,-222,-146,-36,73,150,175,147,80,-3,-76,-120,-124,-93,-38,21,68,90,83,54,12,-28,-56,-65,-54,-30,-1,24,38,39,27,8,-12,-29,-37,-37,-30,-18,-6,4,10,11,17"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "18"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "10"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "17"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "1"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "droop_comp": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "ip_revision": "22",
            "xci_name": "mrr_ddc_droop_comp_4",
            "xci_path": "ip\\mrr_ddc_droop_comp_4\\mrr_ddc_droop_comp_4.xci",
            "inst_hier_path": "filter_bank2/droop_comp",
            "parameters": {
              "Clock_Frequency": {
                "value": "120"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "24"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "4"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_0_6",
            "xci_path": "ip\\mrr_ddc_xlslice_0_6\\mrr_ddc_xlslice_0_6.xci",
            "inst_hier_path": "filter_bank2/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_1_5",
            "xci_path": "ip\\mrr_ddc_xlslice_1_5\\mrr_ddc_xlslice_1_5.xci",
            "inst_hier_path": "filter_bank2/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "mrr_ddc_xlslice_2_3",
            "xci_path": "ip\\mrr_ddc_xlslice_2_3\\mrr_ddc_xlslice_2_3.xci",
            "inst_hier_path": "filter_bank2/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "24"
              }
            }
          }
        },
        "nets": {
          "CIC_m_axis_data_tdata": {
            "ports": [
              "CIC/m_axis_data_tdata",
              "xlslice_0/Din"
            ]
          },
          "CIC_m_axis_data_tvalid": {
            "ports": [
              "CIC/m_axis_data_tvalid",
              "droop_comp/s_axis_data_tvalid"
            ]
          },
          "CIC_s_axis_data_tready": {
            "ports": [
              "CIC/s_axis_data_tready",
              "S_AXIS_DATA_TREADY"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "CIC/aclk",
              "Final_FIR/aclk",
              "HalfBand/aclk",
              "droop_comp/aclk"
            ]
          },
          "Final_FIR_m_axis_data_tdata": {
            "ports": [
              "Final_FIR/m_axis_data_tdata",
              "xlslice_2/Din"
            ]
          },
          "Final_FIR_m_axis_data_tvalid": {
            "ports": [
              "Final_FIR/m_axis_data_tvalid",
              "M_AXIS_DATA_TVALID"
            ]
          },
          "HalfBand_m_axis_data_tdata": {
            "ports": [
              "HalfBand/m_axis_data_tdata",
              "xlslice_1/Din"
            ]
          },
          "HalfBand_m_axis_data_tvalid": {
            "ports": [
              "HalfBand/m_axis_data_tvalid",
              "Final_FIR/s_axis_data_tvalid"
            ]
          },
          "S_AXIS_DATA_TDATA_1": {
            "ports": [
              "S_AXIS_DATA_TDATA",
              "CIC/s_axis_data_tdata"
            ]
          },
          "S_AXIS_DATA_TVALID_1": {
            "ports": [
              "S_AXIS_DATA_TVALID",
              "CIC/s_axis_data_tvalid"
            ]
          },
          "droop_comp_m_axis_data_tdata": {
            "ports": [
              "droop_comp/m_axis_data_tdata",
              "HalfBand/s_axis_data_tdata"
            ]
          },
          "droop_comp_m_axis_data_tvalid": {
            "ports": [
              "droop_comp/m_axis_data_tvalid",
              "HalfBand/s_axis_data_tvalid"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "droop_comp/s_axis_data_tdata"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "Final_FIR/s_axis_data_tdata"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "M_AXIS_DATA_TDATA"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_0/M_AXIS_DATA",
          "cmpy_1/S_AXIS_B"
        ]
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "filter_bank1/CLK",
          "cmpy_1/aclk",
          "dds_compiler_0/aclk",
          "filter_bank2/CLK"
        ]
      },
      "I_AXIS_TDATA_1": {
        "ports": [
          "I_AXIS_TDATA",
          "cmpy_1/s_axis_a_tdata"
        ]
      },
      "I_AXIS_TVALID_1": {
        "ports": [
          "I_AXIS_TVALID",
          "cmpy_1/s_axis_a_tvalid"
        ]
      },
      "S_AXIS_DATA_TDATA_1": {
        "ports": [
          "xlslice_2/Dout",
          "filter_bank1/S_AXIS_DATA_TDATA"
        ]
      },
      "S_AXIS_PHASE_TDATA_1": {
        "ports": [
          "S_AXIS_PHASE_TDATA",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "S_AXIS_PHASE_TVALID_1": {
        "ports": [
          "S_AXIS_PHASE_TVALID",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      },
      "cmpy_1_m_axis_dout_tdata": {
        "ports": [
          "cmpy_1/m_axis_dout_tdata",
          "xlslice_1/Din",
          "xlslice_2/Din"
        ]
      },
      "cmpy_1_m_axis_dout_tvalid": {
        "ports": [
          "cmpy_1/m_axis_dout_tvalid",
          "filter_bank1/S_AXIS_DATA_TVALID",
          "filter_bank2/S_AXIS_DATA_TVALID"
        ]
      },
      "filter_bank1_M_AXIS_DATA_TDATA": {
        "ports": [
          "filter_bank1/M_AXIS_DATA_TDATA",
          "O_AXIS_TDATA_IMAG"
        ]
      },
      "filter_bank2_M_AXIS_DATA_TDATA": {
        "ports": [
          "filter_bank2/M_AXIS_DATA_TDATA",
          "O_AXIS_TDATA_REAL"
        ]
      },
      "filter_bank2_M_AXIS_DATA_TVALID": {
        "ports": [
          "filter_bank2/M_AXIS_DATA_TVALID",
          "O_AXIS_TVALID"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "filter_bank2/S_AXIS_DATA_TDATA"
        ]
      }
    }
  }
}