{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:41 2011 " "Info: Processing started: Mon May 30 15:12:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[2\] " "Warning: Node \"contador:contador1\|q2\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[2\] " "Warning: Node \"contador:contador1\|q0\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[2\] " "Warning: Node \"contador:contador1\|q1\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[2\] " "Warning: Node \"contador:contador1\|q3\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[0\] " "Warning: Node \"contador:contador1\|q0\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[0\] " "Warning: Node \"contador:contador1\|q2\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[0\] " "Warning: Node \"contador:contador1\|q3\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[0\] " "Warning: Node \"contador:contador1\|q1\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[1\] " "Warning: Node \"contador:contador1\|q1\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[1\] " "Warning: Node \"contador:contador1\|q0\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[1\] " "Warning: Node \"contador:contador1\|q3\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[1\] " "Warning: Node \"contador:contador1\|q2\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~2 " "Info: Detected gated clock \"contador:contador1\|Equal4~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~0 " "Info: Detected gated clock \"contador:contador1\|Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divider:div_clk\|D " "Info: Detected ripple clock \"Divider:div_clk\|D\" as buffer" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divider:div_clk\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal0~0 " "Info: Detected gated clock \"contador:contador1\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~1 " "Info: Detected gated clock \"contador:contador1\|Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Divider:div_clk\|count2\[7\] register Divider:div_clk\|count2\[8\] 248.26 MHz 4.028 ns Internal " "Info: Clock \"clk\" has Internal fmax of 248.26 MHz between source register \"Divider:div_clk\|count2\[7\]\" and destination register \"Divider:div_clk\|count2\[8\]\" (period= 4.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.814 ns + Longest register register " "Info: + Longest register to register delay is 3.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divider:div_clk\|count2\[7\] 1 REG LCFF_X40_Y10_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y10_N15; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|count2[7] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.438 ns) 1.159 ns Divider:div_clk\|Equal2~1 2 COMB LCCOMB_X43_Y10_N26 1 " "Info: 2: + IC(0.721 ns) + CELL(0.438 ns) = 1.159 ns; Loc. = LCCOMB_X43_Y10_N26; Fanout = 1; COMB Node = 'Divider:div_clk\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.831 ns Divider:div_clk\|Equal2~2 3 COMB LCCOMB_X43_Y10_N28 13 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.831 ns; Loc. = LCCOMB_X43_Y10_N28; Fanout = 13; COMB Node = 'Divider:div_clk\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 2.518 ns Divider:div_clk\|count2\[0\]~16 4 COMB LCCOMB_X43_Y10_N22 10 " "Info: 4: + IC(0.267 ns) + CELL(0.420 ns) = 2.518 ns; Loc. = LCCOMB_X43_Y10_N22; Fanout = 10; COMB Node = 'Divider:div_clk\|count2\[0\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.660 ns) 3.814 ns Divider:div_clk\|count2\[8\] 5 REG LCFF_X40_Y10_N17 3 " "Info: 5: + IC(0.636 ns) + CELL(0.660 ns) = 3.814 ns; Loc. = LCFF_X40_Y10_N17; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 50.81 % ) " "Info: Total cell delay = 1.938 ns ( 50.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.876 ns ( 49.19 % ) " "Info: Total interconnect delay = 1.876 ns ( 49.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { Divider:div_clk|count2[7] {} Divider:div_clk|Equal2~1 {} Divider:div_clk|Equal2~2 {} Divider:div_clk|count2[0]~16 {} Divider:div_clk|count2[8] {} } { 0.000ns 0.721ns 0.252ns 0.267ns 0.636ns } { 0.000ns 0.438ns 0.420ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.608 ns Divider:div_clk\|count2\[8\] 3 REG LCFF_X40_Y10_N17 3 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y10_N17; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.13 % ) " "Info: Total cell delay = 1.516 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.092 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.608 ns Divider:div_clk\|count2\[7\] 3 REG LCFF_X40_Y10_N15 3 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y10_N15; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.13 % ) " "Info: Total cell delay = 1.516 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.092 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { Divider:div_clk|count2[7] {} Divider:div_clk|Equal2~1 {} Divider:div_clk|Equal2~2 {} Divider:div_clk|count2[0]~16 {} Divider:div_clk|count2[8] {} } { 0.000ns 0.721ns 0.252ns 0.267ns 0.636ns } { 0.000ns 0.438ns 0.420ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador:contador1\|\\process_2:count\[0\] sel\[0\] clk -3.465 ns register " "Info: tsu for register \"contador:contador1\|\\process_2:count\[0\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is -3.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.052 ns + Longest pin register " "Info: + Longest pin to register delay is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 1.705 ns contador:contador1\|Equal4~1 2 COMB LCCOMB_X64_Y19_N14 4 " "Info: 2: + IC(0.431 ns) + CELL(0.275 ns) = 1.705 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 4; COMB Node = 'contador:contador1\|Equal4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { sel[0] contador:contador1|Equal4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.660 ns) 3.052 ns contador:contador1\|\\process_2:count\[0\] 3 REG LCFF_X62_Y19_N1 4 " "Info: 3: + IC(0.687 ns) + CELL(0.660 ns) = 3.052 ns; Loc. = LCFF_X62_Y19_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_2:count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 63.37 % ) " "Info: Total cell delay = 1.934 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 36.63 % ) " "Info: Total interconnect delay = 1.118 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { sel[0] contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~1 {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 0.431ns 0.687ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.787 ns) 3.514 ns Divider:div_clk\|D 2 REG LCFF_X33_Y10_N23 2 " "Info: 2: + IC(1.748 ns) + CELL(0.787 ns) = 3.514 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.000 ns) 4.922 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G12 12 " "Info: 3: + IC(1.408 ns) + CELL(0.000 ns) = 4.922 ns; Loc. = CLKCTRL_G12; Fanout = 12; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.481 ns contador:contador1\|\\process_2:count\[0\] 4 REG LCFF_X62_Y19_N1 4 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.481 ns; Loc. = LCFF_X62_Y19_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_2:count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.53 % ) " "Info: Total cell delay = 2.303 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.178 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.022ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { sel[0] contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~1 {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 0.431ns 0.687ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.022ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] s\[2\] contador:contador1\|q1\[1\] 13.033 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"s\[2\]\" through register \"contador:contador1\|q1\[1\]\" is 13.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 3.893 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.275 ns) 1.707 ns contador:contador1\|Equal4~0 2 COMB LCCOMB_X64_Y19_N30 3 " "Info: 2: + IC(0.433 ns) + CELL(0.275 ns) = 1.707 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 3; COMB Node = 'contador:contador1\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sel[0] contador:contador1|Equal4~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.000 ns) 2.241 ns contador:contador1\|Equal4~0clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(0.534 ns) + CELL(0.000 ns) = 2.241 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'contador:contador1\|Equal4~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.275 ns) 3.893 ns contador:contador1\|q1\[1\] 4 REG LCCOMB_X64_Y19_N10 1 " "Info: 4: + IC(1.377 ns) + CELL(0.275 ns) = 3.893 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; REG Node = 'contador:contador1\|q1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 39.79 % ) " "Info: Total cell delay = 1.549 ns ( 39.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 60.21 % ) " "Info: Total interconnect delay = 2.344 ns ( 60.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { sel[0] contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~0 {} contador:contador1|Equal4~0clkctrl {} contador:contador1|q1[1] {} } { 0.000ns 0.000ns 0.433ns 0.534ns 1.377ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.140 ns + Longest register pin " "Info: + Longest register to pin delay is 9.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:contador1\|q1\[1\] 1 REG LCCOMB_X64_Y19_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; REG Node = 'contador:contador1\|q1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|q1[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 0.716 ns contador:contador1\|Mux1~0 2 COMB LCCOMB_X64_Y19_N4 1 " "Info: 2: + IC(0.278 ns) + CELL(0.438 ns) = 0.716 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 1; COMB Node = 'contador:contador1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 1.238 ns contador:contador1\|Mux1~1 3 COMB LCCOMB_X64_Y19_N8 7 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.238 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 7; COMB Node = 'contador:contador1\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { contador:contador1|Mux1~0 contador:contador1|Mux1~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.868 ns) + CELL(0.438 ns) 5.544 ns seg7:conversor\|Mux4~0 4 COMB LCCOMB_X28_Y1_N20 1 " "Info: 4: + IC(3.868 ns) + CELL(0.438 ns) = 5.544 ns; Loc. = LCCOMB_X28_Y1_N20; Fanout = 1; COMB Node = 'seg7:conversor\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { contador:contador1|Mux1~1 seg7:conversor|Mux4~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.778 ns) 9.140 ns s\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(0.818 ns) + CELL(2.778 ns) = 9.140 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 42.99 % ) " "Info: Total cell delay = 3.929 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.211 ns ( 57.01 % ) " "Info: Total interconnect delay = 5.211 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.140 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.140 ns" { contador:contador1|q1[1] {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.278ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.438ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { sel[0] contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~0 {} contador:contador1|Equal4~0clkctrl {} contador:contador1|q1[1] {} } { 0.000ns 0.000ns 0.433ns 0.534ns 1.377ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.140 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.140 ns" { contador:contador1|q1[1] {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.278ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.438ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[1\] s\[2\] 10.222 ns Longest " "Info: Longest tpd from source pin \"sel\[1\]\" to destination pin \"s\[2\]\" is 10.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[1\] 1 CLK PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.419 ns) 1.798 ns contador:contador1\|Mux1~0 2 COMB LCCOMB_X64_Y19_N4 1 " "Info: 2: + IC(0.380 ns) + CELL(0.419 ns) = 1.798 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 1; COMB Node = 'contador:contador1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { sel[1] contador:contador1|Mux1~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 2.320 ns contador:contador1\|Mux1~1 3 COMB LCCOMB_X64_Y19_N8 7 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 2.320 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 7; COMB Node = 'contador:contador1\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { contador:contador1|Mux1~0 contador:contador1|Mux1~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.868 ns) + CELL(0.438 ns) 6.626 ns seg7:conversor\|Mux4~0 4 COMB LCCOMB_X28_Y1_N20 1 " "Info: 4: + IC(3.868 ns) + CELL(0.438 ns) = 6.626 ns; Loc. = LCCOMB_X28_Y1_N20; Fanout = 1; COMB Node = 'seg7:conversor\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { contador:contador1|Mux1~1 seg7:conversor|Mux4~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.778 ns) 10.222 ns s\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(0.818 ns) + CELL(2.778 ns) = 10.222 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.909 ns ( 48.02 % ) " "Info: Total cell delay = 4.909 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 51.98 % ) " "Info: Total interconnect delay = 5.313 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.222 ns" { sel[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.222 ns" { sel[1] {} sel[1]~combout {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.000ns 0.380ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador:contador1\|\\process_1:count\[1\] sel\[0\] clk 4.817 ns register " "Info: th for register \"contador:contador1\|\\process_1:count\[1\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is 4.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.787 ns) 3.514 ns Divider:div_clk\|D 2 REG LCFF_X33_Y10_N23 2 " "Info: 2: + IC(1.748 ns) + CELL(0.787 ns) = 3.514 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.000 ns) 4.922 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G12 12 " "Info: 3: + IC(1.408 ns) + CELL(0.000 ns) = 4.922 ns; Loc. = CLKCTRL_G12; Fanout = 12; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.482 ns contador:contador1\|\\process_1:count\[1\] 4 REG LCFF_X64_Y19_N27 4 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.482 ns; Loc. = LCFF_X64_Y19_N27; Fanout = 4; REG Node = 'contador:contador1\|\\process_1:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.53 % ) " "Info: Total cell delay = 2.303 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.179 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.179 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.419 ns) 1.847 ns contador:contador1\|\\process_1:count\[1\]~0 2 COMB LCCOMB_X64_Y19_N26 1 " "Info: 2: + IC(0.429 ns) + CELL(0.419 ns) = 1.847 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'contador:contador1\|\\process_1:count\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { sel[0] contador:contador1|\process_1:count[1]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.931 ns contador:contador1\|\\process_1:count\[1\] 3 REG LCFF_X64_Y19_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.931 ns; Loc. = LCFF_X64_Y19_N27; Fanout = 4; REG Node = 'contador:contador1\|\\process_1:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 77.78 % ) " "Info: Total cell delay = 1.502 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 22.22 % ) " "Info: Total interconnect delay = 0.429 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sel[0] contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_1:count[1]~0 {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 0.429ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sel[0] contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_1:count[1]~0 {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 0.429ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:42 2011 " "Info: Processing ended: Mon May 30 15:12:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
