<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='536' ll='539' type='const llvm::MCRegisterClass &amp; llvm::MCRegisterInfo::getRegClass(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='534'>/// Returns the register class associated with the enumeration
  /// value.  See class MCOperandInfo.</doc>
<use f='llvm/llvm/lib/MC/MCInstPrinter.cpp' l='106' u='c' c='_ZL19matchAliasConditionRKN4llvm6MCInstEPKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERjRKNS_17AliasMatchingDataERKNS_16AliasPatternCondERb'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='88' u='c' c='_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1498' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand20addGPR32as64OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1510' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand20addGPR64as32OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1282' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1283' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1284' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1286' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1287' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1288' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1290' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1291' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1292' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1305' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1307' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1312' u='c' c='_ZN4llvm18AArch64InstPrinter15printVectorListEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1725' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand10isRegClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2269' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser13getRegularRegENS_12RegisterKindEjjN4llvm5SMLocE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='570' u='c' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='587' u='c' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='666' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='428' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='429' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='430' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='431' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='432' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='433' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='434' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='435' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter20getAVOperandEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1271' u='c' c='_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1465' u='c' c='_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6844' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17fixupGNULDRDAliasEN4llvm9StringRefERNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS5_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='7301' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser16ParseInstructionERN4llvm20ParseInstructionInfoENS1_9StringRefENS1_5SMLocERNS1_15SmallVectorImplISt10unique_ptrINS1_1892611'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='7317' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser16ParseInstructionERN4llvm20ParseInstructionInfoENS1_9StringRefENS1_5SMLocERNS1_15SmallVectorImplISt10unique_ptrINS1_1892611'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='12194' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='262' u='c' c='_ZN4llvm14ARMInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='273' u='c' c='_ZN4llvm14ARMInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='749' u='c' c='_ZN4llvm18HexagonMCInstrInfo9isPredRegERKNS_14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='911' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='919' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getGPRMM16RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='927' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='937' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getAFGR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='945' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getFGR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='953' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getFGR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='961' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getFCCRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='972' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getMSA128RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='980' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getMSACtrlRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='988' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP0RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='996' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP2RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1004' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP3RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1012' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand14getACC64DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1020' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getHI32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1028' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getLO32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1036' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getCCRRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1044' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getHWRegsRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2185' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3698' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser15expandMem16InstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3825' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser14expandMem9InstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='6331' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser6getRegEii'/>
<use f='llvm/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp' l='583' u='c' c='_ZL6getRegPKvjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='47' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='48' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='49' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='50' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='51' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='52' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='53' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='54' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='55' u='c' c='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='145' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='146' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='158' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='159' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='171' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='172' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='186' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='187' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='203' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='204' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='229' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='244' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='273' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='274' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='290' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='306' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='326' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='342' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='343' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='358' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='359' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='376' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='377' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='391' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='392' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='409' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='427' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='443' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='468' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='469' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='484' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='485' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='504' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='505' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='521' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='522' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='540' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='541' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='556' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='557' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='576' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='577' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='593' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='594' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='638' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='650' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='663' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='664' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='679' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='680' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='697' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='712' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='713' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='727' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='728' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='746' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='747' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='761' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='762' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='779' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='780' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='795' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='796' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='814' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='832' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='850' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='868' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='869' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='885' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='901' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='902' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='918' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='919' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='933' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='934' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='961' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='962' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='976' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='977' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='997' u='c' c='_ZL12compressInstRN4llvm6MCInstERKS0_RKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='428' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='429' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='430' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp' l='72' u='c' c='_ZL6getRegPKvjj'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='274' u='c' c='_ZNK4llvm8exegesis11Instruction4dumpERKNS_14MCRegisterInfoERKNS0_28RegisterAliasingTrackerCacheERNS_11raw_ostreamE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='76' u='c' c='_ZNK4llvm8exegesis28RegisterAliasingTrackerCache16getRegisterClassEj'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp' l='49' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/RegisterAliasingTest.cpp' l='49' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
