INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../src/tb_delay.cpp in debug mode
   Compiling ../../../../../src/delay.cpp in debug mode
   Generating csim.exe

Cycle 0: Writing datas...
Now pointer: 31
Index: 0
------------------------------------------------------------
Sensor|signed_addr|addr_left|addr_right|rate_left|rate_right
0     |7.5625     |8        |9         |0.46875  |0.53125   
1     |14.90625   |1        |2         |0.8125   |0.1875    
2     |13.53125   |2        |3         |0.4375   |0.5625    
3     |4.21875    |11       |12        |0.125    |0.875     
4     |-7.5625    |23       |24        |0.34375  |0.65625   
5     |-14.90625  |30       |31        |0        |1         
6     |-13.53125  |29       |30        |0.375    |0.625     
7     |-4.21875   |20       |21        |0.6875   |0.3125    
------------------------------------------------------------

Cycle 1: Writing datas...
Now pointer: 4
Index: 9215
------------------------------------------------------------
Sensor|signed_addr|addr_left|addr_right|rate_left|rate_right
0     |-7.5625    |4092     |4093      |0.34375  |0.65625   
1     |-14.90625  |3        |4         |0        |1         
2     |-13.53125  |2        |3         |0.375    |0.625     
3     |-4.21875   |4089     |4090      |0.6875   |0.3125    
4     |7.5625     |4077     |4078      |0.46875  |0.53125   
5     |14.90625   |4070     |4071      |0.8125   |0.1875    
6     |13.53125   |4071     |4072      |0.4375   |0.5625    
7     |4.21875    |4080     |4081      |0.125    |0.875     
------------------------------------------------------------

Cycle 2: Writing datas...
Now pointer: 4065
Index: 4480
------------------------------------------------------------
Sensor|signed_addr|addr_left|addr_right|rate_left|rate_right
0     |0.125      |4050     |4051      |0.15625  |0.84375   
1     |10         |4040     |4041      |0.03125  |0.96875   
2     |14.03125   |4036     |4037      |0.0625   |0.9375    
3     |9.84375    |4041     |4042      |0.875    |0.125     
4     |-0.125     |4051     |4052      |0.90625  |0.09375   
5     |-10        |4060     |4061      |0.03125  |0.96875   
6     |-14.03125  |4064     |4065      |0        |1         
7     |-9.84375   |4060     |4061      |0.1875   |0.8125    
------------------------------------------------------------

Cycle 3: Writing datas...
Now pointer: 2048
Index: 4544
------------------------------------------------------------
Sensor|signed_addr|addr_left|addr_right|rate_left|rate_right
0     |0.125      |2047     |2048      |0.3125   |0.6875    
1     |0          |2047     |2048      |0.1875   |0.8125    
2     |-0.125     |2047     |2048      |0.0625   |0.9375    
3     |-0.1875    |2047     |2048      |0        |1         
4     |-0.125     |2047     |2048      |0.0625   |0.9375    
5     |0          |2047     |2048      |0.1875   |0.8125    
6     |0.125      |2047     |2048      |0.3125   |0.6875    
7     |0.1875     |2047     |2048      |0.375    |0.625     
------------------------------------------------------------

Cycle 4: Writing datas...
Now pointer: 0
Index: 4607
------------------------------------------------------------
Sensor|signed_addr|addr_left|addr_right|rate_left|rate_right
0     |0.125      |4081     |4082      |0.15625  |0.84375   
1     |-9.84375   |4091     |4092      |0.1875   |0.8125    
2     |-14.03125  |4095     |0         |0        |1         
3     |-10        |4091     |4092      |0.03125  |0.96875   
4     |-0.125     |4082     |4083      |0.90625  |0.09375   
5     |9.84375    |4072     |4073      |0.875    |0.125     
6     |14.03125   |4067     |4068      |0.0625   |0.9375    
7     |10         |4071     |4072      |0.03125  |0.96875   
------------------------------------------------------------
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
