[{"DBLP title": "Cache Calculus: Modeling Caches through Differential Equations.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2017, "MAG papers": [{"PaperId": 2215383979, "PaperTitle": "cache calculus modeling caches through differential equations", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "CARB: A C-State Power Management Arbiter for Latency-Critical Workloads.", "DBLP authors": ["Xin Zhan", "Reza Azimi", "Svilen Kanev", "David M. Brooks", "Sherief Reda"], "year": 2017, "MAG papers": [{"PaperId": 2324132005, "PaperTitle": "carb a c state power management arbiter for latency critical workloads", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"brown university": 3.0, "harvard university": 2.0}}], "source": "ES"}, {"DBLP title": "CasHMC: A Cycle-Accurate Simulator for Hybrid Memory Cube.", "DBLP authors": ["Dong-Ik Jeon", "Ki-Seok Chung"], "year": 2017, "MAG papers": [{"PaperId": 2516430887, "PaperTitle": "cashmc a cycle accurate simulator for hybrid memory cube", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"hanyang university": 2.0}}], "source": "ES"}, {"DBLP title": "Cloud Server Benchmark Suite for Evaluating New Hardware Architectures.", "DBLP authors": ["Hao Wu", "Fangfei Liu", "Ruby B. Lee"], "year": 2017, "MAG papers": [{"PaperId": 2494612514, "PaperTitle": "cloud server benchmark suite for evaluating new hardware architectures", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Counter-Based Tree Structure for Row Hammering Mitigation in DRAM.", "DBLP authors": ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "year": 2017, "MAG papers": [{"PaperId": 2525431465, "PaperTitle": "counter based tree structure for row hammering mitigation in dram", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Covert Channels on GPGPUs.", "DBLP authors": ["Hoda Naghibi Jouybari", "Nael B. Abu-Ghazaleh"], "year": 2017, "MAG papers": [{"PaperId": 2466724905, "PaperTitle": "covert channels on gpgpus", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Performance Unfairness in NUMA System Architecture.", "DBLP authors": ["WonJun Song", "Hyungjoon Jung", "Jung Ho Ahn", "Jae W. Lee", "John Kim"], "year": 2017, "MAG papers": [{"PaperId": 2517223676, "PaperTitle": "evaluation of performance unfairness in numa system architecture", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kaist": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Extending Amdahl's Law for Multicores with Turbo Boost.", "DBLP authors": ["Uri Verner", "Avi Mendelson", "Assaf Schuster"], "year": 2017, "MAG papers": [{"PaperId": 2344947102, "PaperTitle": "extending amdahl s law for multicores with turbo boost", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Heavy Tails in Program Structure.", "DBLP authors": ["Hiroshi Sasaki", "Fang-Hsiang Su", "Teruo Tanimoto", "Simha Sethumadhavan"], "year": 2017, "MAG papers": [{"PaperId": 2522012353, "PaperTitle": "heavy tails in program structure", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"columbia university": 3.0, "kyushu university": 1.0}}], "source": "ES"}, {"DBLP title": "HeteroSim: A Heterogeneous CPU-FPGA Simulator.", "DBLP authors": ["Liang Feng", "Hao Liang", "Sharad Sinha", "Wei Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2528431790, "PaperTitle": "heterosim a heterogeneous cpu fpga simulator", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hong kong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "LA-LLC: Inter-Core Locality-Aware Last-Level Cache to Exploit Many-to-Many Traffic in GPGPUs.", "DBLP authors": ["Xia Zhao", "Yuxi Liu", "Almutaz Adileh", "Lieven Eeckhout"], "year": 2017, "MAG papers": [{"PaperId": 2521924282, "PaperTitle": "la llc inter core locality aware last level cache to exploit many to many traffic in gpgpus", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory.", "DBLP authors": ["Amirali Boroumand", "Saugata Ghose", "Minesh Patel", "Hasan Hassan", "Brandon Lucia", "Kevin Hsieh", "Krishna T. Malladi", "Hongzhong Zheng", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2414912620, "PaperTitle": "lazypim an efficient cache coherence mechanism for processing in memory", "Year": 2017, "CitationCount": 81, "EstimatedCitation": 116, "Affiliations": {"carnegie mellon university": 6.0, "samsung": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Measuring the Impact of Memory Errors on Application Performance.", "DBLP authors": ["Mark Gottscho", "Mohammed Shoaib", "Sriram Govindan", "Bikash Sharma", "Di Wang", "Puneet Gupta"], "year": 2017, "MAG papers": [{"PaperId": 2510192911, "PaperTitle": "measuring the impact of memory errors on application performance", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 2.0, "microsoft": 4.0}}], "source": "ES"}, {"DBLP title": "Mind The Power Holes: Sifting Operating Points in Power-Limited Heterogeneous Multicores.", "DBLP authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2017, "MAG papers": [{"PaperId": 2530111176, "PaperTitle": "mind the power holes sifting operating points in power limited heterogeneous multicores", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 2.0, "nvidia": 1.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating Power Contention: A Scheduling Based Approach.", "DBLP authors": ["Hiroshi Sasaki", "Alper Buyuktosunoglu", "Augusto Vega", "Pradip Bose"], "year": 2017, "MAG papers": [{"PaperId": 2401305386, "PaperTitle": "mitigating power contention a scheduling based approach", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 3.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Mth: Codesigned Hardware/Software Support for Fine Grain Threads.", "DBLP authors": ["David A. Gonz\u00e1lez M\u00e1rquez", "Adri\u00e1n Cristal Kestelman", "Esteban E. Mocskos"], "year": 2017, "MAG papers": [{"PaperId": 2515195268, "PaperTitle": "mth codesigned hardware software support for fine grain threads", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"facultad de ciencias exactas y naturales": 2.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Read-Once Data Flow in Big-Data Applications.", "DBLP authors": ["Tomer Y. Morad", "Gil Shomron", "Mattan Erez", "Avinoam Kolodny", "Uri C. Weiser"], "year": 2017, "MAG papers": [{"PaperId": 2344143427, "PaperTitle": "optimizing read once data flow in big data applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technion israel institute of technology": 4.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Power-Efficient Accelerator Design for Neural Networks Using Computation Reuse.", "DBLP authors": ["Ali Yasoubi", "Reza Hojabr", "Mehdi Modarressi"], "year": 2017, "MAG papers": [{"PaperId": 2343308186, "PaperTitle": "power efficient accelerator design for neural networks using computation reuse", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM Architecture.", "DBLP authors": ["Young Hoon Son", "Hyunyoon Cho", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "year": 2017, "MAG papers": [{"PaperId": 2342842024, "PaperTitle": "salad achieving symmetric access latency with asymmetric dram architecture", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 4.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Stripes: Bit-Serial Deep Neural Network Computing.", "DBLP authors": ["Patrick Judd", "Jorge Albericio", "Andreas Moshovos"], "year": 2017, "MAG papers": [{"PaperId": 2483966489, "PaperTitle": "stripes bit serial deep neural network computing", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Timing Speculation in Multi-Cycle Data Paths.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2017, "MAG papers": [{"PaperId": 2423551257, "PaperTitle": "timing speculation in multi cycle data paths", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM.", "DBLP authors": ["Samira Manabi Khan", "Chris Wilkerson", "Donghyuk Lee", "Alaa R. Alameldeen", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2546811911, "PaperTitle": "a case for memory content based detection and mitigation of data dependent failures in dram", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 62, "Affiliations": {"intel": 2.0, "university of virginia": 1.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Addressing Read-Disturbance Issue in STT-RAM by Data Compression and Selective Duplication.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter", "Lei Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2564760241, "PaperTitle": "addressing read disturbance issue in stt ram by data compression and selective duplication", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indiana university": 1.0, "oak ridge national laboratory": 1.0, "indian institute of technology hyderabad": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Temporal Data Prefetcher for L1 Caches.", "DBLP authors": ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2017, "MAG papers": [{"PaperId": 2577086096, "PaperTitle": "an efficient temporal data prefetcher for l1 caches", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Scheme to Improve the Intrinsic Error Detection of the Instruction Set Architecture.", "DBLP authors": ["Jorge A. Mart\u00ednez", "Juan Antonio Maestro", "Pedro Reviriego"], "year": 2017, "MAG papers": [{"PaperId": 2546844239, "PaperTitle": "a scheme to improve the intrinsic error detection of the instruction set architecture", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Decongest: Accelerating Super-Dense PCM Under Write Disturbance by Hot Page Remapping.", "DBLP authors": ["Rujia Wang", "Sparsh Mittal", "Youtao Zhang", "Jun Yang"], "year": 2017, "MAG papers": [{"PaperId": 2592978932, "PaperTitle": "decongest accelerating super dense pcm under write disturbance by hot page remapping", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 3.0, "indian institute of technology hyderabad": 1.0}}], "source": "ES"}, {"DBLP title": "Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors.", "DBLP authors": ["Teruo Tanimoto", "Takatsugu Ono", "Koji Inoue", "Hiroshi Sasaki"], "year": 2017, "MAG papers": [{"PaperId": 2601041797, "PaperTitle": "enhanced dependence graph model for critical path analysis on modern out of order processors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu university": 3.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "FeSSD: A Fast Encrypted SSD Employing On-Chip Access-Control Memory.", "DBLP authors": ["Junghee Lee", "Kalidas Ganesh", "Hyuk-Jun Lee", "Youngjae Kim"], "year": 2017, "MAG papers": [{"PaperId": 2588882497, "PaperTitle": "fessd a fast encrypted ssd employing on chip access control memory", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sogang university": 2.0, "university of texas at san antonio": 2.0}}], "source": "ES"}, {"DBLP title": "Guiding Locality Optimizations for Graph Computations via Reuse Distance Analysis.", "DBLP authors": ["Abdel-Hameed A. Badawy", "Donald Yeung"], "year": 2017, "MAG papers": [{"PaperId": 2605443074, "PaperTitle": "guiding locality optimizations for graph computations via reuse distance analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"new mexico state university": 1.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "IMEC: A Fully Morphable In-Memory Computing Fabric Enabled by Resistive Crossbar.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2017, "MAG papers": [{"PaperId": 2589329864, "PaperTitle": "imec a fully morphable in memory computing fabric enabled by resistive crossbar", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Improving GPGPU Performance via Cache Locality Aware Thread Block Scheduling.", "DBLP authors": ["Li-Jhan Chen", "Hsiang-Yun Cheng", "Po-Han Wang", "Chia-Lin Yang"], "year": 2017, "MAG papers": [{"PaperId": 2605751925, "PaperTitle": "improving gpgpu performance via cache locality aware thread block scheduling", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"academia sinica": 1.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks.", "DBLP authors": ["James Garland", "David Gregg"], "year": 2017, "MAG papers": [{"PaperId": 3104899488, "PaperTitle": "low complexity multiply accumulate unit for weight sharing convolutional neural networks", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"trinity college": 2.0}}], "source": "ES"}, {"DBLP title": "NearZero: An Integration of Phase Change Memory with Multi-Core Coprocessor.", "DBLP authors": ["Myoungsoo Jung"], "year": 2017, "MAG papers": [{"PaperId": 2605742232, "PaperTitle": "nearzero an integration of phase change memory with multi core coprocessor", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Resistive Address Decoder.", "DBLP authors": ["Leonid Yavits", "Uri C. Weiser", "Ran Ginosar"], "year": 2017, "MAG papers": [{"PaperId": 2588293627, "PaperTitle": "resistive address decoder", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime-Assisted Global Cache Management for Task-Based Parallel Programs.", "DBLP authors": ["Madhavan Manivannan", "Miquel Peric\u00e0s", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"], "year": 2017, "MAG papers": [{"PaperId": 2575327598, "PaperTitle": "runtime assisted global cache management for task based parallel programs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chalmers university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Storage-Free Memory Dependency Prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2017, "MAG papers": [{"PaperId": 2556987114, "PaperTitle": "storage free memory dependency prediction", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Survive: Pointer-Based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery.", "DBLP authors": ["Amirhossein Mirhosseini", "Aditya Agrawal", "Josep Torrellas"], "year": 2017, "MAG papers": [{"PaperId": 2563041470, "PaperTitle": "survive pointer based in dram incremental checkpointing for low cost data persistence and rollback recovery", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"nvidia": 1.0, "university of michigan": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Towards a TrustZone-Assisted Hypervisor for Real-Time Embedded Systems.", "DBLP authors": ["Sandro Pinto", "Jorge Pereira", "Tiago Gomes", "Mongkol Ekpanyapong", "Adriano Tavares"], "year": 2017, "MAG papers": [{"PaperId": 2531060444, "PaperTitle": "towards a trustzone assisted hypervisor for real time embedded systems", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"asian institute of technology": 1.0, "university of minho": 4.0}}], "source": "ES"}, {"DBLP title": "Transcending Hardware Limits with Software Out-of-Order Processing.", "DBLP authors": ["Trevor E. Carlson", "Kim-Anh Tran", "Alexandra Jimborean", "Konstantinos Koukos", "Magnus Sj\u00e4lander", "Stefanos Kaxiras"], "year": 2017, "MAG papers": [{"PaperId": 2589144156, "PaperTitle": "transcending hardware limits with software out of order processing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"uppsala university": 6.0}}], "source": "ES"}, {"DBLP title": "Using Data Variety for Efficient Progressive Big Data Processing in Warehouse-Scale Computers.", "DBLP authors": ["Hossein Ahmadvand", "Maziar Goudarzi"], "year": 2017, "MAG papers": [{"PaperId": 2560616022, "PaperTitle": "using data variety for efficient progressive big data processing in warehouse scale computers", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Worklist-Directed Prefetching.", "DBLP authors": ["Dan Zhang", "Xiaoyu Ma", "Derek Chiou"], "year": 2017, "MAG papers": [{"PaperId": 2555551809, "PaperTitle": "worklist directed prefetching", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}]