 <html> 
  <head>
    <script type="text/javascript" src="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_2-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_2 (rev_2)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_srr.htm#compilerReport20" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_srr.htm#compilerReport22" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_premap_srr.htm#mapperReport25_head" target="srrFrame" title="">Pre-mapping Report (up-to-date)</a>  
<ul rel="open" >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_premap_srr.htm#mapperReport26" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#mapperReport27_head" target="srrFrame" title="">Mapper Report (up-to-date)</a>  
<ul rel="open" >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#clockReport28" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#timingReport29" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#performanceSummary31" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#clockRelationships32" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#interfaceInfo33" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file://#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#clockReport34" target="srrFrame" title="">Clock: cordic_top|clk</a>  
<ul  >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#startingSlack35" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#endingSlack36" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#worstPaths37" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm#areaReport38" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/proj_2_cck.rpt" target="srrFrame" title="">Constraint Checker Report (21:07 24-Feb)</a>  </li></ul></li>
<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Place and Route -  </b> 
<ul rel="open">
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/syntmp/proj_2_fpga_mapper_srr.htm" target="srrFrame" title="">Timing Report</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/stdout.log" target="srrFrame" title="">Session Log (22:39 24-Feb)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_2-menu")</script>

  </body>
 </html>