Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:10:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1455 |          361 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             515 |          127 |
| Yes          | No                    | No                     |            1483 |          382 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                   Enable Signal                                                                  |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state173                                                                                                          |                                                                                                                                                      |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_7ns_64ns_6_11_seq_1_U6/fn1_urem_7ns_64ns_6_11_seq_1_div_U/fn1_urem_7ns_64ns_6_11_seq_1_div_u_0/E[0]                    |                                                                                                                                                      |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                                           |                                                                                                                                                      |                1 |              6 |         6.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state146                                                                                                          | bd_0_i/hls_inst/inst/mul_mul_17s_8ns_25_4_1_U12/fn1_mul_mul_17s_8ns_25_4_1_DSP48_0_U/p_reg_reg_0                                                     |                3 |              9 |         3.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/fn1_srem_31s_32ns_32_35_seq_1_div_u_0/r_stage_reg[0]_0         |                3 |              9 |         3.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT          |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state173                                                                                                          | bd_0_i/hls_inst/inst/val_reg_739[15]                                                                                                                 |                7 |             13 |         1.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_185_ap_start                                                                                                         |                                                                                                                                                      |                3 |             16 |         5.33 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]    |                7 |             22 |         3.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state146                                                                                                          |                                                                                                                                                      |               10 |             24 |         2.40 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]    |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]     |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state158                                                                                                          |                                                                                                                                                      |                7 |             31 |         4.43 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1[29]_i_1_n_0                                                                         |                4 |             31 |         7.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1550                                                                                                                    |                                                                                                                                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1610                                                                                                                    |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state157                                                                                                          |                                                                                                                                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1670                                                                                                                    |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state129                                                                                                          |                                                                                                                                                      |                9 |             32 |         3.56 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/ap_CS_fsm_state168                                                                                                              |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/fn1_srem_31s_32ns_32_35_seq_1_div_u_0/r_stage_reg[31]_0[0] |                                                                                                                                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state130                                                                                                          |                                                                                                                                                      |                9 |             33 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state172                                                                                                          |                                                                                                                                                      |               10 |             34 |         3.40 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/dividend_tmp[63]_i_1_n_0 |                7 |             48 |         6.86 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]      |               13 |             53 |         4.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_7ns_64ns_6_11_seq_1_U6/fn1_urem_7ns_64ns_6_11_seq_1_div_U/start0                                                       |                                                                                                                                                      |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state83                                                                                                           |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state71                                                                                                           |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state70                                                                                                           |                                                                                                                                                      |               10 |             64 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state179                                                                                                          |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/E[0]                 |                                                                                                                                                      |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state152                                                                                                          |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state151                                                                                                          |                                                                                                                                                      |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/E[0]                 |                                                                                                                                                      |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/start0                                                     |                                                                                                                                                      |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/start0                                                     |                                                                                                                                                      |               18 |             80 |         4.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/E[0]                                                       |                                                                                                                                                      |               22 |             99 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state128                                                                                                          |                                                                                                                                                      |               36 |            129 |         3.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                            |                                                                                                                                                      |               54 |            191 |         3.54 |
|  ap_clk      |                                                                                                                                                  | ap_rst                                                                                                                                               |               63 |            253 |         4.02 |
|  ap_clk      |                                                                                                                                                  |                                                                                                                                                      |              361 |           1469 |         4.07 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


