//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*160 cases */, 83|128,84/*10835*/,  TARGET_VAL(ISD::ADD),// ->10840
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 70|128,2/*326*/, /*->4307*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 10 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      0, /*End of Scope*/
/*4307*/    /*Scope*/ 94, /*->4402*/
/*4308*/      OPC_MoveChild, 0,
/*4310*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4372
/*4314*/        OPC_RecordChild0, // #0 = $Rn
/*4315*/        OPC_RecordChild1, // #1 = $Rm
/*4316*/        OPC_MoveParent,
/*4317*/        OPC_RecordChild1, // #2 = $Ra
/*4318*/        OPC_CheckType, MVT::i32,
/*4320*/        OPC_Scope, 24, /*->4346*/ // 2 children in Scope
/*4322*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4324*/          OPC_EmitInteger, MVT::i32, 14, 
/*4327*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4330*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4333*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4346*/        /*Scope*/ 24, /*->4371*/
/*4347*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4349*/          OPC_EmitInteger, MVT::i32, 14, 
/*4352*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4355*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4358*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4371*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4401
/*4375*/        OPC_RecordChild0, // #0 = $Rn
/*4376*/        OPC_RecordChild1, // #1 = $Rm
/*4377*/        OPC_MoveParent,
/*4378*/        OPC_RecordChild1, // #2 = $Ra
/*4379*/        OPC_CheckType, MVT::i32,
/*4381*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4383*/        OPC_EmitInteger, MVT::i32, 14, 
/*4386*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4389*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4402*/    /*Scope*/ 67, /*->4470*/
/*4403*/      OPC_RecordChild0, // #0 = $Rn
/*4404*/      OPC_MoveChild, 1,
/*4406*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4409*/      OPC_RecordChild0, // #1 = $Rm
/*4410*/      OPC_MoveChild, 1,
/*4412*/      OPC_Scope, 27, /*->4441*/ // 2 children in Scope
/*4414*/        OPC_CheckValueType, MVT::i8,
/*4416*/        OPC_MoveParent,
/*4417*/        OPC_MoveParent,
/*4418*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4420*/        OPC_EmitInteger, MVT::i32, 0, 
/*4423*/        OPC_EmitInteger, MVT::i32, 14, 
/*4426*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4429*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4441*/      /*Scope*/ 27, /*->4469*/
/*4442*/        OPC_CheckValueType, MVT::i16,
/*4444*/        OPC_MoveParent,
/*4445*/        OPC_MoveParent,
/*4446*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4448*/        OPC_EmitInteger, MVT::i32, 0, 
/*4451*/        OPC_EmitInteger, MVT::i32, 14, 
/*4454*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4457*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4469*/      0, /*End of Scope*/
/*4470*/    /*Scope*/ 62, /*->4533*/
/*4471*/      OPC_MoveChild, 0,
/*4473*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4503
/*4477*/        OPC_RecordChild0, // #0 = $Rn
/*4478*/        OPC_RecordChild1, // #1 = $Rm
/*4479*/        OPC_MoveParent,
/*4480*/        OPC_RecordChild1, // #2 = $Ra
/*4481*/        OPC_CheckType, MVT::i32,
/*4483*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4485*/        OPC_EmitInteger, MVT::i32, 14, 
/*4488*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4491*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4532
/*4506*/        OPC_RecordChild0, // #0 = $Rm
/*4507*/        OPC_RecordChild1, // #1 = $Rn
/*4508*/        OPC_MoveParent,
/*4509*/        OPC_RecordChild1, // #2 = $Ra
/*4510*/        OPC_CheckType, MVT::i32,
/*4512*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*4514*/        OPC_EmitInteger, MVT::i32, 14, 
/*4517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4520*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4533*/    /*Scope*/ 74|128,1/*202*/, /*->4737*/
/*4535*/      OPC_RecordChild0, // #0 = $Rn
/*4536*/      OPC_MoveChild, 1,
/*4538*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4603
/*4542*/        OPC_RecordChild0, // #1 = $Rm
/*4543*/        OPC_MoveChild, 1,
/*4545*/        OPC_Scope, 27, /*->4574*/ // 2 children in Scope
/*4547*/          OPC_CheckValueType, MVT::i8,
/*4549*/          OPC_MoveParent,
/*4550*/          OPC_MoveParent,
/*4551*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4553*/          OPC_EmitInteger, MVT::i32, 0, 
/*4556*/          OPC_EmitInteger, MVT::i32, 14, 
/*4559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4574*/        /*Scope*/ 27, /*->4602*/
/*4575*/          OPC_CheckValueType, MVT::i16,
/*4577*/          OPC_MoveParent,
/*4578*/          OPC_MoveParent,
/*4579*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4581*/          OPC_EmitInteger, MVT::i32, 0, 
/*4584*/          OPC_EmitInteger, MVT::i32, 14, 
/*4587*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4590*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4602*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4684
/*4606*/        OPC_RecordChild0, // #1 = $Rn
/*4607*/        OPC_RecordChild1, // #2 = $Rm
/*4608*/        OPC_MoveParent,
/*4609*/        OPC_CheckType, MVT::i32,
/*4611*/        OPC_Scope, 24, /*->4637*/ // 3 children in Scope
/*4613*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4615*/          OPC_EmitInteger, MVT::i32, 14, 
/*4618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4621*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4624*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4637*/        /*Scope*/ 24, /*->4662*/
/*4638*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4640*/          OPC_EmitInteger, MVT::i32, 14, 
/*4643*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4662*/        /*Scope*/ 20, /*->4683*/
/*4663*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4665*/          OPC_EmitInteger, MVT::i32, 14, 
/*4668*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4671*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4683*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4736
/*4687*/        OPC_RecordChild0, // #1 = $Rn
/*4688*/        OPC_RecordChild1, // #2 = $Rm
/*4689*/        OPC_MoveParent,
/*4690*/        OPC_CheckType, MVT::i32,
/*4692*/        OPC_Scope, 20, /*->4714*/ // 2 children in Scope
/*4694*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4696*/          OPC_EmitInteger, MVT::i32, 14, 
/*4699*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4702*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4714*/        /*Scope*/ 20, /*->4735*/
/*4715*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*4717*/          OPC_EmitInteger, MVT::i32, 14, 
/*4720*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4723*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4735*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4737*/    /*Scope*/ 122, /*->4860*/
/*4738*/      OPC_MoveChild, 0,
/*4740*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4743*/      OPC_RecordChild0, // #0 = $Rm
/*4744*/      OPC_MoveChild, 1,
/*4746*/      OPC_Scope, 55, /*->4803*/ // 2 children in Scope
/*4748*/        OPC_CheckValueType, MVT::i8,
/*4750*/        OPC_MoveParent,
/*4751*/        OPC_MoveParent,
/*4752*/        OPC_RecordChild1, // #1 = $Rn
/*4753*/        OPC_Scope, 23, /*->4778*/ // 2 children in Scope
/*4755*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4757*/          OPC_EmitInteger, MVT::i32, 0, 
/*4760*/          OPC_EmitInteger, MVT::i32, 14, 
/*4763*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4766*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4778*/        /*Scope*/ 23, /*->4802*/
/*4779*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4781*/          OPC_EmitInteger, MVT::i32, 0, 
/*4784*/          OPC_EmitInteger, MVT::i32, 14, 
/*4787*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4790*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4802*/        0, /*End of Scope*/
/*4803*/      /*Scope*/ 55, /*->4859*/
/*4804*/        OPC_CheckValueType, MVT::i16,
/*4806*/        OPC_MoveParent,
/*4807*/        OPC_MoveParent,
/*4808*/        OPC_RecordChild1, // #1 = $Rn
/*4809*/        OPC_Scope, 23, /*->4834*/ // 2 children in Scope
/*4811*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4813*/          OPC_EmitInteger, MVT::i32, 0, 
/*4816*/          OPC_EmitInteger, MVT::i32, 14, 
/*4819*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4822*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4834*/        /*Scope*/ 23, /*->4858*/
/*4835*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4837*/          OPC_EmitInteger, MVT::i32, 0, 
/*4840*/          OPC_EmitInteger, MVT::i32, 14, 
/*4843*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4846*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4858*/        0, /*End of Scope*/
/*4859*/      0, /*End of Scope*/
/*4860*/    /*Scope*/ 57|128,2/*313*/, /*->5175*/
/*4862*/      OPC_RecordChild0, // #0 = $Rn
/*4863*/      OPC_Scope, 93, /*->4958*/ // 2 children in Scope
/*4865*/        OPC_RecordChild1, // #1 = $Rm
/*4866*/        OPC_CheckType, MVT::i32,
/*4868*/        OPC_Scope, 23, /*->4893*/ // 3 children in Scope
/*4870*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4872*/          OPC_EmitInteger, MVT::i32, 14, 
/*4875*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4878*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4881*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4893*/        /*Scope*/ 23, /*->4917*/
/*4894*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4896*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4899*/          OPC_EmitInteger, MVT::i32, 14, 
/*4902*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4905*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*4917*/        /*Scope*/ 39, /*->4957*/
/*4918*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4920*/          OPC_EmitInteger, MVT::i32, 14, 
/*4923*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4926*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4929*/          OPC_Scope, 12, /*->4943*/ // 2 children in Scope
/*4931*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*4943*/          /*Scope*/ 12, /*->4956*/
/*4944*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*4956*/          0, /*End of Scope*/
/*4957*/        0, /*End of Scope*/
/*4958*/      /*Scope*/ 86|128,1/*214*/, /*->5174*/
/*4960*/        OPC_MoveChild, 1,
/*4962*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4965*/        OPC_MoveChild, 0,
/*4967*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4970*/        OPC_MoveChild, 0,
/*4972*/        OPC_Scope, 99, /*->5073*/ // 2 children in Scope
/*4974*/          OPC_CheckInteger, 13, 
/*4976*/          OPC_MoveParent,
/*4977*/          OPC_RecordChild1, // #1 = $Vn
/*4978*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5010
/*4981*/            OPC_CheckChild1Type, MVT::v8i8,
/*4983*/            OPC_RecordChild2, // #2 = $Vm
/*4984*/            OPC_CheckChild2Type, MVT::v8i8,
/*4986*/            OPC_MoveParent,
/*4987*/            OPC_MoveParent,
/*4988*/            OPC_CheckType, MVT::v8i16,
/*4990*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*4992*/            OPC_EmitInteger, MVT::i32, 14, 
/*4995*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4998*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5041
/*5012*/            OPC_CheckChild1Type, MVT::v4i16,
/*5014*/            OPC_RecordChild2, // #2 = $Vm
/*5015*/            OPC_CheckChild2Type, MVT::v4i16,
/*5017*/            OPC_MoveParent,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_CheckType, MVT::v4i32,
/*5021*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5023*/            OPC_EmitInteger, MVT::i32, 14, 
/*5026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5072
/*5043*/            OPC_CheckChild1Type, MVT::v2i32,
/*5045*/            OPC_RecordChild2, // #2 = $Vm
/*5046*/            OPC_CheckChild2Type, MVT::v2i32,
/*5048*/            OPC_MoveParent,
/*5049*/            OPC_MoveParent,
/*5050*/            OPC_CheckType, MVT::v2i64,
/*5052*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5054*/            OPC_EmitInteger, MVT::i32, 14, 
/*5057*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5060*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5073*/        /*Scope*/ 99, /*->5173*/
/*5074*/          OPC_CheckInteger, 14, 
/*5076*/          OPC_MoveParent,
/*5077*/          OPC_RecordChild1, // #1 = $Vn
/*5078*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5110
/*5081*/            OPC_CheckChild1Type, MVT::v8i8,
/*5083*/            OPC_RecordChild2, // #2 = $Vm
/*5084*/            OPC_CheckChild2Type, MVT::v8i8,
/*5086*/            OPC_MoveParent,
/*5087*/            OPC_MoveParent,
/*5088*/            OPC_CheckType, MVT::v8i16,
/*5090*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5092*/            OPC_EmitInteger, MVT::i32, 14, 
/*5095*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5098*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5141
/*5112*/            OPC_CheckChild1Type, MVT::v4i16,
/*5114*/            OPC_RecordChild2, // #2 = $Vm
/*5115*/            OPC_CheckChild2Type, MVT::v4i16,
/*5117*/            OPC_MoveParent,
/*5118*/            OPC_MoveParent,
/*5119*/            OPC_CheckType, MVT::v4i32,
/*5121*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5123*/            OPC_EmitInteger, MVT::i32, 14, 
/*5126*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5129*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5172
/*5143*/            OPC_CheckChild1Type, MVT::v2i32,
/*5145*/            OPC_RecordChild2, // #2 = $Vm
/*5146*/            OPC_CheckChild2Type, MVT::v2i32,
/*5148*/            OPC_MoveParent,
/*5149*/            OPC_MoveParent,
/*5150*/            OPC_CheckType, MVT::v2i64,
/*5152*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5154*/            OPC_EmitInteger, MVT::i32, 14, 
/*5157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5173*/        0, /*End of Scope*/
/*5174*/      0, /*End of Scope*/
/*5175*/    /*Scope*/ 92|128,1/*220*/, /*->5397*/
/*5177*/      OPC_MoveChild, 0,
/*5179*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5182*/      OPC_MoveChild, 0,
/*5184*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5187*/      OPC_MoveChild, 0,
/*5189*/      OPC_Scope, 102, /*->5293*/ // 2 children in Scope
/*5191*/        OPC_CheckInteger, 13, 
/*5193*/        OPC_MoveParent,
/*5194*/        OPC_RecordChild1, // #0 = $Vn
/*5195*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5228
/*5198*/          OPC_CheckChild1Type, MVT::v8i8,
/*5200*/          OPC_RecordChild2, // #1 = $Vm
/*5201*/          OPC_CheckChild2Type, MVT::v8i8,
/*5203*/          OPC_MoveParent,
/*5204*/          OPC_MoveParent,
/*5205*/          OPC_RecordChild1, // #2 = $src1
/*5206*/          OPC_CheckType, MVT::v8i16,
/*5208*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5210*/          OPC_EmitInteger, MVT::i32, 14, 
/*5213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5260
/*5230*/          OPC_CheckChild1Type, MVT::v4i16,
/*5232*/          OPC_RecordChild2, // #1 = $Vm
/*5233*/          OPC_CheckChild2Type, MVT::v4i16,
/*5235*/          OPC_MoveParent,
/*5236*/          OPC_MoveParent,
/*5237*/          OPC_RecordChild1, // #2 = $src1
/*5238*/          OPC_CheckType, MVT::v4i32,
/*5240*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5242*/          OPC_EmitInteger, MVT::i32, 14, 
/*5245*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5248*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5292
/*5262*/          OPC_CheckChild1Type, MVT::v2i32,
/*5264*/          OPC_RecordChild2, // #1 = $Vm
/*5265*/          OPC_CheckChild2Type, MVT::v2i32,
/*5267*/          OPC_MoveParent,
/*5268*/          OPC_MoveParent,
/*5269*/          OPC_RecordChild1, // #2 = $src1
/*5270*/          OPC_CheckType, MVT::v2i64,
/*5272*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5274*/          OPC_EmitInteger, MVT::i32, 14, 
/*5277*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5280*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5293*/      /*Scope*/ 102, /*->5396*/
/*5294*/        OPC_CheckInteger, 14, 
/*5296*/        OPC_MoveParent,
/*5297*/        OPC_RecordChild1, // #0 = $Vn
/*5298*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5331
/*5301*/          OPC_CheckChild1Type, MVT::v8i8,
/*5303*/          OPC_RecordChild2, // #1 = $Vm
/*5304*/          OPC_CheckChild2Type, MVT::v8i8,
/*5306*/          OPC_MoveParent,
/*5307*/          OPC_MoveParent,
/*5308*/          OPC_RecordChild1, // #2 = $src1
/*5309*/          OPC_CheckType, MVT::v8i16,
/*5311*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5313*/          OPC_EmitInteger, MVT::i32, 14, 
/*5316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5363
/*5333*/          OPC_CheckChild1Type, MVT::v4i16,
/*5335*/          OPC_RecordChild2, // #1 = $Vm
/*5336*/          OPC_CheckChild2Type, MVT::v4i16,
/*5338*/          OPC_MoveParent,
/*5339*/          OPC_MoveParent,
/*5340*/          OPC_RecordChild1, // #2 = $src1
/*5341*/          OPC_CheckType, MVT::v4i32,
/*5343*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5345*/          OPC_EmitInteger, MVT::i32, 14, 
/*5348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5351*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5395
/*5365*/          OPC_CheckChild1Type, MVT::v2i32,
/*5367*/          OPC_RecordChild2, // #1 = $Vm
/*5368*/          OPC_CheckChild2Type, MVT::v2i32,
/*5370*/          OPC_MoveParent,
/*5371*/          OPC_MoveParent,
/*5372*/          OPC_RecordChild1, // #2 = $src1
/*5373*/          OPC_CheckType, MVT::v2i64,
/*5375*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5377*/          OPC_EmitInteger, MVT::i32, 14, 
/*5380*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5383*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5396*/      0, /*End of Scope*/
/*5397*/    /*Scope*/ 2|128,3/*386*/, /*->5785*/
/*5399*/      OPC_RecordChild0, // #0 = $src1
/*5400*/      OPC_MoveChild, 1,
/*5402*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5592
/*5407*/        OPC_Scope, 9|128,1/*137*/, /*->5547*/ // 2 children in Scope
/*5410*/          OPC_RecordChild0, // #1 = $Vn
/*5411*/          OPC_MoveChild, 1,
/*5413*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5416*/          OPC_RecordChild0, // #2 = $Vm
/*5417*/          OPC_Scope, 63, /*->5482*/ // 2 children in Scope
/*5419*/            OPC_CheckChild0Type, MVT::v4i16,
/*5421*/            OPC_RecordChild1, // #3 = $lane
/*5422*/            OPC_MoveChild, 1,
/*5424*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5427*/            OPC_MoveParent,
/*5428*/            OPC_MoveParent,
/*5429*/            OPC_MoveParent,
/*5430*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5456
/*5433*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5435*/              OPC_EmitConvertToTarget, 3,
/*5437*/              OPC_EmitInteger, MVT::i32, 14, 
/*5440*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5443*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5481
/*5458*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5460*/              OPC_EmitConvertToTarget, 3,
/*5462*/              OPC_EmitInteger, MVT::i32, 14, 
/*5465*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5468*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5482*/          /*Scope*/ 63, /*->5546*/
/*5483*/            OPC_CheckChild0Type, MVT::v2i32,
/*5485*/            OPC_RecordChild1, // #3 = $lane
/*5486*/            OPC_MoveChild, 1,
/*5488*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5491*/            OPC_MoveParent,
/*5492*/            OPC_MoveParent,
/*5493*/            OPC_MoveParent,
/*5494*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5520
/*5497*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5499*/              OPC_EmitConvertToTarget, 3,
/*5501*/              OPC_EmitInteger, MVT::i32, 14, 
/*5504*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5507*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5545
/*5522*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5524*/              OPC_EmitConvertToTarget, 3,
/*5526*/              OPC_EmitInteger, MVT::i32, 14, 
/*5529*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5532*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5546*/          0, /*End of Scope*/
/*5547*/        /*Scope*/ 43, /*->5591*/
/*5548*/          OPC_MoveChild, 0,
/*5550*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5553*/          OPC_RecordChild0, // #1 = $Vm
/*5554*/          OPC_CheckChild0Type, MVT::v4i16,
/*5556*/          OPC_RecordChild1, // #2 = $lane
/*5557*/          OPC_MoveChild, 1,
/*5559*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5562*/          OPC_MoveParent,
/*5563*/          OPC_MoveParent,
/*5564*/          OPC_RecordChild1, // #3 = $Vn
/*5565*/          OPC_MoveParent,
/*5566*/          OPC_CheckType, MVT::v4i16,
/*5568*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5570*/          OPC_EmitConvertToTarget, 2,
/*5572*/          OPC_EmitInteger, MVT::i32, 14, 
/*5575*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5578*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5591*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5688
/*5595*/        OPC_RecordChild0, // #1 = $Vn
/*5596*/        OPC_Scope, 44, /*->5642*/ // 2 children in Scope
/*5598*/          OPC_CheckChild0Type, MVT::v4i16,
/*5600*/          OPC_MoveChild, 1,
/*5602*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5605*/          OPC_RecordChild0, // #2 = $Vm
/*5606*/          OPC_CheckChild0Type, MVT::v4i16,
/*5608*/          OPC_RecordChild1, // #3 = $lane
/*5609*/          OPC_MoveChild, 1,
/*5611*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5614*/          OPC_MoveParent,
/*5615*/          OPC_MoveParent,
/*5616*/          OPC_MoveParent,
/*5617*/          OPC_CheckType, MVT::v4i32,
/*5619*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5621*/          OPC_EmitConvertToTarget, 3,
/*5623*/          OPC_EmitInteger, MVT::i32, 14, 
/*5626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5629*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5642*/        /*Scope*/ 44, /*->5687*/
/*5643*/          OPC_CheckChild0Type, MVT::v2i32,
/*5645*/          OPC_MoveChild, 1,
/*5647*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5650*/          OPC_RecordChild0, // #2 = $Vm
/*5651*/          OPC_CheckChild0Type, MVT::v2i32,
/*5653*/          OPC_RecordChild1, // #3 = $lane
/*5654*/          OPC_MoveChild, 1,
/*5656*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5659*/          OPC_MoveParent,
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_CheckType, MVT::v2i64,
/*5664*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5666*/          OPC_EmitConvertToTarget, 3,
/*5668*/          OPC_EmitInteger, MVT::i32, 14, 
/*5671*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5674*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5687*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5784
/*5691*/        OPC_RecordChild0, // #1 = $Vn
/*5692*/        OPC_Scope, 44, /*->5738*/ // 2 children in Scope
/*5694*/          OPC_CheckChild0Type, MVT::v4i16,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5701*/          OPC_RecordChild0, // #2 = $Vm
/*5702*/          OPC_CheckChild0Type, MVT::v4i16,
/*5704*/          OPC_RecordChild1, // #3 = $lane
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5710*/          OPC_MoveParent,
/*5711*/          OPC_MoveParent,
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_CheckType, MVT::v4i32,
/*5715*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5717*/          OPC_EmitConvertToTarget, 3,
/*5719*/          OPC_EmitInteger, MVT::i32, 14, 
/*5722*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5725*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5738*/        /*Scope*/ 44, /*->5783*/
/*5739*/          OPC_CheckChild0Type, MVT::v2i32,
/*5741*/          OPC_MoveChild, 1,
/*5743*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5746*/          OPC_RecordChild0, // #2 = $Vm
/*5747*/          OPC_CheckChild0Type, MVT::v2i32,
/*5749*/          OPC_RecordChild1, // #3 = $lane
/*5750*/          OPC_MoveChild, 1,
/*5752*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5755*/          OPC_MoveParent,
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_CheckType, MVT::v2i64,
/*5760*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5762*/          OPC_EmitConvertToTarget, 3,
/*5764*/          OPC_EmitInteger, MVT::i32, 14, 
/*5767*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5770*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5783*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5785*/    /*Scope*/ 97, /*->5883*/
/*5786*/      OPC_MoveChild, 0,
/*5788*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5791*/      OPC_Scope, 44, /*->5837*/ // 2 children in Scope
/*5793*/        OPC_RecordChild0, // #0 = $Vn
/*5794*/        OPC_MoveChild, 1,
/*5796*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/        OPC_RecordChild0, // #1 = $Vm
/*5800*/        OPC_CheckChild0Type, MVT::v4i16,
/*5802*/        OPC_RecordChild1, // #2 = $lane
/*5803*/        OPC_MoveChild, 1,
/*5805*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/        OPC_MoveParent,
/*5809*/        OPC_MoveParent,
/*5810*/        OPC_MoveParent,
/*5811*/        OPC_RecordChild1, // #3 = $src1
/*5812*/        OPC_CheckType, MVT::v4i16,
/*5814*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5816*/        OPC_EmitConvertToTarget, 2,
/*5818*/        OPC_EmitInteger, MVT::i32, 14, 
/*5821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5824*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5837*/      /*Scope*/ 44, /*->5882*/
/*5838*/        OPC_MoveChild, 0,
/*5840*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5843*/        OPC_RecordChild0, // #0 = $Vm
/*5844*/        OPC_CheckChild0Type, MVT::v4i16,
/*5846*/        OPC_RecordChild1, // #1 = $lane
/*5847*/        OPC_MoveChild, 1,
/*5849*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5852*/        OPC_MoveParent,
/*5853*/        OPC_MoveParent,
/*5854*/        OPC_RecordChild1, // #2 = $Vn
/*5855*/        OPC_MoveParent,
/*5856*/        OPC_RecordChild1, // #3 = $src1
/*5857*/        OPC_CheckType, MVT::v4i16,
/*5859*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5861*/        OPC_EmitConvertToTarget, 1,
/*5863*/        OPC_EmitInteger, MVT::i32, 14, 
/*5866*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5869*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5882*/      0, /*End of Scope*/
/*5883*/    /*Scope*/ 49, /*->5933*/
/*5884*/      OPC_RecordChild0, // #0 = $src1
/*5885*/      OPC_MoveChild, 1,
/*5887*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5890*/      OPC_MoveChild, 0,
/*5892*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5895*/      OPC_RecordChild0, // #1 = $Vm
/*5896*/      OPC_CheckChild0Type, MVT::v2i32,
/*5898*/      OPC_RecordChild1, // #2 = $lane
/*5899*/      OPC_MoveChild, 1,
/*5901*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5904*/      OPC_MoveParent,
/*5905*/      OPC_MoveParent,
/*5906*/      OPC_RecordChild1, // #3 = $Vn
/*5907*/      OPC_MoveParent,
/*5908*/      OPC_CheckType, MVT::v2i32,
/*5910*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5912*/      OPC_EmitConvertToTarget, 2,
/*5914*/      OPC_EmitInteger, MVT::i32, 14, 
/*5917*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5920*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5933*/    /*Scope*/ 97, /*->6031*/
/*5934*/      OPC_MoveChild, 0,
/*5936*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5939*/      OPC_Scope, 44, /*->5985*/ // 2 children in Scope
/*5941*/        OPC_RecordChild0, // #0 = $Vn
/*5942*/        OPC_MoveChild, 1,
/*5944*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5947*/        OPC_RecordChild0, // #1 = $Vm
/*5948*/        OPC_CheckChild0Type, MVT::v2i32,
/*5950*/        OPC_RecordChild1, // #2 = $lane
/*5951*/        OPC_MoveChild, 1,
/*5953*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5956*/        OPC_MoveParent,
/*5957*/        OPC_MoveParent,
/*5958*/        OPC_MoveParent,
/*5959*/        OPC_RecordChild1, // #3 = $src1
/*5960*/        OPC_CheckType, MVT::v2i32,
/*5962*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5964*/        OPC_EmitConvertToTarget, 2,
/*5966*/        OPC_EmitInteger, MVT::i32, 14, 
/*5969*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5972*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5985*/      /*Scope*/ 44, /*->6030*/
/*5986*/        OPC_MoveChild, 0,
/*5988*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5991*/        OPC_RecordChild0, // #0 = $Vm
/*5992*/        OPC_CheckChild0Type, MVT::v2i32,
/*5994*/        OPC_RecordChild1, // #1 = $lane
/*5995*/        OPC_MoveChild, 1,
/*5997*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6000*/        OPC_MoveParent,
/*6001*/        OPC_MoveParent,
/*6002*/        OPC_RecordChild1, // #2 = $Vn
/*6003*/        OPC_MoveParent,
/*6004*/        OPC_RecordChild1, // #3 = $src1
/*6005*/        OPC_CheckType, MVT::v2i32,
/*6007*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6009*/        OPC_EmitConvertToTarget, 1,
/*6011*/        OPC_EmitInteger, MVT::i32, 14, 
/*6014*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6030*/      0, /*End of Scope*/
/*6031*/    /*Scope*/ 49, /*->6081*/
/*6032*/      OPC_RecordChild0, // #0 = $src1
/*6033*/      OPC_MoveChild, 1,
/*6035*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6038*/      OPC_MoveChild, 0,
/*6040*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6043*/      OPC_RecordChild0, // #1 = $Vm
/*6044*/      OPC_CheckChild0Type, MVT::v4i16,
/*6046*/      OPC_RecordChild1, // #2 = $lane
/*6047*/      OPC_MoveChild, 1,
/*6049*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6052*/      OPC_MoveParent,
/*6053*/      OPC_MoveParent,
/*6054*/      OPC_RecordChild1, // #3 = $Vn
/*6055*/      OPC_MoveParent,
/*6056*/      OPC_CheckType, MVT::v8i16,
/*6058*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6060*/      OPC_EmitConvertToTarget, 2,
/*6062*/      OPC_EmitInteger, MVT::i32, 14, 
/*6065*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6068*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6081*/    /*Scope*/ 97, /*->6179*/
/*6082*/      OPC_MoveChild, 0,
/*6084*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6087*/      OPC_Scope, 44, /*->6133*/ // 2 children in Scope
/*6089*/        OPC_RecordChild0, // #0 = $Vn
/*6090*/        OPC_MoveChild, 1,
/*6092*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6095*/        OPC_RecordChild0, // #1 = $Vm
/*6096*/        OPC_CheckChild0Type, MVT::v4i16,
/*6098*/        OPC_RecordChild1, // #2 = $lane
/*6099*/        OPC_MoveChild, 1,
/*6101*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6104*/        OPC_MoveParent,
/*6105*/        OPC_MoveParent,
/*6106*/        OPC_MoveParent,
/*6107*/        OPC_RecordChild1, // #3 = $src1
/*6108*/        OPC_CheckType, MVT::v8i16,
/*6110*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6112*/        OPC_EmitConvertToTarget, 2,
/*6114*/        OPC_EmitInteger, MVT::i32, 14, 
/*6117*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6133*/      /*Scope*/ 44, /*->6178*/
/*6134*/        OPC_MoveChild, 0,
/*6136*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6139*/        OPC_RecordChild0, // #0 = $Vm
/*6140*/        OPC_CheckChild0Type, MVT::v4i16,
/*6142*/        OPC_RecordChild1, // #1 = $lane
/*6143*/        OPC_MoveChild, 1,
/*6145*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6148*/        OPC_MoveParent,
/*6149*/        OPC_MoveParent,
/*6150*/        OPC_RecordChild1, // #2 = $Vn
/*6151*/        OPC_MoveParent,
/*6152*/        OPC_RecordChild1, // #3 = $src1
/*6153*/        OPC_CheckType, MVT::v8i16,
/*6155*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6157*/        OPC_EmitConvertToTarget, 1,
/*6159*/        OPC_EmitInteger, MVT::i32, 14, 
/*6162*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6165*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6178*/      0, /*End of Scope*/
/*6179*/    /*Scope*/ 49, /*->6229*/
/*6180*/      OPC_RecordChild0, // #0 = $src1
/*6181*/      OPC_MoveChild, 1,
/*6183*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6186*/      OPC_MoveChild, 0,
/*6188*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6191*/      OPC_RecordChild0, // #1 = $Vm
/*6192*/      OPC_CheckChild0Type, MVT::v2i32,
/*6194*/      OPC_RecordChild1, // #2 = $lane
/*6195*/      OPC_MoveChild, 1,
/*6197*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6200*/      OPC_MoveParent,
/*6201*/      OPC_MoveParent,
/*6202*/      OPC_RecordChild1, // #3 = $Vn
/*6203*/      OPC_MoveParent,
/*6204*/      OPC_CheckType, MVT::v4i32,
/*6206*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6208*/      OPC_EmitConvertToTarget, 2,
/*6210*/      OPC_EmitInteger, MVT::i32, 14, 
/*6213*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6216*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6229*/    /*Scope*/ 39|128,2/*295*/, /*->6526*/
/*6231*/      OPC_MoveChild, 0,
/*6233*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6329
/*6237*/        OPC_Scope, 44, /*->6283*/ // 2 children in Scope
/*6239*/          OPC_RecordChild0, // #0 = $Vn
/*6240*/          OPC_MoveChild, 1,
/*6242*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6245*/          OPC_RecordChild0, // #1 = $Vm
/*6246*/          OPC_CheckChild0Type, MVT::v2i32,
/*6248*/          OPC_RecordChild1, // #2 = $lane
/*6249*/          OPC_MoveChild, 1,
/*6251*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6254*/          OPC_MoveParent,
/*6255*/          OPC_MoveParent,
/*6256*/          OPC_MoveParent,
/*6257*/          OPC_RecordChild1, // #3 = $src1
/*6258*/          OPC_CheckType, MVT::v4i32,
/*6260*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6262*/          OPC_EmitConvertToTarget, 2,
/*6264*/          OPC_EmitInteger, MVT::i32, 14, 
/*6267*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6270*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6283*/        /*Scope*/ 44, /*->6328*/
/*6284*/          OPC_MoveChild, 0,
/*6286*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/          OPC_RecordChild0, // #0 = $Vm
/*6290*/          OPC_CheckChild0Type, MVT::v2i32,
/*6292*/          OPC_RecordChild1, // #1 = $lane
/*6293*/          OPC_MoveChild, 1,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/          OPC_MoveParent,
/*6299*/          OPC_MoveParent,
/*6300*/          OPC_RecordChild1, // #2 = $Vn
/*6301*/          OPC_MoveParent,
/*6302*/          OPC_RecordChild1, // #3 = $src1
/*6303*/          OPC_CheckType, MVT::v4i32,
/*6305*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6307*/          OPC_EmitConvertToTarget, 1,
/*6309*/          OPC_EmitInteger, MVT::i32, 14, 
/*6312*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6315*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6328*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6427
/*6332*/        OPC_RecordChild0, // #0 = $Vn
/*6333*/        OPC_Scope, 45, /*->6380*/ // 2 children in Scope
/*6335*/          OPC_CheckChild0Type, MVT::v4i16,
/*6337*/          OPC_MoveChild, 1,
/*6339*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6342*/          OPC_RecordChild0, // #1 = $Vm
/*6343*/          OPC_CheckChild0Type, MVT::v4i16,
/*6345*/          OPC_RecordChild1, // #2 = $lane
/*6346*/          OPC_MoveChild, 1,
/*6348*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6351*/          OPC_MoveParent,
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #3 = $src1
/*6355*/          OPC_CheckType, MVT::v4i32,
/*6357*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitConvertToTarget, 2,
/*6361*/          OPC_EmitInteger, MVT::i32, 14, 
/*6364*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6367*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6380*/        /*Scope*/ 45, /*->6426*/
/*6381*/          OPC_CheckChild0Type, MVT::v2i32,
/*6383*/          OPC_MoveChild, 1,
/*6385*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6388*/          OPC_RecordChild0, // #1 = $Vm
/*6389*/          OPC_CheckChild0Type, MVT::v2i32,
/*6391*/          OPC_RecordChild1, // #2 = $lane
/*6392*/          OPC_MoveChild, 1,
/*6394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_MoveParent,
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v2i64,
/*6403*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 2,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6526*/    /*Scope*/ 53|128,1/*181*/, /*->6709*/
/*6528*/      OPC_RecordChild0, // #0 = $src1
/*6529*/      OPC_MoveChild, 1,
/*6531*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6534*/      OPC_Scope, 113, /*->6649*/ // 2 children in Scope
/*6536*/        OPC_RecordChild0, // #1 = $src2
/*6537*/        OPC_MoveChild, 1,
/*6539*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6542*/        OPC_RecordChild0, // #2 = $src3
/*6543*/        OPC_Scope, 51, /*->6596*/ // 2 children in Scope
/*6545*/          OPC_CheckChild0Type, MVT::v8i16,
/*6547*/          OPC_RecordChild1, // #3 = $lane
/*6548*/          OPC_MoveChild, 1,
/*6550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6553*/          OPC_MoveParent,
/*6554*/          OPC_MoveParent,
/*6555*/          OPC_MoveParent,
/*6556*/          OPC_CheckType, MVT::v8i16,
/*6558*/          OPC_EmitConvertToTarget, 3,
/*6560*/          OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6563*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*6572*/          OPC_EmitConvertToTarget, 3,
/*6574*/          OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6596*/        /*Scope*/ 51, /*->6648*/
/*6597*/          OPC_CheckChild0Type, MVT::v4i32,
/*6599*/          OPC_RecordChild1, // #3 = $lane
/*6600*/          OPC_MoveChild, 1,
/*6602*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6605*/          OPC_MoveParent,
/*6606*/          OPC_MoveParent,
/*6607*/          OPC_MoveParent,
/*6608*/          OPC_CheckType, MVT::v4i32,
/*6610*/          OPC_EmitConvertToTarget, 3,
/*6612*/          OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6615*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*6624*/          OPC_EmitConvertToTarget, 3,
/*6626*/          OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6629*/          OPC_EmitInteger, MVT::i32, 14, 
/*6632*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6635*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6648*/        0, /*End of Scope*/
/*6649*/      /*Scope*/ 58, /*->6708*/
/*6650*/        OPC_MoveChild, 0,
/*6652*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6655*/        OPC_RecordChild0, // #1 = $src3
/*6656*/        OPC_CheckChild0Type, MVT::v8i16,
/*6658*/        OPC_RecordChild1, // #2 = $lane
/*6659*/        OPC_MoveChild, 1,
/*6661*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6664*/        OPC_MoveParent,
/*6665*/        OPC_MoveParent,
/*6666*/        OPC_RecordChild1, // #3 = $src2
/*6667*/        OPC_MoveParent,
/*6668*/        OPC_CheckType, MVT::v8i16,
/*6670*/        OPC_EmitConvertToTarget, 2,
/*6672*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6675*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6684*/        OPC_EmitConvertToTarget, 2,
/*6686*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6689*/        OPC_EmitInteger, MVT::i32, 14, 
/*6692*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6708*/      0, /*End of Scope*/
/*6709*/    /*Scope*/ 127, /*->6837*/
/*6710*/      OPC_MoveChild, 0,
/*6712*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6715*/      OPC_Scope, 59, /*->6776*/ // 2 children in Scope
/*6717*/        OPC_RecordChild0, // #0 = $src2
/*6718*/        OPC_MoveChild, 1,
/*6720*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6723*/        OPC_RecordChild0, // #1 = $src3
/*6724*/        OPC_CheckChild0Type, MVT::v8i16,
/*6726*/        OPC_RecordChild1, // #2 = $lane
/*6727*/        OPC_MoveChild, 1,
/*6729*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6732*/        OPC_MoveParent,
/*6733*/        OPC_MoveParent,
/*6734*/        OPC_MoveParent,
/*6735*/        OPC_RecordChild1, // #3 = $src1
/*6736*/        OPC_CheckType, MVT::v8i16,
/*6738*/        OPC_EmitConvertToTarget, 2,
/*6740*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6743*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6752*/        OPC_EmitConvertToTarget, 2,
/*6754*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6757*/        OPC_EmitInteger, MVT::i32, 14, 
/*6760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6776*/      /*Scope*/ 59, /*->6836*/
/*6777*/        OPC_MoveChild, 0,
/*6779*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6782*/        OPC_RecordChild0, // #0 = $src3
/*6783*/        OPC_CheckChild0Type, MVT::v8i16,
/*6785*/        OPC_RecordChild1, // #1 = $lane
/*6786*/        OPC_MoveChild, 1,
/*6788*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6791*/        OPC_MoveParent,
/*6792*/        OPC_MoveParent,
/*6793*/        OPC_RecordChild1, // #2 = $src2
/*6794*/        OPC_MoveParent,
/*6795*/        OPC_RecordChild1, // #3 = $src1
/*6796*/        OPC_CheckType, MVT::v8i16,
/*6798*/        OPC_EmitConvertToTarget, 1,
/*6800*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6803*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*6812*/        OPC_EmitConvertToTarget, 1,
/*6814*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6817*/        OPC_EmitInteger, MVT::i32, 14, 
/*6820*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6823*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6836*/      0, /*End of Scope*/
/*6837*/    /*Scope*/ 64, /*->6902*/
/*6838*/      OPC_RecordChild0, // #0 = $src1
/*6839*/      OPC_MoveChild, 1,
/*6841*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6844*/      OPC_MoveChild, 0,
/*6846*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6849*/      OPC_RecordChild0, // #1 = $src3
/*6850*/      OPC_CheckChild0Type, MVT::v4i32,
/*6852*/      OPC_RecordChild1, // #2 = $lane
/*6853*/      OPC_MoveChild, 1,
/*6855*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6858*/      OPC_MoveParent,
/*6859*/      OPC_MoveParent,
/*6860*/      OPC_RecordChild1, // #3 = $src2
/*6861*/      OPC_MoveParent,
/*6862*/      OPC_CheckType, MVT::v4i32,
/*6864*/      OPC_EmitConvertToTarget, 2,
/*6866*/      OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6869*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6878*/      OPC_EmitConvertToTarget, 2,
/*6880*/      OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6883*/      OPC_EmitInteger, MVT::i32, 14, 
/*6886*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6889*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6902*/    /*Scope*/ 127, /*->7030*/
/*6903*/      OPC_MoveChild, 0,
/*6905*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6908*/      OPC_Scope, 59, /*->6969*/ // 2 children in Scope
/*6910*/        OPC_RecordChild0, // #0 = $src2
/*6911*/        OPC_MoveChild, 1,
/*6913*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6916*/        OPC_RecordChild0, // #1 = $src3
/*6917*/        OPC_CheckChild0Type, MVT::v4i32,
/*6919*/        OPC_RecordChild1, // #2 = $lane
/*6920*/        OPC_MoveChild, 1,
/*6922*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6925*/        OPC_MoveParent,
/*6926*/        OPC_MoveParent,
/*6927*/        OPC_MoveParent,
/*6928*/        OPC_RecordChild1, // #3 = $src1
/*6929*/        OPC_CheckType, MVT::v4i32,
/*6931*/        OPC_EmitConvertToTarget, 2,
/*6933*/        OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6936*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6945*/        OPC_EmitConvertToTarget, 2,
/*6947*/        OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6950*/        OPC_EmitInteger, MVT::i32, 14, 
/*6953*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6956*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6969*/      /*Scope*/ 59, /*->7029*/
/*6970*/        OPC_MoveChild, 0,
/*6972*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6975*/        OPC_RecordChild0, // #0 = $src3
/*6976*/        OPC_CheckChild0Type, MVT::v4i32,
/*6978*/        OPC_RecordChild1, // #1 = $lane
/*6979*/        OPC_MoveChild, 1,
/*6981*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6984*/        OPC_MoveParent,
/*6985*/        OPC_MoveParent,
/*6986*/        OPC_RecordChild1, // #2 = $src2
/*6987*/        OPC_MoveParent,
/*6988*/        OPC_RecordChild1, // #3 = $src1
/*6989*/        OPC_CheckType, MVT::v4i32,
/*6991*/        OPC_EmitConvertToTarget, 1,
/*6993*/        OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6996*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*7005*/        OPC_EmitConvertToTarget, 1,
/*7007*/        OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*7010*/        OPC_EmitInteger, MVT::i32, 14, 
/*7013*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7016*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7029*/      0, /*End of Scope*/
/*7030*/    /*Scope*/ 118|128,2/*374*/, /*->7406*/
/*7032*/      OPC_RecordChild0, // #0 = $src1
/*7033*/      OPC_MoveChild, 1,
/*7035*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7038*/      OPC_MoveChild, 0,
/*7040*/      OPC_Scope, 52|128,1/*180*/, /*->7223*/ // 2 children in Scope
/*7043*/        OPC_CheckInteger, 13, 
/*7045*/        OPC_MoveParent,
/*7046*/        OPC_RecordChild1, // #1 = $Vn
/*7047*/        OPC_Scope, 28, /*->7077*/ // 6 children in Scope
/*7049*/          OPC_CheckChild1Type, MVT::v8i8,
/*7051*/          OPC_RecordChild2, // #2 = $Vm
/*7052*/          OPC_CheckChild2Type, MVT::v8i8,
/*7054*/          OPC_MoveParent,
/*7055*/          OPC_CheckType, MVT::v8i8,
/*7057*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7059*/          OPC_EmitInteger, MVT::i32, 14, 
/*7062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7077*/        /*Scope*/ 28, /*->7106*/
/*7078*/          OPC_CheckChild1Type, MVT::v4i16,
/*7080*/          OPC_RecordChild2, // #2 = $Vm
/*7081*/          OPC_CheckChild2Type, MVT::v4i16,
/*7083*/          OPC_MoveParent,
/*7084*/          OPC_CheckType, MVT::v4i16,
/*7086*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7088*/          OPC_EmitInteger, MVT::i32, 14, 
/*7091*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7094*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7106*/        /*Scope*/ 28, /*->7135*/
/*7107*/          OPC_CheckChild1Type, MVT::v2i32,
/*7109*/          OPC_RecordChild2, // #2 = $Vm
/*7110*/          OPC_CheckChild2Type, MVT::v2i32,
/*7112*/          OPC_MoveParent,
/*7113*/          OPC_CheckType, MVT::v2i32,
/*7115*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7117*/          OPC_EmitInteger, MVT::i32, 14, 
/*7120*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7123*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7135*/        /*Scope*/ 28, /*->7164*/
/*7136*/          OPC_CheckChild1Type, MVT::v16i8,
/*7138*/          OPC_RecordChild2, // #2 = $Vm
/*7139*/          OPC_CheckChild2Type, MVT::v16i8,
/*7141*/          OPC_MoveParent,
/*7142*/          OPC_CheckType, MVT::v16i8,
/*7144*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7146*/          OPC_EmitInteger, MVT::i32, 14, 
/*7149*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7152*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7164*/        /*Scope*/ 28, /*->7193*/
/*7165*/          OPC_CheckChild1Type, MVT::v8i16,
/*7167*/          OPC_RecordChild2, // #2 = $Vm
/*7168*/          OPC_CheckChild2Type, MVT::v8i16,
/*7170*/          OPC_MoveParent,
/*7171*/          OPC_CheckType, MVT::v8i16,
/*7173*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7175*/          OPC_EmitInteger, MVT::i32, 14, 
/*7178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7193*/        /*Scope*/ 28, /*->7222*/
/*7194*/          OPC_CheckChild1Type, MVT::v4i32,
/*7196*/          OPC_RecordChild2, // #2 = $Vm
/*7197*/          OPC_CheckChild2Type, MVT::v4i32,
/*7199*/          OPC_MoveParent,
/*7200*/          OPC_CheckType, MVT::v4i32,
/*7202*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7204*/          OPC_EmitInteger, MVT::i32, 14, 
/*7207*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7210*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7222*/        0, /*End of Scope*/
/*7223*/      /*Scope*/ 52|128,1/*180*/, /*->7405*/
/*7225*/        OPC_CheckInteger, 14, 
/*7227*/        OPC_MoveParent,
/*7228*/        OPC_RecordChild1, // #1 = $Vn
/*7229*/        OPC_Scope, 28, /*->7259*/ // 6 children in Scope
/*7231*/          OPC_CheckChild1Type, MVT::v8i8,
/*7233*/          OPC_RecordChild2, // #2 = $Vm
/*7234*/          OPC_CheckChild2Type, MVT::v8i8,
/*7236*/          OPC_MoveParent,
/*7237*/          OPC_CheckType, MVT::v8i8,
/*7239*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7241*/          OPC_EmitInteger, MVT::i32, 14, 
/*7244*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7247*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7259*/        /*Scope*/ 28, /*->7288*/
/*7260*/          OPC_CheckChild1Type, MVT::v4i16,
/*7262*/          OPC_RecordChild2, // #2 = $Vm
/*7263*/          OPC_CheckChild2Type, MVT::v4i16,
/*7265*/          OPC_MoveParent,
/*7266*/          OPC_CheckType, MVT::v4i16,
/*7268*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7270*/          OPC_EmitInteger, MVT::i32, 14, 
/*7273*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7276*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7288*/        /*Scope*/ 28, /*->7317*/
/*7289*/          OPC_CheckChild1Type, MVT::v2i32,
/*7291*/          OPC_RecordChild2, // #2 = $Vm
/*7292*/          OPC_CheckChild2Type, MVT::v2i32,
/*7294*/          OPC_MoveParent,
/*7295*/          OPC_CheckType, MVT::v2i32,
/*7297*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7299*/          OPC_EmitInteger, MVT::i32, 14, 
/*7302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7317*/        /*Scope*/ 28, /*->7346*/
/*7318*/          OPC_CheckChild1Type, MVT::v16i8,
/*7320*/          OPC_RecordChild2, // #2 = $Vm
/*7321*/          OPC_CheckChild2Type, MVT::v16i8,
/*7323*/          OPC_MoveParent,
/*7324*/          OPC_CheckType, MVT::v16i8,
/*7326*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7328*/          OPC_EmitInteger, MVT::i32, 14, 
/*7331*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7334*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7346*/        /*Scope*/ 28, /*->7375*/
/*7347*/          OPC_CheckChild1Type, MVT::v8i16,
/*7349*/          OPC_RecordChild2, // #2 = $Vm
/*7350*/          OPC_CheckChild2Type, MVT::v8i16,
/*7352*/          OPC_MoveParent,
/*7353*/          OPC_CheckType, MVT::v8i16,
/*7355*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7357*/          OPC_EmitInteger, MVT::i32, 14, 
/*7360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7363*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7375*/        /*Scope*/ 28, /*->7404*/
/*7376*/          OPC_CheckChild1Type, MVT::v4i32,
/*7378*/          OPC_RecordChild2, // #2 = $Vm
/*7379*/          OPC_CheckChild2Type, MVT::v4i32,
/*7381*/          OPC_MoveParent,
/*7382*/          OPC_CheckType, MVT::v4i32,
/*7384*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7386*/          OPC_EmitInteger, MVT::i32, 14, 
/*7389*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7392*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7404*/        0, /*End of Scope*/
/*7405*/      0, /*End of Scope*/
/*7406*/    /*Scope*/ 92|128,4/*604*/, /*->8012*/
/*7408*/      OPC_MoveChild, 0,
/*7410*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7795
/*7415*/        OPC_MoveChild, 0,
/*7417*/        OPC_Scope, 58|128,1/*186*/, /*->7606*/ // 2 children in Scope
/*7420*/          OPC_CheckInteger, 13, 
/*7422*/          OPC_MoveParent,
/*7423*/          OPC_RecordChild1, // #0 = $Vn
/*7424*/          OPC_Scope, 29, /*->7455*/ // 6 children in Scope
/*7426*/            OPC_CheckChild1Type, MVT::v8i8,
/*7428*/            OPC_RecordChild2, // #1 = $Vm
/*7429*/            OPC_CheckChild2Type, MVT::v8i8,
/*7431*/            OPC_MoveParent,
/*7432*/            OPC_RecordChild1, // #2 = $src1
/*7433*/            OPC_CheckType, MVT::v8i8,
/*7435*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7437*/            OPC_EmitInteger, MVT::i32, 14, 
/*7440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7443*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7455*/          /*Scope*/ 29, /*->7485*/
/*7456*/            OPC_CheckChild1Type, MVT::v4i16,
/*7458*/            OPC_RecordChild2, // #1 = $Vm
/*7459*/            OPC_CheckChild2Type, MVT::v4i16,
/*7461*/            OPC_MoveParent,
/*7462*/            OPC_RecordChild1, // #2 = $src1
/*7463*/            OPC_CheckType, MVT::v4i16,
/*7465*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7467*/            OPC_EmitInteger, MVT::i32, 14, 
/*7470*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7473*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7485*/          /*Scope*/ 29, /*->7515*/
/*7486*/            OPC_CheckChild1Type, MVT::v2i32,
/*7488*/            OPC_RecordChild2, // #1 = $Vm
/*7489*/            OPC_CheckChild2Type, MVT::v2i32,
/*7491*/            OPC_MoveParent,
/*7492*/            OPC_RecordChild1, // #2 = $src1
/*7493*/            OPC_CheckType, MVT::v2i32,
/*7495*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7497*/            OPC_EmitInteger, MVT::i32, 14, 
/*7500*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7503*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7515*/          /*Scope*/ 29, /*->7545*/
/*7516*/            OPC_CheckChild1Type, MVT::v16i8,
/*7518*/            OPC_RecordChild2, // #1 = $Vm
/*7519*/            OPC_CheckChild2Type, MVT::v16i8,
/*7521*/            OPC_MoveParent,
/*7522*/            OPC_RecordChild1, // #2 = $src1
/*7523*/            OPC_CheckType, MVT::v16i8,
/*7525*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7527*/            OPC_EmitInteger, MVT::i32, 14, 
/*7530*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7533*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7545*/          /*Scope*/ 29, /*->7575*/
/*7546*/            OPC_CheckChild1Type, MVT::v8i16,
/*7548*/            OPC_RecordChild2, // #1 = $Vm
/*7549*/            OPC_CheckChild2Type, MVT::v8i16,
/*7551*/            OPC_MoveParent,
/*7552*/            OPC_RecordChild1, // #2 = $src1
/*7553*/            OPC_CheckType, MVT::v8i16,
/*7555*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7557*/            OPC_EmitInteger, MVT::i32, 14, 
/*7560*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7563*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7575*/          /*Scope*/ 29, /*->7605*/
/*7576*/            OPC_CheckChild1Type, MVT::v4i32,
/*7578*/            OPC_RecordChild2, // #1 = $Vm
/*7579*/            OPC_CheckChild2Type, MVT::v4i32,
/*7581*/            OPC_MoveParent,
/*7582*/            OPC_RecordChild1, // #2 = $src1
/*7583*/            OPC_CheckType, MVT::v4i32,
/*7585*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7587*/            OPC_EmitInteger, MVT::i32, 14, 
/*7590*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7593*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7605*/          0, /*End of Scope*/
/*7606*/        /*Scope*/ 58|128,1/*186*/, /*->7794*/
/*7608*/          OPC_CheckInteger, 14, 
/*7610*/          OPC_MoveParent,
/*7611*/          OPC_RecordChild1, // #0 = $Vn
/*7612*/          OPC_Scope, 29, /*->7643*/ // 6 children in Scope
/*7614*/            OPC_CheckChild1Type, MVT::v8i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v8i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v8i8,
/*7623*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v4i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v4i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v4i16,
/*7653*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v2i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v2i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v2i32,
/*7683*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7703*/          /*Scope*/ 29, /*->7733*/
/*7704*/            OPC_CheckChild1Type, MVT::v16i8,
/*7706*/            OPC_RecordChild2, // #1 = $Vm
/*7707*/            OPC_CheckChild2Type, MVT::v16i8,
/*7709*/            OPC_MoveParent,
/*7710*/            OPC_RecordChild1, // #2 = $src1
/*7711*/            OPC_CheckType, MVT::v16i8,
/*7713*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7715*/            OPC_EmitInteger, MVT::i32, 14, 
/*7718*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7721*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7733*/          /*Scope*/ 29, /*->7763*/
/*7734*/            OPC_CheckChild1Type, MVT::v8i16,
/*7736*/            OPC_RecordChild2, // #1 = $Vm
/*7737*/            OPC_CheckChild2Type, MVT::v8i16,
/*7739*/            OPC_MoveParent,
/*7740*/            OPC_RecordChild1, // #2 = $src1
/*7741*/            OPC_CheckType, MVT::v8i16,
/*7743*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7745*/            OPC_EmitInteger, MVT::i32, 14, 
/*7748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7763*/          /*Scope*/ 29, /*->7793*/
/*7764*/            OPC_CheckChild1Type, MVT::v4i32,
/*7766*/            OPC_RecordChild2, // #1 = $Vm
/*7767*/            OPC_CheckChild2Type, MVT::v4i32,
/*7769*/            OPC_MoveParent,
/*7770*/            OPC_RecordChild1, // #2 = $src1
/*7771*/            OPC_CheckType, MVT::v4i32,
/*7773*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7793*/          0, /*End of Scope*/
/*7794*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7903
/*7798*/        OPC_RecordChild0, // #0 = $Vn
/*7799*/        OPC_Scope, 33, /*->7834*/ // 3 children in Scope
/*7801*/          OPC_CheckChild0Type, MVT::v8i8,
/*7803*/          OPC_MoveParent,
/*7804*/          OPC_MoveChild, 1,
/*7806*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7809*/          OPC_RecordChild0, // #1 = $Vm
/*7810*/          OPC_CheckChild0Type, MVT::v8i8,
/*7812*/          OPC_MoveParent,
/*7813*/          OPC_CheckType, MVT::v8i16,
/*7815*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7817*/          OPC_EmitInteger, MVT::i32, 14, 
/*7820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7834*/        /*Scope*/ 33, /*->7868*/
/*7835*/          OPC_CheckChild0Type, MVT::v4i16,
/*7837*/          OPC_MoveParent,
/*7838*/          OPC_MoveChild, 1,
/*7840*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7843*/          OPC_RecordChild0, // #1 = $Vm
/*7844*/          OPC_CheckChild0Type, MVT::v4i16,
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_CheckType, MVT::v4i32,
/*7849*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7851*/          OPC_EmitInteger, MVT::i32, 14, 
/*7854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7868*/        /*Scope*/ 33, /*->7902*/
/*7869*/          OPC_CheckChild0Type, MVT::v2i32,
/*7871*/          OPC_MoveParent,
/*7872*/          OPC_MoveChild, 1,
/*7874*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7877*/          OPC_RecordChild0, // #1 = $Vm
/*7878*/          OPC_CheckChild0Type, MVT::v2i32,
/*7880*/          OPC_MoveParent,
/*7881*/          OPC_CheckType, MVT::v2i64,
/*7883*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7885*/          OPC_EmitInteger, MVT::i32, 14, 
/*7888*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7891*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7902*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8011
/*7906*/        OPC_RecordChild0, // #0 = $Vn
/*7907*/        OPC_Scope, 33, /*->7942*/ // 3 children in Scope
/*7909*/          OPC_CheckChild0Type, MVT::v8i8,
/*7911*/          OPC_MoveParent,
/*7912*/          OPC_MoveChild, 1,
/*7914*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7917*/          OPC_RecordChild0, // #1 = $Vm
/*7918*/          OPC_CheckChild0Type, MVT::v8i8,
/*7920*/          OPC_MoveParent,
/*7921*/          OPC_CheckType, MVT::v8i16,
/*7923*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7925*/          OPC_EmitInteger, MVT::i32, 14, 
/*7928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7942*/        /*Scope*/ 33, /*->7976*/
/*7943*/          OPC_CheckChild0Type, MVT::v4i16,
/*7945*/          OPC_MoveParent,
/*7946*/          OPC_MoveChild, 1,
/*7948*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7951*/          OPC_RecordChild0, // #1 = $Vm
/*7952*/          OPC_CheckChild0Type, MVT::v4i16,
/*7954*/          OPC_MoveParent,
/*7955*/          OPC_CheckType, MVT::v4i32,
/*7957*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7959*/          OPC_EmitInteger, MVT::i32, 14, 
/*7962*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7976*/        /*Scope*/ 33, /*->8010*/
/*7977*/          OPC_CheckChild0Type, MVT::v2i32,
/*7979*/          OPC_MoveParent,
/*7980*/          OPC_MoveChild, 1,
/*7982*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7985*/          OPC_RecordChild0, // #1 = $Vm
/*7986*/          OPC_CheckChild0Type, MVT::v2i32,
/*7988*/          OPC_MoveParent,
/*7989*/          OPC_CheckType, MVT::v2i64,
/*7991*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7993*/          OPC_EmitInteger, MVT::i32, 14, 
/*7996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8010*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8012*/    /*Scope*/ 65|128,6/*833*/, /*->8847*/
/*8014*/      OPC_RecordChild0, // #0 = $src1
/*8015*/      OPC_MoveChild, 1,
/*8017*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8225
/*8022*/        OPC_RecordChild0, // #1 = $Vm
/*8023*/        OPC_RecordChild1, // #2 = $SIMM
/*8024*/        OPC_MoveChild, 1,
/*8026*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8029*/        OPC_MoveParent,
/*8030*/        OPC_MoveParent,
/*8031*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8056
/*8034*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8036*/          OPC_EmitConvertToTarget, 2,
/*8038*/          OPC_EmitInteger, MVT::i32, 14, 
/*8041*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8044*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8080
/*8058*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8060*/          OPC_EmitConvertToTarget, 2,
/*8062*/          OPC_EmitInteger, MVT::i32, 14, 
/*8065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8104
/*8082*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8084*/          OPC_EmitConvertToTarget, 2,
/*8086*/          OPC_EmitInteger, MVT::i32, 14, 
/*8089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8128
/*8106*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8108*/          OPC_EmitConvertToTarget, 2,
/*8110*/          OPC_EmitInteger, MVT::i32, 14, 
/*8113*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8116*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8152
/*8130*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8132*/          OPC_EmitConvertToTarget, 2,
/*8134*/          OPC_EmitInteger, MVT::i32, 14, 
/*8137*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8140*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8176
/*8154*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8156*/          OPC_EmitConvertToTarget, 2,
/*8158*/          OPC_EmitInteger, MVT::i32, 14, 
/*8161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8200
/*8178*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8180*/          OPC_EmitConvertToTarget, 2,
/*8182*/          OPC_EmitInteger, MVT::i32, 14, 
/*8185*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8188*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8224
/*8202*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8204*/          OPC_EmitConvertToTarget, 2,
/*8206*/          OPC_EmitInteger, MVT::i32, 14, 
/*8209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8212*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8432
/*8229*/        OPC_RecordChild0, // #1 = $Vm
/*8230*/        OPC_RecordChild1, // #2 = $SIMM
/*8231*/        OPC_MoveChild, 1,
/*8233*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8236*/        OPC_MoveParent,
/*8237*/        OPC_MoveParent,
/*8238*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8263
/*8241*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8243*/          OPC_EmitConvertToTarget, 2,
/*8245*/          OPC_EmitInteger, MVT::i32, 14, 
/*8248*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8287
/*8265*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8267*/          OPC_EmitConvertToTarget, 2,
/*8269*/          OPC_EmitInteger, MVT::i32, 14, 
/*8272*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8311
/*8289*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8291*/          OPC_EmitConvertToTarget, 2,
/*8293*/          OPC_EmitInteger, MVT::i32, 14, 
/*8296*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8299*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8335
/*8313*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8315*/          OPC_EmitConvertToTarget, 2,
/*8317*/          OPC_EmitInteger, MVT::i32, 14, 
/*8320*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8323*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8359
/*8337*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8339*/          OPC_EmitConvertToTarget, 2,
/*8341*/          OPC_EmitInteger, MVT::i32, 14, 
/*8344*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8347*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8383
/*8361*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8363*/          OPC_EmitConvertToTarget, 2,
/*8365*/          OPC_EmitInteger, MVT::i32, 14, 
/*8368*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8371*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8407
/*8385*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8387*/          OPC_EmitConvertToTarget, 2,
/*8389*/          OPC_EmitInteger, MVT::i32, 14, 
/*8392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8431
/*8409*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8411*/          OPC_EmitConvertToTarget, 2,
/*8413*/          OPC_EmitInteger, MVT::i32, 14, 
/*8416*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8419*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8639
/*8436*/        OPC_RecordChild0, // #1 = $Vm
/*8437*/        OPC_RecordChild1, // #2 = $SIMM
/*8438*/        OPC_MoveChild, 1,
/*8440*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8443*/        OPC_MoveParent,
/*8444*/        OPC_MoveParent,
/*8445*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8470
/*8448*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8450*/          OPC_EmitConvertToTarget, 2,
/*8452*/          OPC_EmitInteger, MVT::i32, 14, 
/*8455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8494
/*8472*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8474*/          OPC_EmitConvertToTarget, 2,
/*8476*/          OPC_EmitInteger, MVT::i32, 14, 
/*8479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8518
/*8496*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8498*/          OPC_EmitConvertToTarget, 2,
/*8500*/          OPC_EmitInteger, MVT::i32, 14, 
/*8503*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8506*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8542
/*8520*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8522*/          OPC_EmitConvertToTarget, 2,
/*8524*/          OPC_EmitInteger, MVT::i32, 14, 
/*8527*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8530*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8566
/*8544*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8546*/          OPC_EmitConvertToTarget, 2,
/*8548*/          OPC_EmitInteger, MVT::i32, 14, 
/*8551*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8554*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8590
/*8568*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8570*/          OPC_EmitConvertToTarget, 2,
/*8572*/          OPC_EmitInteger, MVT::i32, 14, 
/*8575*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8578*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8614
/*8592*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8594*/          OPC_EmitConvertToTarget, 2,
/*8596*/          OPC_EmitInteger, MVT::i32, 14, 
/*8599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8638
/*8616*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8618*/          OPC_EmitConvertToTarget, 2,
/*8620*/          OPC_EmitInteger, MVT::i32, 14, 
/*8623*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8626*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8846
/*8643*/        OPC_RecordChild0, // #1 = $Vm
/*8644*/        OPC_RecordChild1, // #2 = $SIMM
/*8645*/        OPC_MoveChild, 1,
/*8647*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8650*/        OPC_MoveParent,
/*8651*/        OPC_MoveParent,
/*8652*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8677
/*8655*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8657*/          OPC_EmitConvertToTarget, 2,
/*8659*/          OPC_EmitInteger, MVT::i32, 14, 
/*8662*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8665*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8701
/*8679*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8681*/          OPC_EmitConvertToTarget, 2,
/*8683*/          OPC_EmitInteger, MVT::i32, 14, 
/*8686*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8725
/*8703*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8705*/          OPC_EmitConvertToTarget, 2,
/*8707*/          OPC_EmitInteger, MVT::i32, 14, 
/*8710*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8713*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8749
/*8727*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8729*/          OPC_EmitConvertToTarget, 2,
/*8731*/          OPC_EmitInteger, MVT::i32, 14, 
/*8734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8737*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8773
/*8751*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8753*/          OPC_EmitConvertToTarget, 2,
/*8755*/          OPC_EmitInteger, MVT::i32, 14, 
/*8758*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8761*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8797
/*8775*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8777*/          OPC_EmitConvertToTarget, 2,
/*8779*/          OPC_EmitInteger, MVT::i32, 14, 
/*8782*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8785*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8821
/*8799*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8801*/          OPC_EmitConvertToTarget, 2,
/*8803*/          OPC_EmitInteger, MVT::i32, 14, 
/*8806*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8809*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8845
/*8823*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8825*/          OPC_EmitConvertToTarget, 2,
/*8827*/          OPC_EmitInteger, MVT::i32, 14, 
/*8830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8847*/    /*Scope*/ 68|128,6/*836*/, /*->9685*/
/*8849*/      OPC_MoveChild, 0,
/*8851*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9060
/*8856*/        OPC_RecordChild0, // #0 = $Vm
/*8857*/        OPC_RecordChild1, // #1 = $SIMM
/*8858*/        OPC_MoveChild, 1,
/*8860*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8863*/        OPC_MoveParent,
/*8864*/        OPC_MoveParent,
/*8865*/        OPC_RecordChild1, // #2 = $src1
/*8866*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8891
/*8869*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8871*/          OPC_EmitConvertToTarget, 1,
/*8873*/          OPC_EmitInteger, MVT::i32, 14, 
/*8876*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8879*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8915
/*8893*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8895*/          OPC_EmitConvertToTarget, 1,
/*8897*/          OPC_EmitInteger, MVT::i32, 14, 
/*8900*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8903*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8939
/*8917*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8919*/          OPC_EmitConvertToTarget, 1,
/*8921*/          OPC_EmitInteger, MVT::i32, 14, 
/*8924*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8927*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8963
/*8941*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8943*/          OPC_EmitConvertToTarget, 1,
/*8945*/          OPC_EmitInteger, MVT::i32, 14, 
/*8948*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8951*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8987
/*8965*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8967*/          OPC_EmitConvertToTarget, 1,
/*8969*/          OPC_EmitInteger, MVT::i32, 14, 
/*8972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8975*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9011
/*8989*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8991*/          OPC_EmitConvertToTarget, 1,
/*8993*/          OPC_EmitInteger, MVT::i32, 14, 
/*8996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9035
/*9013*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9015*/          OPC_EmitConvertToTarget, 1,
/*9017*/          OPC_EmitInteger, MVT::i32, 14, 
/*9020*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9023*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9059
/*9037*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9039*/          OPC_EmitConvertToTarget, 1,
/*9041*/          OPC_EmitInteger, MVT::i32, 14, 
/*9044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9047*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9268
/*9064*/        OPC_RecordChild0, // #0 = $Vm
/*9065*/        OPC_RecordChild1, // #1 = $SIMM
/*9066*/        OPC_MoveChild, 1,
/*9068*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9071*/        OPC_MoveParent,
/*9072*/        OPC_MoveParent,
/*9073*/        OPC_RecordChild1, // #2 = $src1
/*9074*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9099
/*9077*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9079*/          OPC_EmitConvertToTarget, 1,
/*9081*/          OPC_EmitInteger, MVT::i32, 14, 
/*9084*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9087*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9123
/*9101*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9103*/          OPC_EmitConvertToTarget, 1,
/*9105*/          OPC_EmitInteger, MVT::i32, 14, 
/*9108*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9111*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9147
/*9125*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9127*/          OPC_EmitConvertToTarget, 1,
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9171
/*9149*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9151*/          OPC_EmitConvertToTarget, 1,
/*9153*/          OPC_EmitInteger, MVT::i32, 14, 
/*9156*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9159*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9195
/*9173*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9175*/          OPC_EmitConvertToTarget, 1,
/*9177*/          OPC_EmitInteger, MVT::i32, 14, 
/*9180*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9183*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9219
/*9197*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9199*/          OPC_EmitConvertToTarget, 1,
/*9201*/          OPC_EmitInteger, MVT::i32, 14, 
/*9204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9207*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9243
/*9221*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9223*/          OPC_EmitConvertToTarget, 1,
/*9225*/          OPC_EmitInteger, MVT::i32, 14, 
/*9228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9267
/*9245*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9247*/          OPC_EmitConvertToTarget, 1,
/*9249*/          OPC_EmitInteger, MVT::i32, 14, 
/*9252*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9255*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9476
/*9272*/        OPC_RecordChild0, // #0 = $Vm
/*9273*/        OPC_RecordChild1, // #1 = $SIMM
/*9274*/        OPC_MoveChild, 1,
/*9276*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9279*/        OPC_MoveParent,
/*9280*/        OPC_MoveParent,
/*9281*/        OPC_RecordChild1, // #2 = $src1
/*9282*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9307
/*9285*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9287*/          OPC_EmitConvertToTarget, 1,
/*9289*/          OPC_EmitInteger, MVT::i32, 14, 
/*9292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9331
/*9309*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9311*/          OPC_EmitConvertToTarget, 1,
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9355
/*9333*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9335*/          OPC_EmitConvertToTarget, 1,
/*9337*/          OPC_EmitInteger, MVT::i32, 14, 
/*9340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9343*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9379
/*9357*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9359*/          OPC_EmitConvertToTarget, 1,
/*9361*/          OPC_EmitInteger, MVT::i32, 14, 
/*9364*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9367*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9403
/*9381*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9383*/          OPC_EmitConvertToTarget, 1,
/*9385*/          OPC_EmitInteger, MVT::i32, 14, 
/*9388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9427
/*9405*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9407*/          OPC_EmitConvertToTarget, 1,
/*9409*/          OPC_EmitInteger, MVT::i32, 14, 
/*9412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9415*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9451
/*9429*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9431*/          OPC_EmitConvertToTarget, 1,
/*9433*/          OPC_EmitInteger, MVT::i32, 14, 
/*9436*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9439*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9475
/*9453*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9455*/          OPC_EmitConvertToTarget, 1,
/*9457*/          OPC_EmitInteger, MVT::i32, 14, 
/*9460*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9463*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9684
/*9480*/        OPC_RecordChild0, // #0 = $Vm
/*9481*/        OPC_RecordChild1, // #1 = $SIMM
/*9482*/        OPC_MoveChild, 1,
/*9484*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9487*/        OPC_MoveParent,
/*9488*/        OPC_MoveParent,
/*9489*/        OPC_RecordChild1, // #2 = $src1
/*9490*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9515
/*9493*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9495*/          OPC_EmitConvertToTarget, 1,
/*9497*/          OPC_EmitInteger, MVT::i32, 14, 
/*9500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9503*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9539
/*9517*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9519*/          OPC_EmitConvertToTarget, 1,
/*9521*/          OPC_EmitInteger, MVT::i32, 14, 
/*9524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9563
/*9541*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9543*/          OPC_EmitConvertToTarget, 1,
/*9545*/          OPC_EmitInteger, MVT::i32, 14, 
/*9548*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9551*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9587
/*9565*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9567*/          OPC_EmitConvertToTarget, 1,
/*9569*/          OPC_EmitInteger, MVT::i32, 14, 
/*9572*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9611
/*9589*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9591*/          OPC_EmitConvertToTarget, 1,
/*9593*/          OPC_EmitInteger, MVT::i32, 14, 
/*9596*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9599*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9635
/*9613*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9615*/          OPC_EmitConvertToTarget, 1,
/*9617*/          OPC_EmitInteger, MVT::i32, 14, 
/*9620*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9623*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9659
/*9637*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9639*/          OPC_EmitConvertToTarget, 1,
/*9641*/          OPC_EmitInteger, MVT::i32, 14, 
/*9644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9647*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9683
/*9661*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9663*/          OPC_EmitConvertToTarget, 1,
/*9665*/          OPC_EmitInteger, MVT::i32, 14, 
/*9668*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9685*/    /*Scope*/ 98|128,3/*482*/, /*->10169*/
/*9687*/      OPC_RecordChild0, // #0 = $Vn
/*9688*/      OPC_MoveChild, 1,
/*9690*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9772
/*9694*/        OPC_RecordChild0, // #1 = $Vm
/*9695*/        OPC_Scope, 24, /*->9721*/ // 3 children in Scope
/*9697*/          OPC_CheckChild0Type, MVT::v8i8,
/*9699*/          OPC_MoveParent,
/*9700*/          OPC_CheckType, MVT::v8i16,
/*9702*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9704*/          OPC_EmitInteger, MVT::i32, 14, 
/*9707*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9710*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9721*/        /*Scope*/ 24, /*->9746*/
/*9722*/          OPC_CheckChild0Type, MVT::v4i16,
/*9724*/          OPC_MoveParent,
/*9725*/          OPC_CheckType, MVT::v4i32,
/*9727*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9729*/          OPC_EmitInteger, MVT::i32, 14, 
/*9732*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9735*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9746*/        /*Scope*/ 24, /*->9771*/
/*9747*/          OPC_CheckChild0Type, MVT::v2i32,
/*9749*/          OPC_MoveParent,
/*9750*/          OPC_CheckType, MVT::v2i64,
/*9752*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9754*/          OPC_EmitInteger, MVT::i32, 14, 
/*9757*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9760*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9771*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9853
/*9775*/        OPC_RecordChild0, // #1 = $Vm
/*9776*/        OPC_Scope, 24, /*->9802*/ // 3 children in Scope
/*9778*/          OPC_CheckChild0Type, MVT::v8i8,
/*9780*/          OPC_MoveParent,
/*9781*/          OPC_CheckType, MVT::v8i16,
/*9783*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9785*/          OPC_EmitInteger, MVT::i32, 14, 
/*9788*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9791*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9802*/        /*Scope*/ 24, /*->9827*/
/*9803*/          OPC_CheckChild0Type, MVT::v4i16,
/*9805*/          OPC_MoveParent,
/*9806*/          OPC_CheckType, MVT::v4i32,
/*9808*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9810*/          OPC_EmitInteger, MVT::i32, 14, 
/*9813*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9816*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9827*/        /*Scope*/ 24, /*->9852*/
/*9828*/          OPC_CheckChild0Type, MVT::v2i32,
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_CheckType, MVT::v2i64,
/*9833*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9835*/          OPC_EmitInteger, MVT::i32, 14, 
/*9838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9852*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->9994
/*9857*/        OPC_RecordChild0, // #1 = $Vn
/*9858*/        OPC_RecordChild1, // #2 = $Vm
/*9859*/        OPC_MoveParent,
/*9860*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9883
/*9863*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9865*/          OPC_EmitInteger, MVT::i32, 14, 
/*9868*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9871*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->9905
/*9885*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9887*/          OPC_EmitInteger, MVT::i32, 14, 
/*9890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->9927
/*9907*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9909*/          OPC_EmitInteger, MVT::i32, 14, 
/*9912*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9915*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->9949
/*9929*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9931*/          OPC_EmitInteger, MVT::i32, 14, 
/*9934*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9937*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->9971
/*9951*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9953*/          OPC_EmitInteger, MVT::i32, 14, 
/*9956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->9993
/*9973*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9975*/          OPC_EmitInteger, MVT::i32, 14, 
/*9978*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9981*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10081
/*9997*/        OPC_RecordChild0, // #1 = $Vn
/*9998*/        OPC_Scope, 26, /*->10026*/ // 3 children in Scope
/*10000*/         OPC_CheckChild0Type, MVT::v8i8,
/*10002*/         OPC_RecordChild1, // #2 = $Vm
/*10003*/         OPC_MoveParent,
/*10004*/         OPC_CheckType, MVT::v8i16,
/*10006*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10008*/         OPC_EmitInteger, MVT::i32, 14, 
/*10011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10026*/       /*Scope*/ 26, /*->10053*/
/*10027*/         OPC_CheckChild0Type, MVT::v4i16,
/*10029*/         OPC_RecordChild1, // #2 = $Vm
/*10030*/         OPC_MoveParent,
/*10031*/         OPC_CheckType, MVT::v4i32,
/*10033*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10035*/         OPC_EmitInteger, MVT::i32, 14, 
/*10038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10053*/       /*Scope*/ 26, /*->10080*/
/*10054*/         OPC_CheckChild0Type, MVT::v2i32,
/*10056*/         OPC_RecordChild1, // #2 = $Vm
/*10057*/         OPC_MoveParent,
/*10058*/         OPC_CheckType, MVT::v2i64,
/*10060*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10062*/         OPC_EmitInteger, MVT::i32, 14, 
/*10065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10080*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10168
/*10084*/       OPC_RecordChild0, // #1 = $Vn
/*10085*/       OPC_Scope, 26, /*->10113*/ // 3 children in Scope
/*10087*/         OPC_CheckChild0Type, MVT::v8i8,
/*10089*/         OPC_RecordChild1, // #2 = $Vm
/*10090*/         OPC_MoveParent,
/*10091*/         OPC_CheckType, MVT::v8i16,
/*10093*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10095*/         OPC_EmitInteger, MVT::i32, 14, 
/*10098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10113*/       /*Scope*/ 26, /*->10140*/
/*10114*/         OPC_CheckChild0Type, MVT::v4i16,
/*10116*/         OPC_RecordChild1, // #2 = $Vm
/*10117*/         OPC_MoveParent,
/*10118*/         OPC_CheckType, MVT::v4i32,
/*10120*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10122*/         OPC_EmitInteger, MVT::i32, 14, 
/*10125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10140*/       /*Scope*/ 26, /*->10167*/
/*10141*/         OPC_CheckChild0Type, MVT::v2i32,
/*10143*/         OPC_RecordChild1, // #2 = $Vm
/*10144*/         OPC_MoveParent,
/*10145*/         OPC_CheckType, MVT::v2i64,
/*10147*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10149*/         OPC_EmitInteger, MVT::i32, 14, 
/*10152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10167*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10169*/   /*Scope*/ 110|128,3/*494*/, /*->10665*/
/*10171*/     OPC_MoveChild, 0,
/*10173*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10258
/*10177*/       OPC_RecordChild0, // #0 = $Vm
/*10178*/       OPC_Scope, 25, /*->10205*/ // 3 children in Scope
/*10180*/         OPC_CheckChild0Type, MVT::v8i8,
/*10182*/         OPC_MoveParent,
/*10183*/         OPC_RecordChild1, // #1 = $Vn
/*10184*/         OPC_CheckType, MVT::v8i16,
/*10186*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10188*/         OPC_EmitInteger, MVT::i32, 14, 
/*10191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10205*/       /*Scope*/ 25, /*->10231*/
/*10206*/         OPC_CheckChild0Type, MVT::v4i16,
/*10208*/         OPC_MoveParent,
/*10209*/         OPC_RecordChild1, // #1 = $Vn
/*10210*/         OPC_CheckType, MVT::v4i32,
/*10212*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10214*/         OPC_EmitInteger, MVT::i32, 14, 
/*10217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10231*/       /*Scope*/ 25, /*->10257*/
/*10232*/         OPC_CheckChild0Type, MVT::v2i32,
/*10234*/         OPC_MoveParent,
/*10235*/         OPC_RecordChild1, // #1 = $Vn
/*10236*/         OPC_CheckType, MVT::v2i64,
/*10238*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10240*/         OPC_EmitInteger, MVT::i32, 14, 
/*10243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10257*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10342
/*10261*/       OPC_RecordChild0, // #0 = $Vm
/*10262*/       OPC_Scope, 25, /*->10289*/ // 3 children in Scope
/*10264*/         OPC_CheckChild0Type, MVT::v8i8,
/*10266*/         OPC_MoveParent,
/*10267*/         OPC_RecordChild1, // #1 = $Vn
/*10268*/         OPC_CheckType, MVT::v8i16,
/*10270*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10272*/         OPC_EmitInteger, MVT::i32, 14, 
/*10275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10289*/       /*Scope*/ 25, /*->10315*/
/*10290*/         OPC_CheckChild0Type, MVT::v4i16,
/*10292*/         OPC_MoveParent,
/*10293*/         OPC_RecordChild1, // #1 = $Vn
/*10294*/         OPC_CheckType, MVT::v4i32,
/*10296*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10298*/         OPC_EmitInteger, MVT::i32, 14, 
/*10301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10315*/       /*Scope*/ 25, /*->10341*/
/*10316*/         OPC_CheckChild0Type, MVT::v2i32,
/*10318*/         OPC_MoveParent,
/*10319*/         OPC_RecordChild1, // #1 = $Vn
/*10320*/         OPC_CheckType, MVT::v2i64,
/*10322*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10324*/         OPC_EmitInteger, MVT::i32, 14, 
/*10327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10341*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10484
/*10346*/       OPC_RecordChild0, // #0 = $Vn
/*10347*/       OPC_RecordChild1, // #1 = $Vm
/*10348*/       OPC_MoveParent,
/*10349*/       OPC_RecordChild1, // #2 = $src1
/*10350*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10373
/*10353*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10355*/         OPC_EmitInteger, MVT::i32, 14, 
/*10358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10395
/*10375*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10377*/         OPC_EmitInteger, MVT::i32, 14, 
/*10380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10417
/*10397*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10399*/         OPC_EmitInteger, MVT::i32, 14, 
/*10402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10439
/*10419*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10421*/         OPC_EmitInteger, MVT::i32, 14, 
/*10424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10461
/*10441*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10443*/         OPC_EmitInteger, MVT::i32, 14, 
/*10446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10483
/*10463*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10465*/         OPC_EmitInteger, MVT::i32, 14, 
/*10468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10574
/*10487*/       OPC_RecordChild0, // #0 = $Vn
/*10488*/       OPC_Scope, 27, /*->10517*/ // 3 children in Scope
/*10490*/         OPC_CheckChild0Type, MVT::v8i8,
/*10492*/         OPC_RecordChild1, // #1 = $Vm
/*10493*/         OPC_MoveParent,
/*10494*/         OPC_RecordChild1, // #2 = $src1
/*10495*/         OPC_CheckType, MVT::v8i16,
/*10497*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10499*/         OPC_EmitInteger, MVT::i32, 14, 
/*10502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10517*/       /*Scope*/ 27, /*->10545*/
/*10518*/         OPC_CheckChild0Type, MVT::v4i16,
/*10520*/         OPC_RecordChild1, // #1 = $Vm
/*10521*/         OPC_MoveParent,
/*10522*/         OPC_RecordChild1, // #2 = $src1
/*10523*/         OPC_CheckType, MVT::v4i32,
/*10525*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10527*/         OPC_EmitInteger, MVT::i32, 14, 
/*10530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10545*/       /*Scope*/ 27, /*->10573*/
/*10546*/         OPC_CheckChild0Type, MVT::v2i32,
/*10548*/         OPC_RecordChild1, // #1 = $Vm
/*10549*/         OPC_MoveParent,
/*10550*/         OPC_RecordChild1, // #2 = $src1
/*10551*/         OPC_CheckType, MVT::v2i64,
/*10553*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10555*/         OPC_EmitInteger, MVT::i32, 14, 
/*10558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10573*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10664
/*10577*/       OPC_RecordChild0, // #0 = $Vn
/*10578*/       OPC_Scope, 27, /*->10607*/ // 3 children in Scope
/*10580*/         OPC_CheckChild0Type, MVT::v8i8,
/*10582*/         OPC_RecordChild1, // #1 = $Vm
/*10583*/         OPC_MoveParent,
/*10584*/         OPC_RecordChild1, // #2 = $src1
/*10585*/         OPC_CheckType, MVT::v8i16,
/*10587*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10589*/         OPC_EmitInteger, MVT::i32, 14, 
/*10592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10607*/       /*Scope*/ 27, /*->10635*/
/*10608*/         OPC_CheckChild0Type, MVT::v4i16,
/*10610*/         OPC_RecordChild1, // #1 = $Vm
/*10611*/         OPC_MoveParent,
/*10612*/         OPC_RecordChild1, // #2 = $src1
/*10613*/         OPC_CheckType, MVT::v4i32,
/*10615*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10617*/         OPC_EmitInteger, MVT::i32, 14, 
/*10620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10635*/       /*Scope*/ 27, /*->10663*/
/*10636*/         OPC_CheckChild0Type, MVT::v2i32,
/*10638*/         OPC_RecordChild1, // #1 = $Vm
/*10639*/         OPC_MoveParent,
/*10640*/         OPC_RecordChild1, // #2 = $src1
/*10641*/         OPC_CheckType, MVT::v2i64,
/*10643*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10645*/         OPC_EmitInteger, MVT::i32, 14, 
/*10648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10663*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10665*/   /*Scope*/ 44|128,1/*172*/, /*->10839*/
/*10667*/     OPC_RecordChild0, // #0 = $Vn
/*10668*/     OPC_RecordChild1, // #1 = $Vm
/*10669*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10691
/*10672*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10674*/       OPC_EmitInteger, MVT::i32, 14, 
/*10677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10712
/*10693*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10695*/       OPC_EmitInteger, MVT::i32, 14, 
/*10698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10733
/*10714*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10716*/       OPC_EmitInteger, MVT::i32, 14, 
/*10719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10754
/*10735*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10737*/       OPC_EmitInteger, MVT::i32, 14, 
/*10740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10775
/*10756*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10758*/       OPC_EmitInteger, MVT::i32, 14, 
/*10761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10796
/*10777*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10779*/       OPC_EmitInteger, MVT::i32, 14, 
/*10782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10817
/*10798*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10800*/       OPC_EmitInteger, MVT::i32, 14, 
/*10803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10838
/*10819*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10821*/       OPC_EmitInteger, MVT::i32, 14, 
/*10824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10839*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,33/*4333*/,  TARGET_VAL(ISD::OR),// ->15177
/*10844*/   OPC_Scope, 48|128,6/*816*/, /*->11663*/ // 17 children in Scope
/*10847*/     OPC_MoveChild, 0,
/*10849*/     OPC_Scope, 91, /*->10942*/ // 9 children in Scope
/*10851*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10854*/       OPC_MoveChild, 0,
/*10856*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10859*/       OPC_RecordChild0, // #0 = $Rm
/*10860*/       OPC_MoveChild, 1,
/*10862*/       OPC_CheckInteger, 24, 
/*10864*/       OPC_CheckType, MVT::i32,
/*10866*/       OPC_MoveParent,
/*10867*/       OPC_MoveParent,
/*10868*/       OPC_MoveChild, 1,
/*10870*/       OPC_CheckInteger, 16, 
/*10872*/       OPC_CheckType, MVT::i32,
/*10874*/       OPC_MoveParent,
/*10875*/       OPC_MoveParent,
/*10876*/       OPC_MoveChild, 1,
/*10878*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10881*/       OPC_MoveChild, 0,
/*10883*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10886*/       OPC_MoveChild, 0,
/*10888*/       OPC_CheckSame, 0,
/*10890*/       OPC_MoveParent,
/*10891*/       OPC_MoveChild, 1,
/*10893*/       OPC_CheckInteger, 8, 
/*10895*/       OPC_CheckType, MVT::i32,
/*10897*/       OPC_MoveParent,
/*10898*/       OPC_MoveParent,
/*10899*/       OPC_MoveParent,
/*10900*/       OPC_CheckType, MVT::i32,
/*10902*/       OPC_Scope, 18, /*->10922*/ // 2 children in Scope
/*10904*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10906*/         OPC_EmitInteger, MVT::i32, 14, 
/*10909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10922*/       /*Scope*/ 18, /*->10941*/
/*10923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10925*/         OPC_EmitInteger, MVT::i32, 14, 
/*10928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10941*/       0, /*End of Scope*/
/*10942*/     /*Scope*/ 91, /*->11034*/
/*10943*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10946*/       OPC_MoveChild, 0,
/*10948*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10951*/       OPC_RecordChild0, // #0 = $Rm
/*10952*/       OPC_MoveChild, 1,
/*10954*/       OPC_CheckInteger, 8, 
/*10956*/       OPC_CheckType, MVT::i32,
/*10958*/       OPC_MoveParent,
/*10959*/       OPC_MoveParent,
/*10960*/       OPC_MoveParent,
/*10961*/       OPC_MoveChild, 1,
/*10963*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10966*/       OPC_MoveChild, 0,
/*10968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10971*/       OPC_MoveChild, 0,
/*10973*/       OPC_CheckSame, 0,
/*10975*/       OPC_MoveParent,
/*10976*/       OPC_MoveChild, 1,
/*10978*/       OPC_CheckInteger, 24, 
/*10980*/       OPC_CheckType, MVT::i32,
/*10982*/       OPC_MoveParent,
/*10983*/       OPC_MoveParent,
/*10984*/       OPC_MoveChild, 1,
/*10986*/       OPC_CheckInteger, 16, 
/*10988*/       OPC_CheckType, MVT::i32,
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_MoveParent,
/*10992*/       OPC_CheckType, MVT::i32,
/*10994*/       OPC_Scope, 18, /*->11014*/ // 2 children in Scope
/*10996*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10998*/         OPC_EmitInteger, MVT::i32, 14, 
/*11001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11014*/       /*Scope*/ 18, /*->11033*/
/*11015*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11017*/         OPC_EmitInteger, MVT::i32, 14, 
/*11020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11033*/       0, /*End of Scope*/
/*11034*/     /*Scope*/ 57, /*->11092*/
/*11035*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11039*/       OPC_RecordChild0, // #0 = $Rn
/*11040*/       OPC_MoveParent,
/*11041*/       OPC_MoveChild, 1,
/*11043*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11049*/       OPC_MoveChild, 0,
/*11051*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11054*/       OPC_RecordChild0, // #1 = $Rm
/*11055*/       OPC_RecordChild1, // #2 = $sh
/*11056*/       OPC_MoveChild, 1,
/*11058*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11061*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11063*/       OPC_CheckType, MVT::i32,
/*11065*/       OPC_MoveParent,
/*11066*/       OPC_MoveParent,
/*11067*/       OPC_MoveParent,
/*11068*/       OPC_CheckType, MVT::i32,
/*11070*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11072*/       OPC_EmitConvertToTarget, 2,
/*11074*/       OPC_EmitInteger, MVT::i32, 14, 
/*11077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11092*/     /*Scope*/ 100, /*->11193*/
/*11093*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11099*/       OPC_RecordChild0, // #0 = $Rn
/*11100*/       OPC_MoveParent,
/*11101*/       OPC_MoveChild, 1,
/*11103*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11107*/       OPC_MoveChild, 0,
/*11109*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11151
/*11113*/         OPC_RecordChild0, // #1 = $Rm
/*11114*/         OPC_RecordChild1, // #2 = $sh
/*11115*/         OPC_MoveChild, 1,
/*11117*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11120*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11122*/         OPC_CheckType, MVT::i32,
/*11124*/         OPC_MoveParent,
/*11125*/         OPC_MoveParent,
/*11126*/         OPC_MoveParent,
/*11127*/         OPC_CheckType, MVT::i32,
/*11129*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11131*/         OPC_EmitConvertToTarget, 2,
/*11133*/         OPC_EmitInteger, MVT::i32, 14, 
/*11136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11192
/*11154*/         OPC_RecordChild0, // #1 = $src2
/*11155*/         OPC_RecordChild1, // #2 = $sh
/*11156*/         OPC_MoveChild, 1,
/*11158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11161*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11163*/         OPC_CheckType, MVT::i32,
/*11165*/         OPC_MoveParent,
/*11166*/         OPC_MoveParent,
/*11167*/         OPC_MoveParent,
/*11168*/         OPC_CheckType, MVT::i32,
/*11170*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11172*/         OPC_EmitConvertToTarget, 2,
/*11174*/         OPC_EmitInteger, MVT::i32, 14, 
/*11177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11193*/     /*Scope*/ 57, /*->11251*/
/*11194*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11198*/       OPC_RecordChild0, // #0 = $Rn
/*11199*/       OPC_MoveParent,
/*11200*/       OPC_MoveChild, 1,
/*11202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11208*/       OPC_MoveChild, 0,
/*11210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11213*/       OPC_RecordChild0, // #1 = $Rm
/*11214*/       OPC_RecordChild1, // #2 = $sh
/*11215*/       OPC_MoveChild, 1,
/*11217*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11220*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11222*/       OPC_CheckType, MVT::i32,
/*11224*/       OPC_MoveParent,
/*11225*/       OPC_MoveParent,
/*11226*/       OPC_MoveParent,
/*11227*/       OPC_CheckType, MVT::i32,
/*11229*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11231*/       OPC_EmitConvertToTarget, 2,
/*11233*/       OPC_EmitInteger, MVT::i32, 14, 
/*11236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11251*/     /*Scope*/ 27|128,1/*155*/, /*->11408*/
/*11253*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11259*/       OPC_Scope, 94, /*->11355*/ // 2 children in Scope
/*11261*/         OPC_RecordChild0, // #0 = $Rn
/*11262*/         OPC_MoveParent,
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11269*/         OPC_MoveChild, 0,
/*11271*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11313
/*11275*/           OPC_RecordChild0, // #1 = $Rm
/*11276*/           OPC_RecordChild1, // #2 = $sh
/*11277*/           OPC_MoveChild, 1,
/*11279*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11282*/           OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11284*/           OPC_CheckType, MVT::i32,
/*11286*/           OPC_MoveParent,
/*11287*/           OPC_MoveParent,
/*11288*/           OPC_MoveParent,
/*11289*/           OPC_CheckType, MVT::i32,
/*11291*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11293*/           OPC_EmitConvertToTarget, 2,
/*11295*/           OPC_EmitInteger, MVT::i32, 14, 
/*11298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11354
/*11316*/           OPC_RecordChild0, // #1 = $src2
/*11317*/           OPC_RecordChild1, // #2 = $sh
/*11318*/           OPC_MoveChild, 1,
/*11320*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11323*/           OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11325*/           OPC_CheckType, MVT::i32,
/*11327*/           OPC_MoveParent,
/*11328*/           OPC_MoveParent,
/*11329*/           OPC_MoveParent,
/*11330*/           OPC_CheckType, MVT::i32,
/*11332*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11334*/           OPC_EmitConvertToTarget, 2,
/*11336*/           OPC_EmitInteger, MVT::i32, 14, 
/*11339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11355*/       /*Scope*/ 51, /*->11407*/
/*11356*/         OPC_MoveChild, 0,
/*11358*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11361*/         OPC_RecordChild0, // #0 = $Rm
/*11362*/         OPC_RecordChild1, // #1 = $sh
/*11363*/         OPC_MoveChild, 1,
/*11365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11368*/         OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11370*/         OPC_CheckType, MVT::i32,
/*11372*/         OPC_MoveParent,
/*11373*/         OPC_MoveParent,
/*11374*/         OPC_MoveParent,
/*11375*/         OPC_MoveChild, 1,
/*11377*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11381*/         OPC_RecordChild0, // #2 = $Rn
/*11382*/         OPC_MoveParent,
/*11383*/         OPC_CheckType, MVT::i32,
/*11385*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11387*/         OPC_EmitConvertToTarget, 1,
/*11389*/         OPC_EmitInteger, MVT::i32, 14, 
/*11392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11407*/       0, /*End of Scope*/
/*11408*/     /*Scope*/ 57, /*->11466*/
/*11409*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11413*/       OPC_MoveChild, 0,
/*11415*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11418*/       OPC_RecordChild0, // #0 = $Rm
/*11419*/       OPC_RecordChild1, // #1 = $sh
/*11420*/       OPC_MoveChild, 1,
/*11422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11425*/       OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11427*/       OPC_CheckType, MVT::i32,
/*11429*/       OPC_MoveParent,
/*11430*/       OPC_MoveParent,
/*11431*/       OPC_MoveParent,
/*11432*/       OPC_MoveChild, 1,
/*11434*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11440*/       OPC_RecordChild0, // #2 = $Rn
/*11441*/       OPC_MoveParent,
/*11442*/       OPC_CheckType, MVT::i32,
/*11444*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11446*/       OPC_EmitConvertToTarget, 1,
/*11448*/       OPC_EmitInteger, MVT::i32, 14, 
/*11451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11466*/     /*Scope*/ 57, /*->11524*/
/*11467*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11473*/       OPC_MoveChild, 0,
/*11475*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11478*/       OPC_RecordChild0, // #0 = $Rm
/*11479*/       OPC_RecordChild1, // #1 = $sh
/*11480*/       OPC_MoveChild, 1,
/*11482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11485*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11487*/       OPC_CheckType, MVT::i32,
/*11489*/       OPC_MoveParent,
/*11490*/       OPC_MoveParent,
/*11491*/       OPC_MoveParent,
/*11492*/       OPC_MoveChild, 1,
/*11494*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11498*/       OPC_RecordChild0, // #2 = $Rn
/*11499*/       OPC_MoveParent,
/*11500*/       OPC_CheckType, MVT::i32,
/*11502*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11504*/       OPC_EmitConvertToTarget, 1,
/*11506*/       OPC_EmitInteger, MVT::i32, 14, 
/*11509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11524*/     /*Scope*/ 8|128,1/*136*/, /*->11662*/
/*11526*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11530*/       OPC_MoveChild, 0,
/*11532*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11584
/*11536*/         OPC_RecordChild0, // #0 = $Rm
/*11537*/         OPC_RecordChild1, // #1 = $sh
/*11538*/         OPC_MoveChild, 1,
/*11540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11543*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11545*/         OPC_CheckType, MVT::i32,
/*11547*/         OPC_MoveParent,
/*11548*/         OPC_MoveParent,
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_MoveChild, 1,
/*11552*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11558*/         OPC_RecordChild0, // #2 = $Rn
/*11559*/         OPC_MoveParent,
/*11560*/         OPC_CheckType, MVT::i32,
/*11562*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11564*/         OPC_EmitConvertToTarget, 1,
/*11566*/         OPC_EmitInteger, MVT::i32, 14, 
/*11569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11661
/*11587*/         OPC_RecordChild0, // #0 = $src2
/*11588*/         OPC_RecordChild1, // #1 = $sh
/*11589*/         OPC_MoveChild, 1,
/*11591*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11594*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11596*/         OPC_CheckType, MVT::i32,
/*11598*/         OPC_MoveParent,
/*11599*/         OPC_MoveParent,
/*11600*/         OPC_MoveParent,
/*11601*/         OPC_MoveChild, 1,
/*11603*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11609*/         OPC_RecordChild0, // #2 = $src1
/*11610*/         OPC_MoveParent,
/*11611*/         OPC_CheckType, MVT::i32,
/*11613*/         OPC_Scope, 22, /*->11637*/ // 2 children in Scope
/*11615*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11617*/           OPC_EmitConvertToTarget, 1,
/*11619*/           OPC_EmitInteger, MVT::i32, 14, 
/*11622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11637*/         /*Scope*/ 22, /*->11660*/
/*11638*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11640*/           OPC_EmitConvertToTarget, 1,
/*11642*/           OPC_EmitInteger, MVT::i32, 14, 
/*11645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11660*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11662*/     0, /*End of Scope*/
/*11663*/   /*Scope*/ 51, /*->11715*/
/*11664*/     OPC_RecordChild0, // #0 = $Rn
/*11665*/     OPC_MoveChild, 1,
/*11667*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11670*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11671*/     OPC_MoveChild, 1,
/*11673*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11684*/     OPC_MoveParent,
/*11685*/     OPC_MoveParent,
/*11686*/     OPC_CheckType, MVT::i32,
/*11688*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11690*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11693*/     OPC_EmitInteger, MVT::i32, 14, 
/*11696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11715*/   /*Scope*/ 74|128,4/*586*/, /*->12303*/
/*11717*/     OPC_MoveChild, 0,
/*11719*/     OPC_Scope, 49, /*->11770*/ // 10 children in Scope
/*11721*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11724*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11725*/       OPC_MoveChild, 1,
/*11727*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11738*/       OPC_MoveParent,
/*11739*/       OPC_MoveParent,
/*11740*/       OPC_RecordChild1, // #1 = $Rn
/*11741*/       OPC_CheckType, MVT::i32,
/*11743*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11745*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11748*/       OPC_EmitInteger, MVT::i32, 14, 
/*11751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11770*/     /*Scope*/ 68, /*->11839*/
/*11771*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11775*/       OPC_RecordChild0, // #0 = $Rn
/*11776*/       OPC_MoveParent,
/*11777*/       OPC_MoveChild, 1,
/*11779*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11785*/       OPC_RecordChild0, // #1 = $Rm
/*11786*/       OPC_MoveParent,
/*11787*/       OPC_CheckType, MVT::i32,
/*11789*/       OPC_Scope, 23, /*->11814*/ // 2 children in Scope
/*11791*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11793*/         OPC_EmitInteger, MVT::i32, 0, 
/*11796*/         OPC_EmitInteger, MVT::i32, 14, 
/*11799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11814*/       /*Scope*/ 23, /*->11838*/
/*11815*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11817*/         OPC_EmitInteger, MVT::i32, 0, 
/*11820*/         OPC_EmitInteger, MVT::i32, 14, 
/*11823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11838*/       0, /*End of Scope*/
/*11839*/     /*Scope*/ 68, /*->11908*/
/*11840*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11846*/       OPC_RecordChild0, // #0 = $Rm
/*11847*/       OPC_MoveParent,
/*11848*/       OPC_MoveChild, 1,
/*11850*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11854*/       OPC_RecordChild0, // #1 = $Rn
/*11855*/       OPC_MoveParent,
/*11856*/       OPC_CheckType, MVT::i32,
/*11858*/       OPC_Scope, 23, /*->11883*/ // 2 children in Scope
/*11860*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11862*/         OPC_EmitInteger, MVT::i32, 0, 
/*11865*/         OPC_EmitInteger, MVT::i32, 14, 
/*11868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11883*/       /*Scope*/ 23, /*->11907*/
/*11884*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11886*/         OPC_EmitInteger, MVT::i32, 0, 
/*11889*/         OPC_EmitInteger, MVT::i32, 14, 
/*11892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11907*/       0, /*End of Scope*/
/*11908*/     /*Scope*/ 48, /*->11957*/
/*11909*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11913*/       OPC_RecordChild0, // #0 = $Rn
/*11914*/       OPC_MoveParent,
/*11915*/       OPC_MoveChild, 1,
/*11917*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11920*/       OPC_RecordChild0, // #1 = $Rm
/*11921*/       OPC_RecordChild1, // #2 = $sh
/*11922*/       OPC_MoveChild, 1,
/*11924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11927*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11929*/       OPC_CheckType, MVT::i32,
/*11931*/       OPC_MoveParent,
/*11932*/       OPC_MoveParent,
/*11933*/       OPC_CheckType, MVT::i32,
/*11935*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11937*/       OPC_EmitConvertToTarget, 2,
/*11939*/       OPC_EmitInteger, MVT::i32, 14, 
/*11942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11957*/     /*Scope*/ 50, /*->12008*/
/*11958*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11964*/       OPC_RecordChild0, // #0 = $src1
/*11965*/       OPC_MoveParent,
/*11966*/       OPC_MoveChild, 1,
/*11968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11971*/       OPC_RecordChild0, // #1 = $src2
/*11972*/       OPC_RecordChild1, // #2 = $sh
/*11973*/       OPC_MoveChild, 1,
/*11975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11978*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11980*/       OPC_CheckType, MVT::i32,
/*11982*/       OPC_MoveParent,
/*11983*/       OPC_MoveParent,
/*11984*/       OPC_CheckType, MVT::i32,
/*11986*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11988*/       OPC_EmitConvertToTarget, 2,
/*11990*/       OPC_EmitInteger, MVT::i32, 14, 
/*11993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12008*/     /*Scope*/ 48, /*->12057*/
/*12009*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12013*/       OPC_RecordChild0, // #0 = $src1
/*12014*/       OPC_MoveParent,
/*12015*/       OPC_MoveChild, 1,
/*12017*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12020*/       OPC_RecordChild0, // #1 = $src2
/*12021*/       OPC_RecordChild1, // #2 = $sh
/*12022*/       OPC_MoveChild, 1,
/*12024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12027*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_MoveParent,
/*12032*/       OPC_MoveParent,
/*12033*/       OPC_CheckType, MVT::i32,
/*12035*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12037*/       OPC_EmitConvertToTarget, 2,
/*12039*/       OPC_EmitInteger, MVT::i32, 14, 
/*12042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12057*/     /*Scope*/ 50, /*->12108*/
/*12058*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12064*/       OPC_RecordChild0, // #0 = $src1
/*12065*/       OPC_MoveParent,
/*12066*/       OPC_MoveChild, 1,
/*12068*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12071*/       OPC_RecordChild0, // #1 = $src2
/*12072*/       OPC_RecordChild1, // #2 = $sh
/*12073*/       OPC_MoveChild, 1,
/*12075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12078*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12080*/       OPC_CheckType, MVT::i32,
/*12082*/       OPC_MoveParent,
/*12083*/       OPC_MoveParent,
/*12084*/       OPC_CheckType, MVT::i32,
/*12086*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12088*/       OPC_EmitConvertToTarget, 2,
/*12090*/       OPC_EmitInteger, MVT::i32, 14, 
/*12093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12108*/     /*Scope*/ 74, /*->12183*/
/*12109*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12112*/       OPC_RecordChild0, // #0 = $Rm
/*12113*/       OPC_RecordChild1, // #1 = $sh
/*12114*/       OPC_MoveChild, 1,
/*12116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12119*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12121*/       OPC_CheckType, MVT::i32,
/*12123*/       OPC_MoveParent,
/*12124*/       OPC_MoveParent,
/*12125*/       OPC_MoveChild, 1,
/*12127*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12131*/       OPC_RecordChild0, // #2 = $Rn
/*12132*/       OPC_MoveParent,
/*12133*/       OPC_CheckType, MVT::i32,
/*12135*/       OPC_Scope, 22, /*->12159*/ // 2 children in Scope
/*12137*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12139*/         OPC_EmitConvertToTarget, 1,
/*12141*/         OPC_EmitInteger, MVT::i32, 14, 
/*12144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12159*/       /*Scope*/ 22, /*->12182*/
/*12160*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12162*/         OPC_EmitConvertToTarget, 1,
/*12164*/         OPC_EmitInteger, MVT::i32, 14, 
/*12167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12182*/       0, /*End of Scope*/
/*12183*/     /*Scope*/ 76, /*->12260*/
/*12184*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12187*/       OPC_RecordChild0, // #0 = $src2
/*12188*/       OPC_RecordChild1, // #1 = $sh
/*12189*/       OPC_MoveChild, 1,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12194*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12196*/       OPC_CheckType, MVT::i32,
/*12198*/       OPC_MoveParent,
/*12199*/       OPC_MoveParent,
/*12200*/       OPC_MoveChild, 1,
/*12202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12208*/       OPC_RecordChild0, // #2 = $src1
/*12209*/       OPC_MoveParent,
/*12210*/       OPC_CheckType, MVT::i32,
/*12212*/       OPC_Scope, 22, /*->12236*/ // 2 children in Scope
/*12214*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12216*/         OPC_EmitConvertToTarget, 1,
/*12218*/         OPC_EmitInteger, MVT::i32, 14, 
/*12221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12236*/       /*Scope*/ 22, /*->12259*/
/*12237*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12239*/         OPC_EmitConvertToTarget, 1,
/*12241*/         OPC_EmitInteger, MVT::i32, 14, 
/*12244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12259*/       0, /*End of Scope*/
/*12260*/     /*Scope*/ 41, /*->12302*/
/*12261*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12265*/       OPC_RecordChild0, // #0 = $src
/*12266*/       OPC_MoveParent,
/*12267*/       OPC_RecordChild1, // #1 = $imm
/*12268*/       OPC_MoveChild, 1,
/*12270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12273*/       OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12275*/       OPC_MoveParent,
/*12276*/       OPC_CheckType, MVT::i32,
/*12278*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12280*/       OPC_EmitConvertToTarget, 1,
/*12282*/       OPC_EmitNodeXForm, 8, 2, // hi16
/*12285*/       OPC_EmitInteger, MVT::i32, 14, 
/*12288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12302*/     0, /*End of Scope*/
/*12303*/   /*Scope*/ 32, /*->12336*/
/*12304*/     OPC_RecordChild0, // #0 = $Rn
/*12305*/     OPC_RecordChild1, // #1 = $shift
/*12306*/     OPC_CheckType, MVT::i32,
/*12308*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12310*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12313*/     OPC_EmitInteger, MVT::i32, 14, 
/*12316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12336*/   /*Scope*/ 43, /*->12380*/
/*12337*/     OPC_MoveChild, 0,
/*12339*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12343*/     OPC_RecordChild0, // #0 = $src
/*12344*/     OPC_MoveParent,
/*12345*/     OPC_RecordChild1, // #1 = $imm
/*12346*/     OPC_MoveChild, 1,
/*12348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12351*/     OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12353*/     OPC_MoveParent,
/*12354*/     OPC_CheckType, MVT::i32,
/*12356*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12358*/     OPC_EmitConvertToTarget, 1,
/*12360*/     OPC_EmitNodeXForm, 8, 2, // hi16
/*12363*/     OPC_EmitInteger, MVT::i32, 14, 
/*12366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12380*/   /*Scope*/ 21|128,1/*149*/, /*->12531*/
/*12382*/     OPC_RecordChild0, // #0 = $Rn
/*12383*/     OPC_Scope, 56, /*->12441*/ // 3 children in Scope
/*12385*/       OPC_MoveChild, 1,
/*12387*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12390*/       OPC_RecordChild0, // #1 = $imm
/*12391*/       OPC_MoveChild, 0,
/*12393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12396*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12398*/       OPC_MoveParent,
/*12399*/       OPC_MoveChild, 1,
/*12401*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12412*/       OPC_MoveParent,
/*12413*/       OPC_MoveParent,
/*12414*/       OPC_CheckType, MVT::i32,
/*12416*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12418*/       OPC_EmitConvertToTarget, 1,
/*12420*/       OPC_EmitInteger, MVT::i32, 14, 
/*12423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12441*/     /*Scope*/ 31, /*->12473*/
/*12442*/       OPC_RecordChild1, // #1 = $Rn
/*12443*/       OPC_CheckType, MVT::i32,
/*12445*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12447*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12450*/       OPC_EmitInteger, MVT::i32, 14, 
/*12453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12473*/     /*Scope*/ 56, /*->12530*/
/*12474*/       OPC_MoveChild, 1,
/*12476*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12479*/       OPC_MoveChild, 0,
/*12481*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12492*/       OPC_MoveParent,
/*12493*/       OPC_RecordChild1, // #1 = $imm
/*12494*/       OPC_MoveChild, 1,
/*12496*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12499*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_CheckType, MVT::i32,
/*12505*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12507*/       OPC_EmitConvertToTarget, 1,
/*12509*/       OPC_EmitInteger, MVT::i32, 14, 
/*12512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12530*/     0, /*End of Scope*/
/*12531*/   /*Scope*/ 113, /*->12645*/
/*12532*/     OPC_MoveChild, 0,
/*12534*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12537*/     OPC_Scope, 52, /*->12591*/ // 2 children in Scope
/*12539*/       OPC_RecordChild0, // #0 = $imm
/*12540*/       OPC_MoveChild, 0,
/*12542*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12545*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12547*/       OPC_MoveParent,
/*12548*/       OPC_MoveChild, 1,
/*12550*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12561*/       OPC_MoveParent,
/*12562*/       OPC_MoveParent,
/*12563*/       OPC_RecordChild1, // #1 = $Rn
/*12564*/       OPC_CheckType, MVT::i32,
/*12566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12568*/       OPC_EmitConvertToTarget, 0,
/*12570*/       OPC_EmitInteger, MVT::i32, 14, 
/*12573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12591*/     /*Scope*/ 52, /*->12644*/
/*12592*/       OPC_MoveChild, 0,
/*12594*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12605*/       OPC_MoveParent,
/*12606*/       OPC_RecordChild1, // #0 = $imm
/*12607*/       OPC_MoveChild, 1,
/*12609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12612*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12614*/       OPC_MoveParent,
/*12615*/       OPC_MoveParent,
/*12616*/       OPC_RecordChild1, // #1 = $Rn
/*12617*/       OPC_CheckType, MVT::i32,
/*12619*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12621*/       OPC_EmitConvertToTarget, 0,
/*12623*/       OPC_EmitInteger, MVT::i32, 14, 
/*12626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12644*/     0, /*End of Scope*/
/*12645*/   /*Scope*/ 40|128,1/*168*/, /*->12815*/
/*12647*/     OPC_RecordChild0, // #0 = $Rn
/*12648*/     OPC_Scope, 117, /*->12767*/ // 2 children in Scope
/*12650*/       OPC_RecordChild1, // #1 = $shift
/*12651*/       OPC_CheckType, MVT::i32,
/*12653*/       OPC_Scope, 27, /*->12682*/ // 4 children in Scope
/*12655*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12657*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12660*/         OPC_EmitInteger, MVT::i32, 14, 
/*12663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12682*/       /*Scope*/ 27, /*->12710*/
/*12683*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12685*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12688*/         OPC_EmitInteger, MVT::i32, 14, 
/*12691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12710*/       /*Scope*/ 27, /*->12738*/
/*12711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12713*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12716*/         OPC_EmitInteger, MVT::i32, 14, 
/*12719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12738*/       /*Scope*/ 27, /*->12766*/
/*12739*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12741*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12744*/         OPC_EmitInteger, MVT::i32, 14, 
/*12747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12766*/       0, /*End of Scope*/
/*12767*/     /*Scope*/ 46, /*->12814*/
/*12768*/       OPC_MoveChild, 1,
/*12770*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12773*/       OPC_RecordChild0, // #1 = $Rm
/*12774*/       OPC_MoveChild, 1,
/*12776*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12787*/       OPC_MoveParent,
/*12788*/       OPC_MoveParent,
/*12789*/       OPC_CheckType, MVT::i32,
/*12791*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12793*/       OPC_EmitInteger, MVT::i32, 14, 
/*12796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12814*/     0, /*End of Scope*/
/*12815*/   /*Scope*/ 47, /*->12863*/
/*12816*/     OPC_MoveChild, 0,
/*12818*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12821*/     OPC_RecordChild0, // #0 = $Rm
/*12822*/     OPC_MoveChild, 1,
/*12824*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12835*/     OPC_MoveParent,
/*12836*/     OPC_MoveParent,
/*12837*/     OPC_RecordChild1, // #1 = $Rn
/*12838*/     OPC_CheckType, MVT::i32,
/*12840*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12842*/     OPC_EmitInteger, MVT::i32, 14, 
/*12845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12863*/   /*Scope*/ 61, /*->12925*/
/*12864*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12870*/     OPC_RecordChild0, // #0 = $src
/*12871*/     OPC_CheckType, MVT::i32,
/*12873*/     OPC_Scope, 24, /*->12899*/ // 2 children in Scope
/*12875*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12877*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12882*/       OPC_EmitInteger, MVT::i32, 14, 
/*12885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12899*/     /*Scope*/ 24, /*->12924*/
/*12900*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12902*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12907*/       OPC_EmitInteger, MVT::i32, 14, 
/*12910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12924*/     0, /*End of Scope*/
/*12925*/   /*Scope*/ 57|128,1/*185*/, /*->13112*/
/*12927*/     OPC_RecordChild0, // #0 = $Rn
/*12928*/     OPC_RecordChild1, // #1 = $imm
/*12929*/     OPC_Scope, 103, /*->13034*/ // 2 children in Scope
/*12931*/       OPC_MoveChild, 1,
/*12933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12936*/       OPC_Scope, 30, /*->12968*/ // 3 children in Scope
/*12938*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*12940*/         OPC_MoveParent,
/*12941*/         OPC_CheckType, MVT::i32,
/*12943*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12945*/         OPC_EmitConvertToTarget, 1,
/*12947*/         OPC_EmitInteger, MVT::i32, 14, 
/*12950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12968*/       /*Scope*/ 30, /*->12999*/
/*12969*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12971*/         OPC_MoveParent,
/*12972*/         OPC_CheckType, MVT::i32,
/*12974*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12976*/         OPC_EmitConvertToTarget, 1,
/*12978*/         OPC_EmitInteger, MVT::i32, 14, 
/*12981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12999*/       /*Scope*/ 33, /*->13033*/
/*13000*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*13002*/         OPC_MoveParent,
/*13003*/         OPC_CheckType, MVT::i32,
/*13005*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13007*/         OPC_EmitConvertToTarget, 1,
/*13009*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*13012*/         OPC_EmitInteger, MVT::i32, 14, 
/*13015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13033*/       0, /*End of Scope*/
/*13034*/     /*Scope*/ 76, /*->13111*/
/*13035*/       OPC_CheckType, MVT::i32,
/*13037*/       OPC_Scope, 23, /*->13062*/ // 3 children in Scope
/*13039*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13041*/         OPC_EmitInteger, MVT::i32, 14, 
/*13044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13062*/       /*Scope*/ 23, /*->13086*/
/*13063*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13065*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13068*/         OPC_EmitInteger, MVT::i32, 14, 
/*13071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13086*/       /*Scope*/ 23, /*->13110*/
/*13087*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13089*/         OPC_EmitInteger, MVT::i32, 14, 
/*13092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13110*/       0, /*End of Scope*/
/*13111*/     0, /*End of Scope*/
/*13112*/   /*Scope*/ 93|128,12/*1629*/, /*->14743*/
/*13114*/     OPC_MoveChild, 0,
/*13116*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13119*/     OPC_Scope, 20|128,5/*660*/, /*->13782*/ // 4 children in Scope
/*13122*/       OPC_RecordChild0, // #0 = $Vn
/*13123*/       OPC_Scope, 84|128,3/*468*/, /*->13594*/ // 2 children in Scope
/*13126*/         OPC_RecordChild1, // #1 = $Vd
/*13127*/         OPC_MoveParent,
/*13128*/         OPC_MoveChild, 1,
/*13130*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13133*/         OPC_Scope, 6|128,1/*134*/, /*->13270*/ // 4 children in Scope
/*13136*/           OPC_RecordChild0, // #2 = $Vm
/*13137*/           OPC_MoveChild, 1,
/*13139*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13142*/           OPC_MoveChild, 0,
/*13144*/           OPC_Scope, 75, /*->13221*/ // 2 children in Scope
/*13146*/             OPC_CheckSame, 1,
/*13148*/             OPC_MoveParent,
/*13149*/             OPC_MoveChild, 1,
/*13151*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13154*/             OPC_MoveChild, 0,
/*13156*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13159*/             OPC_MoveChild, 0,
/*13161*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13164*/             OPC_MoveParent,
/*13165*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13167*/             OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->13194
/*13170*/               OPC_MoveParent,
/*13171*/               OPC_MoveParent,
/*13172*/               OPC_MoveParent,
/*13173*/               OPC_MoveParent,
/*13174*/               OPC_CheckType, MVT::v2i32,
/*13176*/               OPC_EmitInteger, MVT::i32, 14, 
/*13179*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13182*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                      /*SwitchType*/ 24,  MVT::v16i8,// ->13220
/*13196*/               OPC_MoveParent,
/*13197*/               OPC_MoveParent,
/*13198*/               OPC_MoveParent,
/*13199*/               OPC_MoveParent,
/*13200*/               OPC_CheckType, MVT::v4i32,
/*13202*/               OPC_EmitInteger, MVT::i32, 14, 
/*13205*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13208*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                      0, // EndSwitchType
/*13221*/           /*Scope*/ 47, /*->13269*/
/*13222*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13225*/             OPC_MoveChild, 0,
/*13227*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13230*/             OPC_MoveChild, 0,
/*13232*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13235*/             OPC_MoveParent,
/*13236*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13238*/             OPC_CheckType, MVT::v8i8,
/*13240*/             OPC_MoveParent,
/*13241*/             OPC_MoveParent,
/*13242*/             OPC_MoveChild, 1,
/*13244*/             OPC_CheckSame, 1,
/*13246*/             OPC_MoveParent,
/*13247*/             OPC_MoveParent,
/*13248*/             OPC_MoveParent,
/*13249*/             OPC_CheckType, MVT::v2i32,
/*13251*/             OPC_EmitInteger, MVT::i32, 14, 
/*13254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13257*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13269*/           0, /*End of Scope*/
/*13270*/         /*Scope*/ 107, /*->13378*/
/*13271*/           OPC_MoveChild, 0,
/*13273*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13276*/           OPC_MoveChild, 0,
/*13278*/           OPC_Scope, 48, /*->13328*/ // 2 children in Scope
/*13280*/             OPC_CheckSame, 1,
/*13282*/             OPC_MoveParent,
/*13283*/             OPC_MoveChild, 1,
/*13285*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13288*/             OPC_MoveChild, 0,
/*13290*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13293*/             OPC_MoveChild, 0,
/*13295*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13298*/             OPC_MoveParent,
/*13299*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13301*/             OPC_CheckType, MVT::v8i8,
/*13303*/             OPC_MoveParent,
/*13304*/             OPC_MoveParent,
/*13305*/             OPC_MoveParent,
/*13306*/             OPC_RecordChild1, // #2 = $Vm
/*13307*/             OPC_MoveParent,
/*13308*/             OPC_CheckType, MVT::v2i32,
/*13310*/             OPC_EmitInteger, MVT::i32, 14, 
/*13313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13316*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13328*/           /*Scope*/ 48, /*->13377*/
/*13329*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13332*/             OPC_MoveChild, 0,
/*13334*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13337*/             OPC_MoveChild, 0,
/*13339*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13342*/             OPC_MoveParent,
/*13343*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13345*/             OPC_CheckType, MVT::v8i8,
/*13347*/             OPC_MoveParent,
/*13348*/             OPC_MoveParent,
/*13349*/             OPC_MoveChild, 1,
/*13351*/             OPC_CheckSame, 1,
/*13353*/             OPC_MoveParent,
/*13354*/             OPC_MoveParent,
/*13355*/             OPC_RecordChild1, // #2 = $Vm
/*13356*/             OPC_MoveParent,
/*13357*/             OPC_CheckType, MVT::v2i32,
/*13359*/             OPC_EmitInteger, MVT::i32, 14, 
/*13362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13365*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13377*/           0, /*End of Scope*/
/*13378*/         /*Scope*/ 106, /*->13485*/
/*13379*/           OPC_RecordChild0, // #2 = $Vm
/*13380*/           OPC_MoveChild, 1,
/*13382*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13385*/           OPC_MoveChild, 0,
/*13387*/           OPC_Scope, 47, /*->13436*/ // 2 children in Scope
/*13389*/             OPC_CheckSame, 0,
/*13391*/             OPC_MoveParent,
/*13392*/             OPC_MoveChild, 1,
/*13394*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13397*/             OPC_MoveChild, 0,
/*13399*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13402*/             OPC_MoveChild, 0,
/*13404*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13407*/             OPC_MoveParent,
/*13408*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13410*/             OPC_CheckType, MVT::v8i8,
/*13412*/             OPC_MoveParent,
/*13413*/             OPC_MoveParent,
/*13414*/             OPC_MoveParent,
/*13415*/             OPC_MoveParent,
/*13416*/             OPC_CheckType, MVT::v2i32,
/*13418*/             OPC_EmitInteger, MVT::i32, 14, 
/*13421*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13424*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13436*/           /*Scope*/ 47, /*->13484*/
/*13437*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13440*/             OPC_MoveChild, 0,
/*13442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13445*/             OPC_MoveChild, 0,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13450*/             OPC_MoveParent,
/*13451*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13453*/             OPC_CheckType, MVT::v8i8,
/*13455*/             OPC_MoveParent,
/*13456*/             OPC_MoveParent,
/*13457*/             OPC_MoveChild, 1,
/*13459*/             OPC_CheckSame, 0,
/*13461*/             OPC_MoveParent,
/*13462*/             OPC_MoveParent,
/*13463*/             OPC_MoveParent,
/*13464*/             OPC_CheckType, MVT::v2i32,
/*13466*/             OPC_EmitInteger, MVT::i32, 14, 
/*13469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13472*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13484*/           0, /*End of Scope*/
/*13485*/         /*Scope*/ 107, /*->13593*/
/*13486*/           OPC_MoveChild, 0,
/*13488*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13491*/           OPC_MoveChild, 0,
/*13493*/           OPC_Scope, 48, /*->13543*/ // 2 children in Scope
/*13495*/             OPC_CheckSame, 0,
/*13497*/             OPC_MoveParent,
/*13498*/             OPC_MoveChild, 1,
/*13500*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13503*/             OPC_MoveChild, 0,
/*13505*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13508*/             OPC_MoveChild, 0,
/*13510*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13513*/             OPC_MoveParent,
/*13514*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13516*/             OPC_CheckType, MVT::v8i8,
/*13518*/             OPC_MoveParent,
/*13519*/             OPC_MoveParent,
/*13520*/             OPC_MoveParent,
/*13521*/             OPC_RecordChild1, // #2 = $Vm
/*13522*/             OPC_MoveParent,
/*13523*/             OPC_CheckType, MVT::v2i32,
/*13525*/             OPC_EmitInteger, MVT::i32, 14, 
/*13528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13543*/           /*Scope*/ 48, /*->13592*/
/*13544*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13547*/             OPC_MoveChild, 0,
/*13549*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13552*/             OPC_MoveChild, 0,
/*13554*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13557*/             OPC_MoveParent,
/*13558*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13560*/             OPC_CheckType, MVT::v8i8,
/*13562*/             OPC_MoveParent,
/*13563*/             OPC_MoveParent,
/*13564*/             OPC_MoveChild, 1,
/*13566*/             OPC_CheckSame, 0,
/*13568*/             OPC_MoveParent,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_RecordChild1, // #2 = $Vm
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_CheckType, MVT::v2i32,
/*13574*/             OPC_EmitInteger, MVT::i32, 14, 
/*13577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13580*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13592*/           0, /*End of Scope*/
/*13593*/         0, /*End of Scope*/
/*13594*/       /*Scope*/ 57|128,1/*185*/, /*->13781*/
/*13596*/         OPC_MoveChild, 1,
/*13598*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13601*/         OPC_Scope, 88, /*->13691*/ // 2 children in Scope
/*13603*/           OPC_RecordChild0, // #1 = $Vd
/*13604*/           OPC_MoveChild, 1,
/*13606*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13609*/           OPC_MoveChild, 0,
/*13611*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13614*/           OPC_MoveChild, 0,
/*13616*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13619*/           OPC_MoveParent,
/*13620*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13622*/           OPC_CheckType, MVT::v8i8,
/*13624*/           OPC_MoveParent,
/*13625*/           OPC_MoveParent,
/*13626*/           OPC_MoveParent,
/*13627*/           OPC_MoveParent,
/*13628*/           OPC_MoveChild, 1,
/*13630*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13633*/           OPC_Scope, 27, /*->13662*/ // 2 children in Scope
/*13635*/             OPC_RecordChild0, // #2 = $Vn
/*13636*/             OPC_MoveChild, 1,
/*13638*/             OPC_CheckSame, 1,
/*13640*/             OPC_MoveParent,
/*13641*/             OPC_MoveParent,
/*13642*/             OPC_CheckType, MVT::v2i32,
/*13644*/             OPC_EmitInteger, MVT::i32, 14, 
/*13647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13662*/           /*Scope*/ 27, /*->13690*/
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckSame, 1,
/*13667*/             OPC_MoveParent,
/*13668*/             OPC_RecordChild1, // #2 = $Vn
/*13669*/             OPC_MoveParent,
/*13670*/             OPC_CheckType, MVT::v2i32,
/*13672*/             OPC_EmitInteger, MVT::i32, 14, 
/*13675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13690*/           0, /*End of Scope*/
/*13691*/         /*Scope*/ 88, /*->13780*/
/*13692*/           OPC_MoveChild, 0,
/*13694*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13697*/           OPC_MoveChild, 0,
/*13699*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13702*/           OPC_MoveChild, 0,
/*13704*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13707*/           OPC_MoveParent,
/*13708*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13710*/           OPC_CheckType, MVT::v8i8,
/*13712*/           OPC_MoveParent,
/*13713*/           OPC_MoveParent,
/*13714*/           OPC_RecordChild1, // #1 = $Vd
/*13715*/           OPC_MoveParent,
/*13716*/           OPC_MoveParent,
/*13717*/           OPC_MoveChild, 1,
/*13719*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13722*/           OPC_Scope, 27, /*->13751*/ // 2 children in Scope
/*13724*/             OPC_RecordChild0, // #2 = $Vn
/*13725*/             OPC_MoveChild, 1,
/*13727*/             OPC_CheckSame, 1,
/*13729*/             OPC_MoveParent,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_CheckType, MVT::v2i32,
/*13733*/             OPC_EmitInteger, MVT::i32, 14, 
/*13736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13751*/           /*Scope*/ 27, /*->13779*/
/*13752*/             OPC_MoveChild, 0,
/*13754*/             OPC_CheckSame, 1,
/*13756*/             OPC_MoveParent,
/*13757*/             OPC_RecordChild1, // #2 = $Vn
/*13758*/             OPC_MoveParent,
/*13759*/             OPC_CheckType, MVT::v2i32,
/*13761*/             OPC_EmitInteger, MVT::i32, 14, 
/*13764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13779*/           0, /*End of Scope*/
/*13780*/         0, /*End of Scope*/
/*13781*/       0, /*End of Scope*/
/*13782*/     /*Scope*/ 59|128,1/*187*/, /*->13971*/
/*13784*/       OPC_MoveChild, 0,
/*13786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13789*/       OPC_Scope, 89, /*->13880*/ // 2 children in Scope
/*13791*/         OPC_RecordChild0, // #0 = $Vd
/*13792*/         OPC_MoveChild, 1,
/*13794*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13797*/         OPC_MoveChild, 0,
/*13799*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13802*/         OPC_MoveChild, 0,
/*13804*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13807*/         OPC_MoveParent,
/*13808*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13810*/         OPC_CheckType, MVT::v8i8,
/*13812*/         OPC_MoveParent,
/*13813*/         OPC_MoveParent,
/*13814*/         OPC_MoveParent,
/*13815*/         OPC_RecordChild1, // #1 = $Vm
/*13816*/         OPC_MoveParent,
/*13817*/         OPC_MoveChild, 1,
/*13819*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13822*/         OPC_Scope, 27, /*->13851*/ // 2 children in Scope
/*13824*/           OPC_RecordChild0, // #2 = $Vn
/*13825*/           OPC_MoveChild, 1,
/*13827*/           OPC_CheckSame, 0,
/*13829*/           OPC_MoveParent,
/*13830*/           OPC_MoveParent,
/*13831*/           OPC_CheckType, MVT::v2i32,
/*13833*/           OPC_EmitInteger, MVT::i32, 14, 
/*13836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13851*/         /*Scope*/ 27, /*->13879*/
/*13852*/           OPC_MoveChild, 0,
/*13854*/           OPC_CheckSame, 0,
/*13856*/           OPC_MoveParent,
/*13857*/           OPC_RecordChild1, // #2 = $Vn
/*13858*/           OPC_MoveParent,
/*13859*/           OPC_CheckType, MVT::v2i32,
/*13861*/           OPC_EmitInteger, MVT::i32, 14, 
/*13864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13879*/         0, /*End of Scope*/
/*13880*/       /*Scope*/ 89, /*->13970*/
/*13881*/         OPC_MoveChild, 0,
/*13883*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13886*/         OPC_MoveChild, 0,
/*13888*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13891*/         OPC_MoveChild, 0,
/*13893*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13896*/         OPC_MoveParent,
/*13897*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13899*/         OPC_CheckType, MVT::v8i8,
/*13901*/         OPC_MoveParent,
/*13902*/         OPC_MoveParent,
/*13903*/         OPC_RecordChild1, // #0 = $Vd
/*13904*/         OPC_MoveParent,
/*13905*/         OPC_RecordChild1, // #1 = $Vm
/*13906*/         OPC_MoveParent,
/*13907*/         OPC_MoveChild, 1,
/*13909*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13912*/         OPC_Scope, 27, /*->13941*/ // 2 children in Scope
/*13914*/           OPC_RecordChild0, // #2 = $Vn
/*13915*/           OPC_MoveChild, 1,
/*13917*/           OPC_CheckSame, 0,
/*13919*/           OPC_MoveParent,
/*13920*/           OPC_MoveParent,
/*13921*/           OPC_CheckType, MVT::v2i32,
/*13923*/           OPC_EmitInteger, MVT::i32, 14, 
/*13926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13929*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13941*/         /*Scope*/ 27, /*->13969*/
/*13942*/           OPC_MoveChild, 0,
/*13944*/           OPC_CheckSame, 0,
/*13946*/           OPC_MoveParent,
/*13947*/           OPC_RecordChild1, // #2 = $Vn
/*13948*/           OPC_MoveParent,
/*13949*/           OPC_CheckType, MVT::v2i32,
/*13951*/           OPC_EmitInteger, MVT::i32, 14, 
/*13954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13969*/         0, /*End of Scope*/
/*13970*/       0, /*End of Scope*/
/*13971*/     /*Scope*/ 68|128,4/*580*/, /*->14553*/
/*13973*/       OPC_RecordChild0, // #0 = $Vn
/*13974*/       OPC_Scope, 4|128,3/*388*/, /*->14365*/ // 2 children in Scope
/*13977*/         OPC_RecordChild1, // #1 = $Vd
/*13978*/         OPC_MoveParent,
/*13979*/         OPC_MoveChild, 1,
/*13981*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13984*/         OPC_Scope, 55, /*->14041*/ // 4 children in Scope
/*13986*/           OPC_RecordChild0, // #2 = $Vm
/*13987*/           OPC_MoveChild, 1,
/*13989*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13992*/           OPC_MoveChild, 0,
/*13994*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13997*/           OPC_MoveChild, 0,
/*13999*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14002*/           OPC_MoveChild, 0,
/*14004*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14007*/           OPC_MoveParent,
/*14008*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14010*/           OPC_CheckType, MVT::v16i8,
/*14012*/           OPC_MoveParent,
/*14013*/           OPC_MoveParent,
/*14014*/           OPC_MoveChild, 1,
/*14016*/           OPC_CheckSame, 1,
/*14018*/           OPC_MoveParent,
/*14019*/           OPC_MoveParent,
/*14020*/           OPC_MoveParent,
/*14021*/           OPC_CheckType, MVT::v4i32,
/*14023*/           OPC_EmitInteger, MVT::i32, 14, 
/*14026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14041*/         /*Scope*/ 107, /*->14149*/
/*14042*/           OPC_MoveChild, 0,
/*14044*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14047*/           OPC_MoveChild, 0,
/*14049*/           OPC_Scope, 48, /*->14099*/ // 2 children in Scope
/*14051*/             OPC_CheckSame, 1,
/*14053*/             OPC_MoveParent,
/*14054*/             OPC_MoveChild, 1,
/*14056*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14059*/             OPC_MoveChild, 0,
/*14061*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14064*/             OPC_MoveChild, 0,
/*14066*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14069*/             OPC_MoveParent,
/*14070*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14072*/             OPC_CheckType, MVT::v16i8,
/*14074*/             OPC_MoveParent,
/*14075*/             OPC_MoveParent,
/*14076*/             OPC_MoveParent,
/*14077*/             OPC_RecordChild1, // #2 = $Vm
/*14078*/             OPC_MoveParent,
/*14079*/             OPC_CheckType, MVT::v4i32,
/*14081*/             OPC_EmitInteger, MVT::i32, 14, 
/*14084*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14087*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14099*/           /*Scope*/ 48, /*->14148*/
/*14100*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14103*/             OPC_MoveChild, 0,
/*14105*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14108*/             OPC_MoveChild, 0,
/*14110*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14113*/             OPC_MoveParent,
/*14114*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14116*/             OPC_CheckType, MVT::v16i8,
/*14118*/             OPC_MoveParent,
/*14119*/             OPC_MoveParent,
/*14120*/             OPC_MoveChild, 1,
/*14122*/             OPC_CheckSame, 1,
/*14124*/             OPC_MoveParent,
/*14125*/             OPC_MoveParent,
/*14126*/             OPC_RecordChild1, // #2 = $Vm
/*14127*/             OPC_MoveParent,
/*14128*/             OPC_CheckType, MVT::v4i32,
/*14130*/             OPC_EmitInteger, MVT::i32, 14, 
/*14133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14148*/           0, /*End of Scope*/
/*14149*/         /*Scope*/ 106, /*->14256*/
/*14150*/           OPC_RecordChild0, // #2 = $Vm
/*14151*/           OPC_MoveChild, 1,
/*14153*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14156*/           OPC_MoveChild, 0,
/*14158*/           OPC_Scope, 47, /*->14207*/ // 2 children in Scope
/*14160*/             OPC_CheckSame, 0,
/*14162*/             OPC_MoveParent,
/*14163*/             OPC_MoveChild, 1,
/*14165*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14168*/             OPC_MoveChild, 0,
/*14170*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14173*/             OPC_MoveChild, 0,
/*14175*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14178*/             OPC_MoveParent,
/*14179*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14181*/             OPC_CheckType, MVT::v16i8,
/*14183*/             OPC_MoveParent,
/*14184*/             OPC_MoveParent,
/*14185*/             OPC_MoveParent,
/*14186*/             OPC_MoveParent,
/*14187*/             OPC_CheckType, MVT::v4i32,
/*14189*/             OPC_EmitInteger, MVT::i32, 14, 
/*14192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14195*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14207*/           /*Scope*/ 47, /*->14255*/
/*14208*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14211*/             OPC_MoveChild, 0,
/*14213*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14216*/             OPC_MoveChild, 0,
/*14218*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14221*/             OPC_MoveParent,
/*14222*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14224*/             OPC_CheckType, MVT::v16i8,
/*14226*/             OPC_MoveParent,
/*14227*/             OPC_MoveParent,
/*14228*/             OPC_MoveChild, 1,
/*14230*/             OPC_CheckSame, 0,
/*14232*/             OPC_MoveParent,
/*14233*/             OPC_MoveParent,
/*14234*/             OPC_MoveParent,
/*14235*/             OPC_CheckType, MVT::v4i32,
/*14237*/             OPC_EmitInteger, MVT::i32, 14, 
/*14240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14243*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14255*/           0, /*End of Scope*/
/*14256*/         /*Scope*/ 107, /*->14364*/
/*14257*/           OPC_MoveChild, 0,
/*14259*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14262*/           OPC_MoveChild, 0,
/*14264*/           OPC_Scope, 48, /*->14314*/ // 2 children in Scope
/*14266*/             OPC_CheckSame, 0,
/*14268*/             OPC_MoveParent,
/*14269*/             OPC_MoveChild, 1,
/*14271*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14274*/             OPC_MoveChild, 0,
/*14276*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14279*/             OPC_MoveChild, 0,
/*14281*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14284*/             OPC_MoveParent,
/*14285*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14287*/             OPC_CheckType, MVT::v16i8,
/*14289*/             OPC_MoveParent,
/*14290*/             OPC_MoveParent,
/*14291*/             OPC_MoveParent,
/*14292*/             OPC_RecordChild1, // #2 = $Vm
/*14293*/             OPC_MoveParent,
/*14294*/             OPC_CheckType, MVT::v4i32,
/*14296*/             OPC_EmitInteger, MVT::i32, 14, 
/*14299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14314*/           /*Scope*/ 48, /*->14363*/
/*14315*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14318*/             OPC_MoveChild, 0,
/*14320*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14323*/             OPC_MoveChild, 0,
/*14325*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14328*/             OPC_MoveParent,
/*14329*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14331*/             OPC_CheckType, MVT::v16i8,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckSame, 0,
/*14339*/             OPC_MoveParent,
/*14340*/             OPC_MoveParent,
/*14341*/             OPC_RecordChild1, // #2 = $Vm
/*14342*/             OPC_MoveParent,
/*14343*/             OPC_CheckType, MVT::v4i32,
/*14345*/             OPC_EmitInteger, MVT::i32, 14, 
/*14348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14351*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14363*/           0, /*End of Scope*/
/*14364*/         0, /*End of Scope*/
/*14365*/       /*Scope*/ 57|128,1/*185*/, /*->14552*/
/*14367*/         OPC_MoveChild, 1,
/*14369*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14372*/         OPC_Scope, 88, /*->14462*/ // 2 children in Scope
/*14374*/           OPC_RecordChild0, // #1 = $Vd
/*14375*/           OPC_MoveChild, 1,
/*14377*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14380*/           OPC_MoveChild, 0,
/*14382*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14385*/           OPC_MoveChild, 0,
/*14387*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14390*/           OPC_MoveParent,
/*14391*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14393*/           OPC_CheckType, MVT::v16i8,
/*14395*/           OPC_MoveParent,
/*14396*/           OPC_MoveParent,
/*14397*/           OPC_MoveParent,
/*14398*/           OPC_MoveParent,
/*14399*/           OPC_MoveChild, 1,
/*14401*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14404*/           OPC_Scope, 27, /*->14433*/ // 2 children in Scope
/*14406*/             OPC_RecordChild0, // #2 = $Vn
/*14407*/             OPC_MoveChild, 1,
/*14409*/             OPC_CheckSame, 1,
/*14411*/             OPC_MoveParent,
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckType, MVT::v4i32,
/*14415*/             OPC_EmitInteger, MVT::i32, 14, 
/*14418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14421*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14433*/           /*Scope*/ 27, /*->14461*/
/*14434*/             OPC_MoveChild, 0,
/*14436*/             OPC_CheckSame, 1,
/*14438*/             OPC_MoveParent,
/*14439*/             OPC_RecordChild1, // #2 = $Vn
/*14440*/             OPC_MoveParent,
/*14441*/             OPC_CheckType, MVT::v4i32,
/*14443*/             OPC_EmitInteger, MVT::i32, 14, 
/*14446*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14449*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14461*/           0, /*End of Scope*/
/*14462*/         /*Scope*/ 88, /*->14551*/
/*14463*/           OPC_MoveChild, 0,
/*14465*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14468*/           OPC_MoveChild, 0,
/*14470*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14473*/           OPC_MoveChild, 0,
/*14475*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14478*/           OPC_MoveParent,
/*14479*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14481*/           OPC_CheckType, MVT::v16i8,
/*14483*/           OPC_MoveParent,
/*14484*/           OPC_MoveParent,
/*14485*/           OPC_RecordChild1, // #1 = $Vd
/*14486*/           OPC_MoveParent,
/*14487*/           OPC_MoveParent,
/*14488*/           OPC_MoveChild, 1,
/*14490*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14493*/           OPC_Scope, 27, /*->14522*/ // 2 children in Scope
/*14495*/             OPC_RecordChild0, // #2 = $Vn
/*14496*/             OPC_MoveChild, 1,
/*14498*/             OPC_CheckSame, 1,
/*14500*/             OPC_MoveParent,
/*14501*/             OPC_MoveParent,
/*14502*/             OPC_CheckType, MVT::v4i32,
/*14504*/             OPC_EmitInteger, MVT::i32, 14, 
/*14507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14510*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14522*/           /*Scope*/ 27, /*->14550*/
/*14523*/             OPC_MoveChild, 0,
/*14525*/             OPC_CheckSame, 1,
/*14527*/             OPC_MoveParent,
/*14528*/             OPC_RecordChild1, // #2 = $Vn
/*14529*/             OPC_MoveParent,
/*14530*/             OPC_CheckType, MVT::v4i32,
/*14532*/             OPC_EmitInteger, MVT::i32, 14, 
/*14535*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14538*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14550*/           0, /*End of Scope*/
/*14551*/         0, /*End of Scope*/
/*14552*/       0, /*End of Scope*/
/*14553*/     /*Scope*/ 59|128,1/*187*/, /*->14742*/
/*14555*/       OPC_MoveChild, 0,
/*14557*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14560*/       OPC_Scope, 89, /*->14651*/ // 2 children in Scope
/*14562*/         OPC_RecordChild0, // #0 = $Vd
/*14563*/         OPC_MoveChild, 1,
/*14565*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14568*/         OPC_MoveChild, 0,
/*14570*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14573*/         OPC_MoveChild, 0,
/*14575*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14578*/         OPC_MoveParent,
/*14579*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14581*/         OPC_CheckType, MVT::v16i8,
/*14583*/         OPC_MoveParent,
/*14584*/         OPC_MoveParent,
/*14585*/         OPC_MoveParent,
/*14586*/         OPC_RecordChild1, // #1 = $Vm
/*14587*/         OPC_MoveParent,
/*14588*/         OPC_MoveChild, 1,
/*14590*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14593*/         OPC_Scope, 27, /*->14622*/ // 2 children in Scope
/*14595*/           OPC_RecordChild0, // #2 = $Vn
/*14596*/           OPC_MoveChild, 1,
/*14598*/           OPC_CheckSame, 0,
/*14600*/           OPC_MoveParent,
/*14601*/           OPC_MoveParent,
/*14602*/           OPC_CheckType, MVT::v4i32,
/*14604*/           OPC_EmitInteger, MVT::i32, 14, 
/*14607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14610*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14622*/         /*Scope*/ 27, /*->14650*/
/*14623*/           OPC_MoveChild, 0,
/*14625*/           OPC_CheckSame, 0,
/*14627*/           OPC_MoveParent,
/*14628*/           OPC_RecordChild1, // #2 = $Vn
/*14629*/           OPC_MoveParent,
/*14630*/           OPC_CheckType, MVT::v4i32,
/*14632*/           OPC_EmitInteger, MVT::i32, 14, 
/*14635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14650*/         0, /*End of Scope*/
/*14651*/       /*Scope*/ 89, /*->14741*/
/*14652*/         OPC_MoveChild, 0,
/*14654*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14657*/         OPC_MoveChild, 0,
/*14659*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14662*/         OPC_MoveChild, 0,
/*14664*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14667*/         OPC_MoveParent,
/*14668*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14670*/         OPC_CheckType, MVT::v16i8,
/*14672*/         OPC_MoveParent,
/*14673*/         OPC_MoveParent,
/*14674*/         OPC_RecordChild1, // #0 = $Vd
/*14675*/         OPC_MoveParent,
/*14676*/         OPC_RecordChild1, // #1 = $Vm
/*14677*/         OPC_MoveParent,
/*14678*/         OPC_MoveChild, 1,
/*14680*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/         OPC_Scope, 27, /*->14712*/ // 2 children in Scope
/*14685*/           OPC_RecordChild0, // #2 = $Vn
/*14686*/           OPC_MoveChild, 1,
/*14688*/           OPC_CheckSame, 0,
/*14690*/           OPC_MoveParent,
/*14691*/           OPC_MoveParent,
/*14692*/           OPC_CheckType, MVT::v4i32,
/*14694*/           OPC_EmitInteger, MVT::i32, 14, 
/*14697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14712*/         /*Scope*/ 27, /*->14740*/
/*14713*/           OPC_MoveChild, 0,
/*14715*/           OPC_CheckSame, 0,
/*14717*/           OPC_MoveParent,
/*14718*/           OPC_RecordChild1, // #2 = $Vn
/*14719*/           OPC_MoveParent,
/*14720*/           OPC_CheckType, MVT::v4i32,
/*14722*/           OPC_EmitInteger, MVT::i32, 14, 
/*14725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14740*/         0, /*End of Scope*/
/*14741*/       0, /*End of Scope*/
/*14742*/     0, /*End of Scope*/
/*14743*/   /*Scope*/ 0|128,1/*128*/, /*->14873*/
/*14745*/     OPC_RecordChild0, // #0 = $Vn
/*14746*/     OPC_MoveChild, 1,
/*14748*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14751*/     OPC_Scope, 73, /*->14826*/ // 2 children in Scope
/*14753*/       OPC_RecordChild0, // #1 = $Vm
/*14754*/       OPC_MoveChild, 1,
/*14756*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14759*/       OPC_MoveChild, 0,
/*14761*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14764*/       OPC_MoveChild, 0,
/*14766*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14769*/       OPC_MoveParent,
/*14770*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14772*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->14799
/*14775*/         OPC_MoveParent,
/*14776*/         OPC_MoveParent,
/*14777*/         OPC_MoveParent,
/*14778*/         OPC_CheckType, MVT::v2i32,
/*14780*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14782*/         OPC_EmitInteger, MVT::i32, 14, 
/*14785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->14825
/*14801*/         OPC_MoveParent,
/*14802*/         OPC_MoveParent,
/*14803*/         OPC_MoveParent,
/*14804*/         OPC_CheckType, MVT::v4i32,
/*14806*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14808*/         OPC_EmitInteger, MVT::i32, 14, 
/*14811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*14826*/     /*Scope*/ 45, /*->14872*/
/*14827*/       OPC_MoveChild, 0,
/*14829*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14832*/       OPC_MoveChild, 0,
/*14834*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14837*/       OPC_MoveChild, 0,
/*14839*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14842*/       OPC_MoveParent,
/*14843*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14845*/       OPC_CheckType, MVT::v8i8,
/*14847*/       OPC_MoveParent,
/*14848*/       OPC_MoveParent,
/*14849*/       OPC_RecordChild1, // #1 = $Vm
/*14850*/       OPC_MoveParent,
/*14851*/       OPC_CheckType, MVT::v2i32,
/*14853*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14855*/       OPC_EmitInteger, MVT::i32, 14, 
/*14858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14872*/     0, /*End of Scope*/
/*14873*/   /*Scope*/ 101, /*->14975*/
/*14874*/     OPC_MoveChild, 0,
/*14876*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14879*/     OPC_Scope, 46, /*->14927*/ // 2 children in Scope
/*14881*/       OPC_RecordChild0, // #0 = $Vm
/*14882*/       OPC_MoveChild, 1,
/*14884*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14887*/       OPC_MoveChild, 0,
/*14889*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14892*/       OPC_MoveChild, 0,
/*14894*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14897*/       OPC_MoveParent,
/*14898*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14900*/       OPC_CheckType, MVT::v8i8,
/*14902*/       OPC_MoveParent,
/*14903*/       OPC_MoveParent,
/*14904*/       OPC_MoveParent,
/*14905*/       OPC_RecordChild1, // #1 = $Vn
/*14906*/       OPC_CheckType, MVT::v2i32,
/*14908*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14910*/       OPC_EmitInteger, MVT::i32, 14, 
/*14913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14927*/     /*Scope*/ 46, /*->14974*/
/*14928*/       OPC_MoveChild, 0,
/*14930*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14933*/       OPC_MoveChild, 0,
/*14935*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14938*/       OPC_MoveChild, 0,
/*14940*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14943*/       OPC_MoveParent,
/*14944*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14946*/       OPC_CheckType, MVT::v8i8,
/*14948*/       OPC_MoveParent,
/*14949*/       OPC_MoveParent,
/*14950*/       OPC_RecordChild1, // #0 = $Vm
/*14951*/       OPC_MoveParent,
/*14952*/       OPC_RecordChild1, // #1 = $Vn
/*14953*/       OPC_CheckType, MVT::v2i32,
/*14955*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14957*/       OPC_EmitInteger, MVT::i32, 14, 
/*14960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14974*/     0, /*End of Scope*/
/*14975*/   /*Scope*/ 51, /*->15027*/
/*14976*/     OPC_RecordChild0, // #0 = $Vn
/*14977*/     OPC_MoveChild, 1,
/*14979*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14982*/     OPC_MoveChild, 0,
/*14984*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14987*/     OPC_MoveChild, 0,
/*14989*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14992*/     OPC_MoveChild, 0,
/*14994*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14997*/     OPC_MoveParent,
/*14998*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15000*/     OPC_CheckType, MVT::v16i8,
/*15002*/     OPC_MoveParent,
/*15003*/     OPC_MoveParent,
/*15004*/     OPC_RecordChild1, // #1 = $Vm
/*15005*/     OPC_MoveParent,
/*15006*/     OPC_CheckType, MVT::v4i32,
/*15008*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15010*/     OPC_EmitInteger, MVT::i32, 14, 
/*15013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15027*/   /*Scope*/ 101, /*->15129*/
/*15028*/     OPC_MoveChild, 0,
/*15030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15033*/     OPC_Scope, 46, /*->15081*/ // 2 children in Scope
/*15035*/       OPC_RecordChild0, // #0 = $Vm
/*15036*/       OPC_MoveChild, 1,
/*15038*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15041*/       OPC_MoveChild, 0,
/*15043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15046*/       OPC_MoveChild, 0,
/*15048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15051*/       OPC_MoveParent,
/*15052*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15054*/       OPC_CheckType, MVT::v16i8,
/*15056*/       OPC_MoveParent,
/*15057*/       OPC_MoveParent,
/*15058*/       OPC_MoveParent,
/*15059*/       OPC_RecordChild1, // #1 = $Vn
/*15060*/       OPC_CheckType, MVT::v4i32,
/*15062*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15064*/       OPC_EmitInteger, MVT::i32, 14, 
/*15067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15081*/     /*Scope*/ 46, /*->15128*/
/*15082*/       OPC_MoveChild, 0,
/*15084*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15087*/       OPC_MoveChild, 0,
/*15089*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15092*/       OPC_MoveChild, 0,
/*15094*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15097*/       OPC_MoveParent,
/*15098*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15100*/       OPC_CheckType, MVT::v16i8,
/*15102*/       OPC_MoveParent,
/*15103*/       OPC_MoveParent,
/*15104*/       OPC_RecordChild1, // #0 = $Vm
/*15105*/       OPC_MoveParent,
/*15106*/       OPC_RecordChild1, // #1 = $Vn
/*15107*/       OPC_CheckType, MVT::v4i32,
/*15109*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15111*/       OPC_EmitInteger, MVT::i32, 14, 
/*15114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15128*/     0, /*End of Scope*/
/*15129*/   /*Scope*/ 46, /*->15176*/
/*15130*/     OPC_RecordChild0, // #0 = $Vn
/*15131*/     OPC_RecordChild1, // #1 = $Vm
/*15132*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->15154
/*15135*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15137*/       OPC_EmitInteger, MVT::i32, 14, 
/*15140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->15175
/*15156*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15158*/       OPC_EmitInteger, MVT::i32, 14, 
/*15161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*15176*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->16441
/*15181*/   OPC_Scope, 95|128,2/*351*/, /*->15535*/ // 8 children in Scope
/*15184*/     OPC_MoveChild, 0,
/*15186*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->15468
/*15191*/       OPC_Scope, 104, /*->15297*/ // 2 children in Scope
/*15193*/         OPC_MoveChild, 0,
/*15195*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15198*/         OPC_RecordChild0, // #0 = $a
/*15199*/         OPC_MoveChild, 1,
/*15201*/         OPC_CheckInteger, 16, 
/*15203*/         OPC_CheckType, MVT::i32,
/*15205*/         OPC_MoveParent,
/*15206*/         OPC_MoveParent,
/*15207*/         OPC_MoveChild, 1,
/*15209*/         OPC_CheckInteger, 16, 
/*15211*/         OPC_CheckType, MVT::i32,
/*15213*/         OPC_MoveParent,
/*15214*/         OPC_MoveParent,
/*15215*/         OPC_MoveChild, 1,
/*15217*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15220*/         OPC_Scope, 43, /*->15265*/ // 2 children in Scope
/*15222*/           OPC_MoveChild, 0,
/*15224*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15227*/           OPC_RecordChild0, // #1 = $b
/*15228*/           OPC_MoveChild, 1,
/*15230*/           OPC_CheckInteger, 16, 
/*15232*/           OPC_CheckType, MVT::i32,
/*15234*/           OPC_MoveParent,
/*15235*/           OPC_MoveParent,
/*15236*/           OPC_MoveChild, 1,
/*15238*/           OPC_CheckInteger, 16, 
/*15240*/           OPC_CheckType, MVT::i32,
/*15242*/           OPC_MoveParent,
/*15243*/           OPC_MoveParent,
/*15244*/           OPC_CheckType, MVT::i32,
/*15246*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15248*/           OPC_EmitInteger, MVT::i32, 14, 
/*15251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15265*/         /*Scope*/ 30, /*->15296*/
/*15266*/           OPC_RecordChild0, // #1 = $b
/*15267*/           OPC_MoveChild, 1,
/*15269*/           OPC_CheckInteger, 16, 
/*15271*/           OPC_CheckType, MVT::i32,
/*15273*/           OPC_MoveParent,
/*15274*/           OPC_MoveParent,
/*15275*/           OPC_CheckType, MVT::i32,
/*15277*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15279*/           OPC_EmitInteger, MVT::i32, 14, 
/*15282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15296*/         0, /*End of Scope*/
/*15297*/       /*Scope*/ 40|128,1/*168*/, /*->15467*/
/*15299*/         OPC_RecordChild0, // #0 = $a
/*15300*/         OPC_MoveChild, 1,
/*15302*/         OPC_CheckInteger, 16, 
/*15304*/         OPC_CheckType, MVT::i32,
/*15306*/         OPC_MoveParent,
/*15307*/         OPC_MoveParent,
/*15308*/         OPC_MoveChild, 1,
/*15310*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->15414
/*15314*/           OPC_Scope, 43, /*->15359*/ // 2 children in Scope
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15321*/             OPC_RecordChild0, // #1 = $b
/*15322*/             OPC_MoveChild, 1,
/*15324*/             OPC_CheckInteger, 16, 
/*15326*/             OPC_CheckType, MVT::i32,
/*15328*/             OPC_MoveParent,
/*15329*/             OPC_MoveParent,
/*15330*/             OPC_MoveChild, 1,
/*15332*/             OPC_CheckInteger, 16, 
/*15334*/             OPC_CheckType, MVT::i32,
/*15336*/             OPC_MoveParent,
/*15337*/             OPC_MoveParent,
/*15338*/             OPC_CheckType, MVT::i32,
/*15340*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15342*/             OPC_EmitInteger, MVT::i32, 14, 
/*15345*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15348*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15359*/           /*Scope*/ 53, /*->15413*/
/*15360*/             OPC_RecordChild0, // #1 = $Rm
/*15361*/             OPC_MoveChild, 1,
/*15363*/             OPC_CheckInteger, 16, 
/*15365*/             OPC_CheckType, MVT::i32,
/*15367*/             OPC_MoveParent,
/*15368*/             OPC_MoveParent,
/*15369*/             OPC_CheckType, MVT::i32,
/*15371*/             OPC_Scope, 19, /*->15392*/ // 2 children in Scope
/*15373*/               OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15375*/               OPC_EmitInteger, MVT::i32, 14, 
/*15378*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15381*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15392*/             /*Scope*/ 19, /*->15412*/
/*15393*/               OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15395*/               OPC_EmitInteger, MVT::i32, 14, 
/*15398*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15401*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15412*/             0, /*End of Scope*/
/*15413*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15466
/*15417*/           OPC_RecordChild0, // #1 = $Rm
/*15418*/           OPC_MoveChild, 1,
/*15420*/           OPC_CheckValueType, MVT::i16,
/*15422*/           OPC_MoveParent,
/*15423*/           OPC_MoveParent,
/*15424*/           OPC_Scope, 19, /*->15445*/ // 2 children in Scope
/*15426*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15428*/             OPC_EmitInteger, MVT::i32, 14, 
/*15431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15434*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15445*/           /*Scope*/ 19, /*->15465*/
/*15446*/             OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15448*/             OPC_EmitInteger, MVT::i32, 14, 
/*15451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15465*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*15467*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15534
/*15471*/       OPC_RecordChild0, // #0 = $Rn
/*15472*/       OPC_MoveChild, 1,
/*15474*/       OPC_CheckValueType, MVT::i16,
/*15476*/       OPC_MoveParent,
/*15477*/       OPC_MoveParent,
/*15478*/       OPC_MoveChild, 1,
/*15480*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15483*/       OPC_RecordChild0, // #1 = $Rm
/*15484*/       OPC_MoveChild, 1,
/*15486*/       OPC_CheckInteger, 16, 
/*15488*/       OPC_CheckType, MVT::i32,
/*15490*/       OPC_MoveParent,
/*15491*/       OPC_MoveParent,
/*15492*/       OPC_Scope, 19, /*->15513*/ // 2 children in Scope
/*15494*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15496*/         OPC_EmitInteger, MVT::i32, 14, 
/*15499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15513*/       /*Scope*/ 19, /*->15533*/
/*15514*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15516*/         OPC_EmitInteger, MVT::i32, 14, 
/*15519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15533*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15535*/   /*Scope*/ 41, /*->15577*/
/*15536*/     OPC_RecordChild0, // #0 = $a
/*15537*/     OPC_MoveChild, 0,
/*15539*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15541*/     OPC_MoveParent,
/*15542*/     OPC_MoveChild, 1,
/*15544*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15547*/     OPC_RecordChild0, // #1 = $b
/*15548*/     OPC_MoveChild, 1,
/*15550*/     OPC_CheckInteger, 16, 
/*15552*/     OPC_CheckType, MVT::i32,
/*15554*/     OPC_MoveParent,
/*15555*/     OPC_MoveParent,
/*15556*/     OPC_CheckType, MVT::i32,
/*15558*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15560*/     OPC_EmitInteger, MVT::i32, 14, 
/*15563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15577*/   /*Scope*/ 107, /*->15685*/
/*15578*/     OPC_MoveChild, 0,
/*15580*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->15620
/*15584*/       OPC_RecordChild0, // #0 = $a
/*15585*/       OPC_MoveChild, 1,
/*15587*/       OPC_CheckInteger, 16, 
/*15589*/       OPC_CheckType, MVT::i32,
/*15591*/       OPC_MoveParent,
/*15592*/       OPC_MoveParent,
/*15593*/       OPC_RecordChild1, // #1 = $b
/*15594*/       OPC_MoveChild, 1,
/*15596*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15598*/       OPC_MoveParent,
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15603*/       OPC_EmitInteger, MVT::i32, 14, 
/*15606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15684
/*15623*/       OPC_RecordChild0, // #0 = $Rn
/*15624*/       OPC_MoveChild, 1,
/*15626*/       OPC_CheckValueType, MVT::i16,
/*15628*/       OPC_MoveParent,
/*15629*/       OPC_MoveParent,
/*15630*/       OPC_MoveChild, 1,
/*15632*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15635*/       OPC_RecordChild0, // #1 = $Rm
/*15636*/       OPC_MoveChild, 1,
/*15638*/       OPC_CheckValueType, MVT::i16,
/*15640*/       OPC_MoveParent,
/*15641*/       OPC_MoveParent,
/*15642*/       OPC_Scope, 19, /*->15663*/ // 2 children in Scope
/*15644*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15646*/         OPC_EmitInteger, MVT::i32, 14, 
/*15649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15663*/       /*Scope*/ 19, /*->15683*/
/*15664*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15666*/         OPC_EmitInteger, MVT::i32, 14, 
/*15669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15683*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15685*/   /*Scope*/ 10|128,2/*266*/, /*->15953*/
/*15687*/     OPC_RecordChild0, // #0 = $a
/*15688*/     OPC_Scope, 32, /*->15722*/ // 3 children in Scope
/*15690*/       OPC_MoveChild, 0,
/*15692*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15694*/       OPC_MoveParent,
/*15695*/       OPC_RecordChild1, // #1 = $b
/*15696*/       OPC_MoveChild, 1,
/*15698*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15700*/       OPC_MoveParent,
/*15701*/       OPC_CheckType, MVT::i32,
/*15703*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15705*/       OPC_EmitInteger, MVT::i32, 14, 
/*15708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15722*/     /*Scope*/ 97, /*->15820*/
/*15723*/       OPC_RecordChild1, // #1 = $Rm
/*15724*/       OPC_CheckType, MVT::i32,
/*15726*/       OPC_Scope, 23, /*->15751*/ // 4 children in Scope
/*15728*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15730*/         OPC_EmitInteger, MVT::i32, 14, 
/*15733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15751*/       /*Scope*/ 23, /*->15775*/
/*15752*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15775*/       /*Scope*/ 23, /*->15799*/
/*15776*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15778*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15781*/         OPC_EmitInteger, MVT::i32, 14, 
/*15784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15799*/       /*Scope*/ 19, /*->15819*/
/*15800*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15802*/         OPC_EmitInteger, MVT::i32, 14, 
/*15805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15819*/       0, /*End of Scope*/
/*15820*/     /*Scope*/ 2|128,1/*130*/, /*->15952*/
/*15822*/       OPC_MoveChild, 1,
/*15824*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15827*/       OPC_RecordChild0, // #1 = $Vm
/*15828*/       OPC_Scope, 60, /*->15890*/ // 2 children in Scope
/*15830*/         OPC_CheckChild0Type, MVT::v4i16,
/*15832*/         OPC_RecordChild1, // #2 = $lane
/*15833*/         OPC_MoveChild, 1,
/*15835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15838*/         OPC_MoveParent,
/*15839*/         OPC_MoveParent,
/*15840*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15865
/*15843*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15845*/           OPC_EmitConvertToTarget, 2,
/*15847*/           OPC_EmitInteger, MVT::i32, 14, 
/*15850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->15889
/*15867*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15869*/           OPC_EmitConvertToTarget, 2,
/*15871*/           OPC_EmitInteger, MVT::i32, 14, 
/*15874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15890*/       /*Scope*/ 60, /*->15951*/
/*15891*/         OPC_CheckChild0Type, MVT::v2i32,
/*15893*/         OPC_RecordChild1, // #2 = $lane
/*15894*/         OPC_MoveChild, 1,
/*15896*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15899*/         OPC_MoveParent,
/*15900*/         OPC_MoveParent,
/*15901*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->15926
/*15904*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15906*/           OPC_EmitConvertToTarget, 2,
/*15908*/           OPC_EmitInteger, MVT::i32, 14, 
/*15911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->15950
/*15928*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15930*/           OPC_EmitConvertToTarget, 2,
/*15932*/           OPC_EmitInteger, MVT::i32, 14, 
/*15935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15951*/       0, /*End of Scope*/
/*15952*/     0, /*End of Scope*/
/*15953*/   /*Scope*/ 4|128,1/*132*/, /*->16087*/
/*15955*/     OPC_MoveChild, 0,
/*15957*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15960*/     OPC_RecordChild0, // #0 = $Vm
/*15961*/     OPC_Scope, 61, /*->16024*/ // 2 children in Scope
/*15963*/       OPC_CheckChild0Type, MVT::v4i16,
/*15965*/       OPC_RecordChild1, // #1 = $lane
/*15966*/       OPC_MoveChild, 1,
/*15968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15971*/       OPC_MoveParent,
/*15972*/       OPC_MoveParent,
/*15973*/       OPC_RecordChild1, // #2 = $Vn
/*15974*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15999
/*15977*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15979*/         OPC_EmitConvertToTarget, 1,
/*15981*/         OPC_EmitInteger, MVT::i32, 14, 
/*15984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->16023
/*16001*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16003*/         OPC_EmitConvertToTarget, 1,
/*16005*/         OPC_EmitInteger, MVT::i32, 14, 
/*16008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16024*/     /*Scope*/ 61, /*->16086*/
/*16025*/       OPC_CheckChild0Type, MVT::v2i32,
/*16027*/       OPC_RecordChild1, // #1 = $lane
/*16028*/       OPC_MoveChild, 1,
/*16030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16033*/       OPC_MoveParent,
/*16034*/       OPC_MoveParent,
/*16035*/       OPC_RecordChild1, // #2 = $Vn
/*16036*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->16061
/*16039*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16041*/         OPC_EmitConvertToTarget, 1,
/*16043*/         OPC_EmitInteger, MVT::i32, 14, 
/*16046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->16085
/*16063*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16065*/         OPC_EmitConvertToTarget, 1,
/*16067*/         OPC_EmitInteger, MVT::i32, 14, 
/*16070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16086*/     0, /*End of Scope*/
/*16087*/   /*Scope*/ 109, /*->16197*/
/*16088*/     OPC_RecordChild0, // #0 = $src1
/*16089*/     OPC_MoveChild, 1,
/*16091*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16094*/     OPC_RecordChild0, // #1 = $src2
/*16095*/     OPC_Scope, 49, /*->16146*/ // 2 children in Scope
/*16097*/       OPC_CheckChild0Type, MVT::v8i16,
/*16099*/       OPC_RecordChild1, // #2 = $lane
/*16100*/       OPC_MoveChild, 1,
/*16102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16105*/       OPC_MoveParent,
/*16106*/       OPC_MoveParent,
/*16107*/       OPC_CheckType, MVT::v8i16,
/*16109*/       OPC_EmitConvertToTarget, 2,
/*16111*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*16114*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16123*/       OPC_EmitConvertToTarget, 2,
/*16125*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*16128*/       OPC_EmitInteger, MVT::i32, 14, 
/*16131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16146*/     /*Scope*/ 49, /*->16196*/
/*16147*/       OPC_CheckChild0Type, MVT::v4i32,
/*16149*/       OPC_RecordChild1, // #2 = $lane
/*16150*/       OPC_MoveChild, 1,
/*16152*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16155*/       OPC_MoveParent,
/*16156*/       OPC_MoveParent,
/*16157*/       OPC_CheckType, MVT::v4i32,
/*16159*/       OPC_EmitConvertToTarget, 2,
/*16161*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*16164*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16173*/       OPC_EmitConvertToTarget, 2,
/*16175*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*16178*/       OPC_EmitInteger, MVT::i32, 14, 
/*16181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16196*/     0, /*End of Scope*/
/*16197*/   /*Scope*/ 110, /*->16308*/
/*16198*/     OPC_MoveChild, 0,
/*16200*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16203*/     OPC_RecordChild0, // #0 = $src2
/*16204*/     OPC_Scope, 50, /*->16256*/ // 2 children in Scope
/*16206*/       OPC_CheckChild0Type, MVT::v8i16,
/*16208*/       OPC_RecordChild1, // #1 = $lane
/*16209*/       OPC_MoveChild, 1,
/*16211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16214*/       OPC_MoveParent,
/*16215*/       OPC_MoveParent,
/*16216*/       OPC_RecordChild1, // #2 = $src1
/*16217*/       OPC_CheckType, MVT::v8i16,
/*16219*/       OPC_EmitConvertToTarget, 1,
/*16221*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*16224*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16233*/       OPC_EmitConvertToTarget, 1,
/*16235*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*16238*/       OPC_EmitInteger, MVT::i32, 14, 
/*16241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16256*/     /*Scope*/ 50, /*->16307*/
/*16257*/       OPC_CheckChild0Type, MVT::v4i32,
/*16259*/       OPC_RecordChild1, // #1 = $lane
/*16260*/       OPC_MoveChild, 1,
/*16262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16265*/       OPC_MoveParent,
/*16266*/       OPC_MoveParent,
/*16267*/       OPC_RecordChild1, // #2 = $src1
/*16268*/       OPC_CheckType, MVT::v4i32,
/*16270*/       OPC_EmitConvertToTarget, 1,
/*16272*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*16275*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16284*/       OPC_EmitConvertToTarget, 1,
/*16286*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*16289*/       OPC_EmitInteger, MVT::i32, 14, 
/*16292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16307*/     0, /*End of Scope*/
/*16308*/   /*Scope*/ 2|128,1/*130*/, /*->16440*/
/*16310*/     OPC_RecordChild0, // #0 = $Vn
/*16311*/     OPC_RecordChild1, // #1 = $Vm
/*16312*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->16334
/*16315*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16317*/       OPC_EmitInteger, MVT::i32, 14, 
/*16320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->16355
/*16336*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16338*/       OPC_EmitInteger, MVT::i32, 14, 
/*16341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->16376
/*16357*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16359*/       OPC_EmitInteger, MVT::i32, 14, 
/*16362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->16397
/*16378*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16380*/       OPC_EmitInteger, MVT::i32, 14, 
/*16383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->16418
/*16399*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16401*/       OPC_EmitInteger, MVT::i32, 14, 
/*16404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16439
/*16420*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16422*/       OPC_EmitInteger, MVT::i32, 14, 
/*16425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16440*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,18/*2418*/,  TARGET_VAL(ISD::AND),// ->18863
/*16445*/   OPC_Scope, 69, /*->16516*/ // 30 children in Scope
/*16447*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16452*/     OPC_MoveChild, 0,
/*16454*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16457*/     OPC_RecordChild0, // #0 = $Src
/*16458*/     OPC_MoveChild, 1,
/*16460*/     OPC_CheckInteger, 8, 
/*16462*/     OPC_CheckType, MVT::i32,
/*16464*/     OPC_MoveParent,
/*16465*/     OPC_MoveParent,
/*16466*/     OPC_CheckType, MVT::i32,
/*16468*/     OPC_Scope, 22, /*->16492*/ // 2 children in Scope
/*16470*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16472*/       OPC_EmitInteger, MVT::i32, 1, 
/*16475*/       OPC_EmitInteger, MVT::i32, 14, 
/*16478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16492*/     /*Scope*/ 22, /*->16515*/
/*16493*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16495*/       OPC_EmitInteger, MVT::i32, 1, 
/*16498*/       OPC_EmitInteger, MVT::i32, 14, 
/*16501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16515*/     0, /*End of Scope*/
/*16516*/   /*Scope*/ 47, /*->16564*/
/*16517*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16520*/     OPC_MoveChild, 0,
/*16522*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16525*/     OPC_RecordChild0, // #0 = $Rm
/*16526*/     OPC_RecordChild1, // #1 = $rot
/*16527*/     OPC_MoveChild, 1,
/*16529*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16532*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16534*/     OPC_CheckType, MVT::i32,
/*16536*/     OPC_MoveParent,
/*16537*/     OPC_MoveParent,
/*16538*/     OPC_CheckType, MVT::i32,
/*16540*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16542*/     OPC_EmitConvertToTarget, 1,
/*16544*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16547*/     OPC_EmitInteger, MVT::i32, 14, 
/*16550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16564*/   /*Scope*/ 48, /*->16613*/
/*16565*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16569*/     OPC_MoveChild, 0,
/*16571*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16574*/     OPC_RecordChild0, // #0 = $Rm
/*16575*/     OPC_RecordChild1, // #1 = $rot
/*16576*/     OPC_MoveChild, 1,
/*16578*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16581*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16583*/     OPC_CheckType, MVT::i32,
/*16585*/     OPC_MoveParent,
/*16586*/     OPC_MoveParent,
/*16587*/     OPC_CheckType, MVT::i32,
/*16589*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16591*/     OPC_EmitConvertToTarget, 1,
/*16593*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16596*/     OPC_EmitInteger, MVT::i32, 14, 
/*16599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16602*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16613*/   /*Scope*/ 49, /*->16663*/
/*16614*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16619*/     OPC_MoveChild, 0,
/*16621*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16624*/     OPC_RecordChild0, // #0 = $Rm
/*16625*/     OPC_RecordChild1, // #1 = $rot
/*16626*/     OPC_MoveChild, 1,
/*16628*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16631*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16633*/     OPC_CheckType, MVT::i32,
/*16635*/     OPC_MoveParent,
/*16636*/     OPC_MoveParent,
/*16637*/     OPC_CheckType, MVT::i32,
/*16639*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16641*/     OPC_EmitConvertToTarget, 1,
/*16643*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16646*/     OPC_EmitInteger, MVT::i32, 14, 
/*16649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16663*/   /*Scope*/ 47, /*->16711*/
/*16664*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16667*/     OPC_MoveChild, 0,
/*16669*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16672*/     OPC_RecordChild0, // #0 = $Rm
/*16673*/     OPC_RecordChild1, // #1 = $rot
/*16674*/     OPC_MoveChild, 1,
/*16676*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16679*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16681*/     OPC_CheckType, MVT::i32,
/*16683*/     OPC_MoveParent,
/*16684*/     OPC_MoveParent,
/*16685*/     OPC_CheckType, MVT::i32,
/*16687*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16689*/     OPC_EmitConvertToTarget, 1,
/*16691*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16694*/     OPC_EmitInteger, MVT::i32, 14, 
/*16697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16711*/   /*Scope*/ 48, /*->16760*/
/*16712*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16716*/     OPC_MoveChild, 0,
/*16718*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16721*/     OPC_RecordChild0, // #0 = $Rm
/*16722*/     OPC_RecordChild1, // #1 = $rot
/*16723*/     OPC_MoveChild, 1,
/*16725*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16728*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16730*/     OPC_CheckType, MVT::i32,
/*16732*/     OPC_MoveParent,
/*16733*/     OPC_MoveParent,
/*16734*/     OPC_CheckType, MVT::i32,
/*16736*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16738*/     OPC_EmitConvertToTarget, 1,
/*16740*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16743*/     OPC_EmitInteger, MVT::i32, 14, 
/*16746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16760*/   /*Scope*/ 49, /*->16810*/
/*16761*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16766*/     OPC_MoveChild, 0,
/*16768*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16771*/     OPC_RecordChild0, // #0 = $Rm
/*16772*/     OPC_RecordChild1, // #1 = $rot
/*16773*/     OPC_MoveChild, 1,
/*16775*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16778*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16780*/     OPC_CheckType, MVT::i32,
/*16782*/     OPC_MoveParent,
/*16783*/     OPC_MoveParent,
/*16784*/     OPC_CheckType, MVT::i32,
/*16786*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16788*/     OPC_EmitConvertToTarget, 1,
/*16790*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16793*/     OPC_EmitInteger, MVT::i32, 14, 
/*16796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16810*/   /*Scope*/ 28, /*->16839*/
/*16811*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16814*/     OPC_RecordChild0, // #0 = $Src
/*16815*/     OPC_CheckType, MVT::i32,
/*16817*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16819*/     OPC_EmitInteger, MVT::i32, 0, 
/*16822*/     OPC_EmitInteger, MVT::i32, 14, 
/*16825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*16839*/   /*Scope*/ 29, /*->16869*/
/*16840*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16844*/     OPC_RecordChild0, // #0 = $Src
/*16845*/     OPC_CheckType, MVT::i32,
/*16847*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16849*/     OPC_EmitInteger, MVT::i32, 0, 
/*16852*/     OPC_EmitInteger, MVT::i32, 14, 
/*16855*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16858*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*16869*/   /*Scope*/ 30, /*->16900*/
/*16870*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16875*/     OPC_RecordChild0, // #0 = $Src
/*16876*/     OPC_CheckType, MVT::i32,
/*16878*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16880*/     OPC_EmitInteger, MVT::i32, 0, 
/*16883*/     OPC_EmitInteger, MVT::i32, 14, 
/*16886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16900*/   /*Scope*/ 28, /*->16929*/
/*16901*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16904*/     OPC_RecordChild0, // #0 = $Rm
/*16905*/     OPC_CheckType, MVT::i32,
/*16907*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16909*/     OPC_EmitInteger, MVT::i32, 0, 
/*16912*/     OPC_EmitInteger, MVT::i32, 14, 
/*16915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16929*/   /*Scope*/ 29, /*->16959*/
/*16930*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16934*/     OPC_RecordChild0, // #0 = $Rm
/*16935*/     OPC_CheckType, MVT::i32,
/*16937*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16939*/     OPC_EmitInteger, MVT::i32, 0, 
/*16942*/     OPC_EmitInteger, MVT::i32, 14, 
/*16945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16959*/   /*Scope*/ 30, /*->16990*/
/*16960*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16965*/     OPC_RecordChild0, // #0 = $Rm
/*16966*/     OPC_CheckType, MVT::i32,
/*16968*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16970*/     OPC_EmitInteger, MVT::i32, 0, 
/*16973*/     OPC_EmitInteger, MVT::i32, 14, 
/*16976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16990*/   /*Scope*/ 52, /*->17043*/
/*16991*/     OPC_RecordChild0, // #0 = $Rn
/*16992*/     OPC_MoveChild, 1,
/*16994*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16997*/     OPC_RecordChild0, // #1 = $shift
/*16998*/     OPC_MoveChild, 1,
/*17000*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17011*/     OPC_MoveParent,
/*17012*/     OPC_MoveParent,
/*17013*/     OPC_CheckType, MVT::i32,
/*17015*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17017*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17020*/     OPC_EmitInteger, MVT::i32, 14, 
/*17023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17026*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17043*/   /*Scope*/ 52, /*->17096*/
/*17044*/     OPC_MoveChild, 0,
/*17046*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17049*/     OPC_RecordChild0, // #0 = $shift
/*17050*/     OPC_MoveChild, 1,
/*17052*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17063*/     OPC_MoveParent,
/*17064*/     OPC_MoveParent,
/*17065*/     OPC_RecordChild1, // #1 = $Rn
/*17066*/     OPC_CheckType, MVT::i32,
/*17068*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17070*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17073*/     OPC_EmitInteger, MVT::i32, 14, 
/*17076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17096*/   /*Scope*/ 82, /*->17179*/
/*17097*/     OPC_RecordChild0, // #0 = $Rn
/*17098*/     OPC_MoveChild, 1,
/*17100*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17103*/     OPC_RecordChild0, // #1 = $shift
/*17104*/     OPC_MoveChild, 1,
/*17106*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17117*/     OPC_MoveParent,
/*17118*/     OPC_MoveParent,
/*17119*/     OPC_CheckType, MVT::i32,
/*17121*/     OPC_Scope, 27, /*->17150*/ // 2 children in Scope
/*17123*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17125*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17128*/       OPC_EmitInteger, MVT::i32, 14, 
/*17131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17150*/     /*Scope*/ 27, /*->17178*/
/*17151*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17153*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17156*/       OPC_EmitInteger, MVT::i32, 14, 
/*17159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17178*/     0, /*End of Scope*/
/*17179*/   /*Scope*/ 82, /*->17262*/
/*17180*/     OPC_MoveChild, 0,
/*17182*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17185*/     OPC_RecordChild0, // #0 = $shift
/*17186*/     OPC_MoveChild, 1,
/*17188*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17199*/     OPC_MoveParent,
/*17200*/     OPC_MoveParent,
/*17201*/     OPC_RecordChild1, // #1 = $Rn
/*17202*/     OPC_CheckType, MVT::i32,
/*17204*/     OPC_Scope, 27, /*->17233*/ // 2 children in Scope
/*17206*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17208*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17211*/       OPC_EmitInteger, MVT::i32, 14, 
/*17214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17233*/     /*Scope*/ 27, /*->17261*/
/*17234*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17236*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17239*/       OPC_EmitInteger, MVT::i32, 14, 
/*17242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17261*/     0, /*End of Scope*/
/*17262*/   /*Scope*/ 102|128,1/*230*/, /*->17494*/
/*17264*/     OPC_RecordChild0, // #0 = $Rn
/*17265*/     OPC_Scope, 31, /*->17298*/ // 4 children in Scope
/*17267*/       OPC_RecordChild1, // #1 = $shift
/*17268*/       OPC_CheckType, MVT::i32,
/*17270*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17272*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17275*/       OPC_EmitInteger, MVT::i32, 14, 
/*17278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17298*/     /*Scope*/ 105, /*->17404*/
/*17299*/       OPC_MoveChild, 1,
/*17301*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17304*/       OPC_RecordChild0, // #1 = $imm
/*17305*/       OPC_MoveChild, 0,
/*17307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17310*/       OPC_Scope, 45, /*->17357*/ // 2 children in Scope
/*17312*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*17314*/         OPC_MoveParent,
/*17315*/         OPC_MoveChild, 1,
/*17317*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17328*/         OPC_MoveParent,
/*17329*/         OPC_MoveParent,
/*17330*/         OPC_CheckType, MVT::i32,
/*17332*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17334*/         OPC_EmitConvertToTarget, 1,
/*17336*/         OPC_EmitInteger, MVT::i32, 14, 
/*17339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17357*/       /*Scope*/ 45, /*->17403*/
/*17358*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17360*/         OPC_MoveParent,
/*17361*/         OPC_MoveChild, 1,
/*17363*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17374*/         OPC_MoveParent,
/*17375*/         OPC_MoveParent,
/*17376*/         OPC_CheckType, MVT::i32,
/*17378*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17380*/         OPC_EmitConvertToTarget, 1,
/*17382*/         OPC_EmitInteger, MVT::i32, 14, 
/*17385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17403*/       0, /*End of Scope*/
/*17404*/     /*Scope*/ 31, /*->17436*/
/*17405*/       OPC_RecordChild1, // #1 = $Rn
/*17406*/       OPC_CheckType, MVT::i32,
/*17408*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17410*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17413*/       OPC_EmitInteger, MVT::i32, 14, 
/*17416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17436*/     /*Scope*/ 56, /*->17493*/
/*17437*/       OPC_MoveChild, 1,
/*17439*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17442*/       OPC_MoveChild, 0,
/*17444*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17455*/       OPC_MoveParent,
/*17456*/       OPC_RecordChild1, // #1 = $imm
/*17457*/       OPC_MoveChild, 1,
/*17459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17462*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17464*/       OPC_MoveParent,
/*17465*/       OPC_MoveParent,
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17470*/       OPC_EmitConvertToTarget, 1,
/*17472*/       OPC_EmitInteger, MVT::i32, 14, 
/*17475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17493*/     0, /*End of Scope*/
/*17494*/   /*Scope*/ 113, /*->17608*/
/*17495*/     OPC_MoveChild, 0,
/*17497*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17500*/     OPC_Scope, 52, /*->17554*/ // 2 children in Scope
/*17502*/       OPC_RecordChild0, // #0 = $imm
/*17503*/       OPC_MoveChild, 0,
/*17505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17508*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17510*/       OPC_MoveParent,
/*17511*/       OPC_MoveChild, 1,
/*17513*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17524*/       OPC_MoveParent,
/*17525*/       OPC_MoveParent,
/*17526*/       OPC_RecordChild1, // #1 = $Rn
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17531*/       OPC_EmitConvertToTarget, 0,
/*17533*/       OPC_EmitInteger, MVT::i32, 14, 
/*17536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17554*/     /*Scope*/ 52, /*->17607*/
/*17555*/       OPC_MoveChild, 0,
/*17557*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17568*/       OPC_MoveParent,
/*17569*/       OPC_RecordChild1, // #0 = $imm
/*17570*/       OPC_MoveChild, 1,
/*17572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17575*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17577*/       OPC_MoveParent,
/*17578*/       OPC_MoveParent,
/*17579*/       OPC_RecordChild1, // #1 = $Rn
/*17580*/       OPC_CheckType, MVT::i32,
/*17582*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17584*/       OPC_EmitConvertToTarget, 0,
/*17586*/       OPC_EmitInteger, MVT::i32, 14, 
/*17589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17607*/     0, /*End of Scope*/
/*17608*/   /*Scope*/ 57, /*->17666*/
/*17609*/     OPC_RecordChild0, // #0 = $Rn
/*17610*/     OPC_MoveChild, 1,
/*17612*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17615*/     OPC_MoveChild, 0,
/*17617*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17628*/     OPC_MoveParent,
/*17629*/     OPC_RecordChild1, // #1 = $imm
/*17630*/     OPC_MoveChild, 1,
/*17632*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17635*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17637*/     OPC_MoveParent,
/*17638*/     OPC_MoveParent,
/*17639*/     OPC_CheckType, MVT::i32,
/*17641*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17643*/     OPC_EmitConvertToTarget, 1,
/*17645*/     OPC_EmitInteger, MVT::i32, 14, 
/*17648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17666*/   /*Scope*/ 113, /*->17780*/
/*17667*/     OPC_MoveChild, 0,
/*17669*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17672*/     OPC_Scope, 52, /*->17726*/ // 2 children in Scope
/*17674*/       OPC_RecordChild0, // #0 = $imm
/*17675*/       OPC_MoveChild, 0,
/*17677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17680*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17682*/       OPC_MoveParent,
/*17683*/       OPC_MoveChild, 1,
/*17685*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17696*/       OPC_MoveParent,
/*17697*/       OPC_MoveParent,
/*17698*/       OPC_RecordChild1, // #1 = $Rn
/*17699*/       OPC_CheckType, MVT::i32,
/*17701*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17703*/       OPC_EmitConvertToTarget, 0,
/*17705*/       OPC_EmitInteger, MVT::i32, 14, 
/*17708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17726*/     /*Scope*/ 52, /*->17779*/
/*17727*/       OPC_MoveChild, 0,
/*17729*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17740*/       OPC_MoveParent,
/*17741*/       OPC_RecordChild1, // #0 = $imm
/*17742*/       OPC_MoveChild, 1,
/*17744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17747*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17749*/       OPC_MoveParent,
/*17750*/       OPC_MoveParent,
/*17751*/       OPC_RecordChild1, // #1 = $Rn
/*17752*/       OPC_CheckType, MVT::i32,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_EmitConvertToTarget, 0,
/*17758*/       OPC_EmitInteger, MVT::i32, 14, 
/*17761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17779*/     0, /*End of Scope*/
/*17780*/   /*Scope*/ 91|128,1/*219*/, /*->18001*/
/*17782*/     OPC_RecordChild0, // #0 = $Rn
/*17783*/     OPC_Scope, 117, /*->17902*/ // 2 children in Scope
/*17785*/       OPC_RecordChild1, // #1 = $shift
/*17786*/       OPC_CheckType, MVT::i32,
/*17788*/       OPC_Scope, 27, /*->17817*/ // 4 children in Scope
/*17790*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17792*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17795*/         OPC_EmitInteger, MVT::i32, 14, 
/*17798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17817*/       /*Scope*/ 27, /*->17845*/
/*17818*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17820*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17823*/         OPC_EmitInteger, MVT::i32, 14, 
/*17826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17845*/       /*Scope*/ 27, /*->17873*/
/*17846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17848*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17851*/         OPC_EmitInteger, MVT::i32, 14, 
/*17854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17873*/       /*Scope*/ 27, /*->17901*/
/*17874*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17876*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17879*/         OPC_EmitInteger, MVT::i32, 14, 
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17901*/       0, /*End of Scope*/
/*17902*/     /*Scope*/ 97, /*->18000*/
/*17903*/       OPC_MoveChild, 1,
/*17905*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17908*/       OPC_RecordChild0, // #1 = $Rm
/*17909*/       OPC_MoveChild, 1,
/*17911*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17922*/       OPC_MoveParent,
/*17923*/       OPC_MoveParent,
/*17924*/       OPC_CheckType, MVT::i32,
/*17926*/       OPC_Scope, 23, /*->17951*/ // 3 children in Scope
/*17928*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17930*/         OPC_EmitInteger, MVT::i32, 14, 
/*17933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17951*/       /*Scope*/ 23, /*->17975*/
/*17952*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17954*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17957*/         OPC_EmitInteger, MVT::i32, 14, 
/*17960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17975*/       /*Scope*/ 23, /*->17999*/
/*17976*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17978*/         OPC_EmitInteger, MVT::i32, 14, 
/*17981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17999*/       0, /*End of Scope*/
/*18000*/     0, /*End of Scope*/
/*18001*/   /*Scope*/ 98, /*->18100*/
/*18002*/     OPC_MoveChild, 0,
/*18004*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18007*/     OPC_RecordChild0, // #0 = $Rm
/*18008*/     OPC_MoveChild, 1,
/*18010*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18021*/     OPC_MoveParent,
/*18022*/     OPC_MoveParent,
/*18023*/     OPC_RecordChild1, // #1 = $Rn
/*18024*/     OPC_CheckType, MVT::i32,
/*18026*/     OPC_Scope, 23, /*->18051*/ // 3 children in Scope
/*18028*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18030*/       OPC_EmitInteger, MVT::i32, 14, 
/*18033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18051*/     /*Scope*/ 23, /*->18075*/
/*18052*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18054*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18057*/       OPC_EmitInteger, MVT::i32, 14, 
/*18060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18075*/     /*Scope*/ 23, /*->18099*/
/*18076*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18078*/       OPC_EmitInteger, MVT::i32, 14, 
/*18081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18099*/     0, /*End of Scope*/
/*18100*/   /*Scope*/ 24, /*->18125*/
/*18101*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18104*/     OPC_RecordChild0, // #0 = $Rm
/*18105*/     OPC_CheckType, MVT::i32,
/*18107*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18109*/     OPC_EmitInteger, MVT::i32, 14, 
/*18112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18125*/   /*Scope*/ 25, /*->18151*/
/*18126*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18130*/     OPC_RecordChild0, // #0 = $Rm
/*18131*/     OPC_CheckType, MVT::i32,
/*18133*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18135*/     OPC_EmitInteger, MVT::i32, 14, 
/*18138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18151*/   /*Scope*/ 22|128,3/*406*/, /*->18559*/
/*18153*/     OPC_RecordChild0, // #0 = $src
/*18154*/     OPC_Scope, 17|128,2/*273*/, /*->18430*/ // 2 children in Scope
/*18157*/       OPC_RecordChild1, // #1 = $imm
/*18158*/       OPC_Scope, 63|128,1/*191*/, /*->18352*/ // 2 children in Scope
/*18161*/         OPC_MoveChild, 1,
/*18163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18166*/         OPC_Scope, 33, /*->18201*/ // 6 children in Scope
/*18168*/           OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*18170*/           OPC_MoveParent,
/*18171*/           OPC_CheckType, MVT::i32,
/*18173*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18175*/           OPC_EmitConvertToTarget, 1,
/*18177*/           OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*18180*/           OPC_EmitInteger, MVT::i32, 14, 
/*18183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                    // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18201*/         /*Scope*/ 30, /*->18232*/
/*18202*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*18204*/           OPC_MoveParent,
/*18205*/           OPC_CheckType, MVT::i32,
/*18207*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18209*/           OPC_EmitConvertToTarget, 1,
/*18211*/           OPC_EmitInteger, MVT::i32, 14, 
/*18214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18232*/         /*Scope*/ 26, /*->18259*/
/*18233*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18235*/           OPC_MoveParent,
/*18236*/           OPC_CheckType, MVT::i32,
/*18238*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*18240*/           OPC_EmitConvertToTarget, 1,
/*18242*/           OPC_EmitInteger, MVT::i32, 14, 
/*18245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18259*/         /*Scope*/ 33, /*->18293*/
/*18260*/           OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*18262*/           OPC_MoveParent,
/*18263*/           OPC_CheckType, MVT::i32,
/*18265*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18267*/           OPC_EmitConvertToTarget, 1,
/*18269*/           OPC_EmitNodeXForm, 10, 2, // so_imm_not_XFORM
/*18272*/           OPC_EmitInteger, MVT::i32, 14, 
/*18275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*18293*/         /*Scope*/ 30, /*->18324*/
/*18294*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*18296*/           OPC_MoveParent,
/*18297*/           OPC_CheckType, MVT::i32,
/*18299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18301*/           OPC_EmitConvertToTarget, 1,
/*18303*/           OPC_EmitInteger, MVT::i32, 14, 
/*18306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18324*/         /*Scope*/ 26, /*->18351*/
/*18325*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18327*/           OPC_MoveParent,
/*18328*/           OPC_CheckType, MVT::i32,
/*18330*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18332*/           OPC_EmitConvertToTarget, 1,
/*18334*/           OPC_EmitInteger, MVT::i32, 14, 
/*18337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18351*/         0, /*End of Scope*/
/*18352*/       /*Scope*/ 76, /*->18429*/
/*18353*/         OPC_CheckType, MVT::i32,
/*18355*/         OPC_Scope, 23, /*->18380*/ // 3 children in Scope
/*18357*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18359*/           OPC_EmitInteger, MVT::i32, 14, 
/*18362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18380*/         /*Scope*/ 23, /*->18404*/
/*18381*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18383*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18386*/           OPC_EmitInteger, MVT::i32, 14, 
/*18389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18404*/         /*Scope*/ 23, /*->18428*/
/*18405*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18407*/           OPC_EmitInteger, MVT::i32, 14, 
/*18410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18428*/         0, /*End of Scope*/
/*18429*/       0, /*End of Scope*/
/*18430*/     /*Scope*/ 127, /*->18558*/
/*18431*/       OPC_MoveChild, 1,
/*18433*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18436*/       OPC_Scope, 73, /*->18511*/ // 2 children in Scope
/*18438*/         OPC_RecordChild0, // #1 = $Vm
/*18439*/         OPC_MoveChild, 1,
/*18441*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18444*/         OPC_MoveChild, 0,
/*18446*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18449*/         OPC_MoveChild, 0,
/*18451*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18454*/         OPC_MoveParent,
/*18455*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18457*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->18484
/*18460*/           OPC_MoveParent,
/*18461*/           OPC_MoveParent,
/*18462*/           OPC_MoveParent,
/*18463*/           OPC_CheckType, MVT::v2i32,
/*18465*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18467*/           OPC_EmitInteger, MVT::i32, 14, 
/*18470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->18510
/*18486*/           OPC_MoveParent,
/*18487*/           OPC_MoveParent,
/*18488*/           OPC_MoveParent,
/*18489*/           OPC_CheckType, MVT::v4i32,
/*18491*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18493*/           OPC_EmitInteger, MVT::i32, 14, 
/*18496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*18511*/       /*Scope*/ 45, /*->18557*/
/*18512*/         OPC_MoveChild, 0,
/*18514*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18517*/         OPC_MoveChild, 0,
/*18519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18522*/         OPC_MoveChild, 0,
/*18524*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18527*/         OPC_MoveParent,
/*18528*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18530*/         OPC_CheckType, MVT::v8i8,
/*18532*/         OPC_MoveParent,
/*18533*/         OPC_MoveParent,
/*18534*/         OPC_RecordChild1, // #1 = $Vm
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_CheckType, MVT::v2i32,
/*18538*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18540*/         OPC_EmitInteger, MVT::i32, 14, 
/*18543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18557*/       0, /*End of Scope*/
/*18558*/     0, /*End of Scope*/
/*18559*/   /*Scope*/ 101, /*->18661*/
/*18560*/     OPC_MoveChild, 0,
/*18562*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18565*/     OPC_Scope, 46, /*->18613*/ // 2 children in Scope
/*18567*/       OPC_RecordChild0, // #0 = $Vm
/*18568*/       OPC_MoveChild, 1,
/*18570*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18573*/       OPC_MoveChild, 0,
/*18575*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18578*/       OPC_MoveChild, 0,
/*18580*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18583*/       OPC_MoveParent,
/*18584*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18586*/       OPC_CheckType, MVT::v8i8,
/*18588*/       OPC_MoveParent,
/*18589*/       OPC_MoveParent,
/*18590*/       OPC_MoveParent,
/*18591*/       OPC_RecordChild1, // #1 = $Vn
/*18592*/       OPC_CheckType, MVT::v2i32,
/*18594*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18596*/       OPC_EmitInteger, MVT::i32, 14, 
/*18599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18613*/     /*Scope*/ 46, /*->18660*/
/*18614*/       OPC_MoveChild, 0,
/*18616*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18619*/       OPC_MoveChild, 0,
/*18621*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18624*/       OPC_MoveChild, 0,
/*18626*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18629*/       OPC_MoveParent,
/*18630*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18632*/       OPC_CheckType, MVT::v8i8,
/*18634*/       OPC_MoveParent,
/*18635*/       OPC_MoveParent,
/*18636*/       OPC_RecordChild1, // #0 = $Vm
/*18637*/       OPC_MoveParent,
/*18638*/       OPC_RecordChild1, // #1 = $Vn
/*18639*/       OPC_CheckType, MVT::v2i32,
/*18641*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18643*/       OPC_EmitInteger, MVT::i32, 14, 
/*18646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18660*/     0, /*End of Scope*/
/*18661*/   /*Scope*/ 51, /*->18713*/
/*18662*/     OPC_RecordChild0, // #0 = $Vn
/*18663*/     OPC_MoveChild, 1,
/*18665*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18668*/     OPC_MoveChild, 0,
/*18670*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18673*/     OPC_MoveChild, 0,
/*18675*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18678*/     OPC_MoveChild, 0,
/*18680*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18683*/     OPC_MoveParent,
/*18684*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18686*/     OPC_CheckType, MVT::v16i8,
/*18688*/     OPC_MoveParent,
/*18689*/     OPC_MoveParent,
/*18690*/     OPC_RecordChild1, // #1 = $Vm
/*18691*/     OPC_MoveParent,
/*18692*/     OPC_CheckType, MVT::v4i32,
/*18694*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18696*/     OPC_EmitInteger, MVT::i32, 14, 
/*18699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18713*/   /*Scope*/ 101, /*->18815*/
/*18714*/     OPC_MoveChild, 0,
/*18716*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18719*/     OPC_Scope, 46, /*->18767*/ // 2 children in Scope
/*18721*/       OPC_RecordChild0, // #0 = $Vm
/*18722*/       OPC_MoveChild, 1,
/*18724*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18727*/       OPC_MoveChild, 0,
/*18729*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18732*/       OPC_MoveChild, 0,
/*18734*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18737*/       OPC_MoveParent,
/*18738*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18740*/       OPC_CheckType, MVT::v16i8,
/*18742*/       OPC_MoveParent,
/*18743*/       OPC_MoveParent,
/*18744*/       OPC_MoveParent,
/*18745*/       OPC_RecordChild1, // #1 = $Vn
/*18746*/       OPC_CheckType, MVT::v4i32,
/*18748*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18750*/       OPC_EmitInteger, MVT::i32, 14, 
/*18753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18767*/     /*Scope*/ 46, /*->18814*/
/*18768*/       OPC_MoveChild, 0,
/*18770*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18773*/       OPC_MoveChild, 0,
/*18775*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18778*/       OPC_MoveChild, 0,
/*18780*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18783*/       OPC_MoveParent,
/*18784*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18786*/       OPC_CheckType, MVT::v16i8,
/*18788*/       OPC_MoveParent,
/*18789*/       OPC_MoveParent,
/*18790*/       OPC_RecordChild1, // #0 = $Vm
/*18791*/       OPC_MoveParent,
/*18792*/       OPC_RecordChild1, // #1 = $Vn
/*18793*/       OPC_CheckType, MVT::v4i32,
/*18795*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18797*/       OPC_EmitInteger, MVT::i32, 14, 
/*18800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18814*/     0, /*End of Scope*/
/*18815*/   /*Scope*/ 46, /*->18862*/
/*18816*/     OPC_RecordChild0, // #0 = $Vn
/*18817*/     OPC_RecordChild1, // #1 = $Vm
/*18818*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->18840
/*18821*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18823*/       OPC_EmitInteger, MVT::i32, 14, 
/*18826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18861
/*18842*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18844*/       OPC_EmitInteger, MVT::i32, 14, 
/*18847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18862*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->19626
/*18867*/   OPC_Scope, 38|128,3/*422*/, /*->19292*/ // 5 children in Scope
/*18870*/     OPC_MoveChild, 0,
/*18872*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->19259
/*18877*/       OPC_Scope, 57, /*->18936*/ // 6 children in Scope
/*18879*/         OPC_RecordChild0, // #0 = $a
/*18880*/         OPC_MoveChild, 1,
/*18882*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18885*/         OPC_MoveChild, 0,
/*18887*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18890*/         OPC_RecordChild0, // #1 = $b
/*18891*/         OPC_MoveChild, 1,
/*18893*/         OPC_CheckInteger, 16, 
/*18895*/         OPC_CheckType, MVT::i32,
/*18897*/         OPC_MoveParent,
/*18898*/         OPC_MoveParent,
/*18899*/         OPC_MoveChild, 1,
/*18901*/         OPC_CheckInteger, 16, 
/*18903*/         OPC_CheckType, MVT::i32,
/*18905*/         OPC_MoveParent,
/*18906*/         OPC_MoveParent,
/*18907*/         OPC_MoveParent,
/*18908*/         OPC_MoveChild, 1,
/*18910*/         OPC_CheckInteger, 16, 
/*18912*/         OPC_CheckType, MVT::i32,
/*18914*/         OPC_MoveParent,
/*18915*/         OPC_CheckType, MVT::i32,
/*18917*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18919*/         OPC_EmitInteger, MVT::i32, 14, 
/*18922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18936*/       /*Scope*/ 57, /*->18994*/
/*18937*/         OPC_MoveChild, 0,
/*18939*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18942*/         OPC_MoveChild, 0,
/*18944*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18947*/         OPC_RecordChild0, // #0 = $b
/*18948*/         OPC_MoveChild, 1,
/*18950*/         OPC_CheckInteger, 16, 
/*18952*/         OPC_CheckType, MVT::i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_MoveParent,
/*18956*/         OPC_MoveChild, 1,
/*18958*/         OPC_CheckInteger, 16, 
/*18960*/         OPC_CheckType, MVT::i32,
/*18962*/         OPC_MoveParent,
/*18963*/         OPC_MoveParent,
/*18964*/         OPC_RecordChild1, // #1 = $a
/*18965*/         OPC_MoveParent,
/*18966*/         OPC_MoveChild, 1,
/*18968*/         OPC_CheckInteger, 16, 
/*18970*/         OPC_CheckType, MVT::i32,
/*18972*/         OPC_MoveParent,
/*18973*/         OPC_CheckType, MVT::i32,
/*18975*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18977*/         OPC_EmitInteger, MVT::i32, 14, 
/*18980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18994*/       /*Scope*/ 67, /*->19062*/
/*18995*/         OPC_RecordChild0, // #0 = $Rn
/*18996*/         OPC_MoveChild, 1,
/*18998*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*19001*/         OPC_RecordChild0, // #1 = $Rm
/*19002*/         OPC_MoveChild, 1,
/*19004*/         OPC_CheckInteger, 16, 
/*19006*/         OPC_CheckType, MVT::i32,
/*19008*/         OPC_MoveParent,
/*19009*/         OPC_MoveParent,
/*19010*/         OPC_MoveParent,
/*19011*/         OPC_MoveChild, 1,
/*19013*/         OPC_CheckInteger, 16, 
/*19015*/         OPC_CheckType, MVT::i32,
/*19017*/         OPC_MoveParent,
/*19018*/         OPC_CheckType, MVT::i32,
/*19020*/         OPC_Scope, 19, /*->19041*/ // 2 children in Scope
/*19022*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19024*/           OPC_EmitInteger, MVT::i32, 14, 
/*19027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19041*/         /*Scope*/ 19, /*->19061*/
/*19042*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19044*/           OPC_EmitInteger, MVT::i32, 14, 
/*19047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19061*/         0, /*End of Scope*/
/*19062*/       /*Scope*/ 67, /*->19130*/
/*19063*/         OPC_MoveChild, 0,
/*19065*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*19068*/         OPC_RecordChild0, // #0 = $Rm
/*19069*/         OPC_MoveChild, 1,
/*19071*/         OPC_CheckInteger, 16, 
/*19073*/         OPC_CheckType, MVT::i32,
/*19075*/         OPC_MoveParent,
/*19076*/         OPC_MoveParent,
/*19077*/         OPC_RecordChild1, // #1 = $Rn
/*19078*/         OPC_MoveParent,
/*19079*/         OPC_MoveChild, 1,
/*19081*/         OPC_CheckInteger, 16, 
/*19083*/         OPC_CheckType, MVT::i32,
/*19085*/         OPC_MoveParent,
/*19086*/         OPC_CheckType, MVT::i32,
/*19088*/         OPC_Scope, 19, /*->19109*/ // 2 children in Scope
/*19090*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19092*/           OPC_EmitInteger, MVT::i32, 14, 
/*19095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19109*/         /*Scope*/ 19, /*->19129*/
/*19110*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19112*/           OPC_EmitInteger, MVT::i32, 14, 
/*19115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19129*/         0, /*End of Scope*/
/*19130*/       /*Scope*/ 63, /*->19194*/
/*19131*/         OPC_RecordChild0, // #0 = $Rn
/*19132*/         OPC_MoveChild, 1,
/*19134*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19137*/         OPC_RecordChild0, // #1 = $Rm
/*19138*/         OPC_MoveChild, 1,
/*19140*/         OPC_CheckValueType, MVT::i16,
/*19142*/         OPC_MoveParent,
/*19143*/         OPC_MoveParent,
/*19144*/         OPC_MoveParent,
/*19145*/         OPC_MoveChild, 1,
/*19147*/         OPC_CheckInteger, 16, 
/*19149*/         OPC_CheckType, MVT::i32,
/*19151*/         OPC_MoveParent,
/*19152*/         OPC_Scope, 19, /*->19173*/ // 2 children in Scope
/*19154*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19156*/           OPC_EmitInteger, MVT::i32, 14, 
/*19159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19173*/         /*Scope*/ 19, /*->19193*/
/*19174*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19176*/           OPC_EmitInteger, MVT::i32, 14, 
/*19179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19193*/         0, /*End of Scope*/
/*19194*/       /*Scope*/ 63, /*->19258*/
/*19195*/         OPC_MoveChild, 0,
/*19197*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19200*/         OPC_RecordChild0, // #0 = $Rm
/*19201*/         OPC_MoveChild, 1,
/*19203*/         OPC_CheckValueType, MVT::i16,
/*19205*/         OPC_MoveParent,
/*19206*/         OPC_MoveParent,
/*19207*/         OPC_RecordChild1, // #1 = $Rn
/*19208*/         OPC_MoveParent,
/*19209*/         OPC_MoveChild, 1,
/*19211*/         OPC_CheckInteger, 16, 
/*19213*/         OPC_CheckType, MVT::i32,
/*19215*/         OPC_MoveParent,
/*19216*/         OPC_Scope, 19, /*->19237*/ // 2 children in Scope
/*19218*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19220*/           OPC_EmitInteger, MVT::i32, 14, 
/*19223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19237*/         /*Scope*/ 19, /*->19257*/
/*19238*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19240*/           OPC_EmitInteger, MVT::i32, 14, 
/*19243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19257*/         0, /*End of Scope*/
/*19258*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->19291
/*19262*/       OPC_RecordChild0, // #0 = $Rm
/*19263*/       OPC_MoveParent,
/*19264*/       OPC_MoveChild, 1,
/*19266*/       OPC_CheckInteger, 16, 
/*19268*/       OPC_CheckType, MVT::i32,
/*19270*/       OPC_MoveParent,
/*19271*/       OPC_CheckType, MVT::i32,
/*19273*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19275*/       OPC_EmitInteger, MVT::i32, 14, 
/*19278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*19292*/   /*Scope*/ 30, /*->19323*/
/*19293*/     OPC_RecordNode, // #0 = $src
/*19294*/     OPC_CheckType, MVT::i32,
/*19296*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19298*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19301*/     OPC_EmitInteger, MVT::i32, 14, 
/*19304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19323*/   /*Scope*/ 8|128,1/*136*/, /*->19461*/
/*19325*/     OPC_MoveChild, 0,
/*19327*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->19406
/*19331*/       OPC_RecordChild0, // #0 = $a
/*19332*/       OPC_Scope, 35, /*->19369*/ // 2 children in Scope
/*19334*/         OPC_RecordChild1, // #1 = $b
/*19335*/         OPC_MoveChild, 1,
/*19337*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19339*/         OPC_MoveParent,
/*19340*/         OPC_MoveParent,
/*19341*/         OPC_MoveChild, 1,
/*19343*/         OPC_CheckInteger, 16, 
/*19345*/         OPC_CheckType, MVT::i32,
/*19347*/         OPC_MoveParent,
/*19348*/         OPC_CheckType, MVT::i32,
/*19350*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19352*/         OPC_EmitInteger, MVT::i32, 14, 
/*19355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19369*/       /*Scope*/ 35, /*->19405*/
/*19370*/         OPC_MoveChild, 0,
/*19372*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19374*/         OPC_MoveParent,
/*19375*/         OPC_RecordChild1, // #1 = $a
/*19376*/         OPC_MoveParent,
/*19377*/         OPC_MoveChild, 1,
/*19379*/         OPC_CheckInteger, 16, 
/*19381*/         OPC_CheckType, MVT::i32,
/*19383*/         OPC_MoveParent,
/*19384*/         OPC_CheckType, MVT::i32,
/*19386*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19388*/         OPC_EmitInteger, MVT::i32, 14, 
/*19391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19405*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->19460
/*19409*/       OPC_RecordChild0, // #0 = $Rm
/*19410*/       OPC_MoveParent,
/*19411*/       OPC_MoveChild, 1,
/*19413*/       OPC_CheckInteger, 16, 
/*19415*/       OPC_CheckType, MVT::i32,
/*19417*/       OPC_MoveParent,
/*19418*/       OPC_CheckType, MVT::i32,
/*19420*/       OPC_Scope, 18, /*->19440*/ // 2 children in Scope
/*19422*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19424*/         OPC_EmitInteger, MVT::i32, 14, 
/*19427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*19440*/       /*Scope*/ 18, /*->19459*/
/*19441*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19443*/         OPC_EmitInteger, MVT::i32, 14, 
/*19446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*19459*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19461*/   /*Scope*/ 29, /*->19491*/
/*19462*/     OPC_RecordNode, // #0 = $src
/*19463*/     OPC_CheckType, MVT::i32,
/*19465*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19467*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19470*/     OPC_EmitInteger, MVT::i32, 14, 
/*19473*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19491*/   /*Scope*/ 4|128,1/*132*/, /*->19625*/
/*19493*/     OPC_RecordChild0, // #0 = $Rm
/*19494*/     OPC_RecordChild1, // #1 = $imm5
/*19495*/     OPC_Scope, 72, /*->19569*/ // 2 children in Scope
/*19497*/       OPC_MoveChild, 1,
/*19499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19502*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*19504*/       OPC_CheckType, MVT::i32,
/*19506*/       OPC_MoveParent,
/*19507*/       OPC_CheckType, MVT::i32,
/*19509*/       OPC_Scope, 28, /*->19539*/ // 2 children in Scope
/*19511*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19513*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19516*/         OPC_EmitConvertToTarget, 1,
/*19518*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19521*/         OPC_EmitInteger, MVT::i32, 14, 
/*19524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19539*/       /*Scope*/ 28, /*->19568*/
/*19540*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19542*/         OPC_EmitConvertToTarget, 1,
/*19544*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19547*/         OPC_EmitInteger, MVT::i32, 14, 
/*19550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19568*/       0, /*End of Scope*/
/*19569*/     /*Scope*/ 54, /*->19624*/
/*19570*/       OPC_CheckChild1Type, MVT::i32,
/*19572*/       OPC_CheckType, MVT::i32,
/*19574*/       OPC_Scope, 23, /*->19599*/ // 2 children in Scope
/*19576*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19578*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19581*/         OPC_EmitInteger, MVT::i32, 14, 
/*19584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19599*/       /*Scope*/ 23, /*->19623*/
/*19600*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19602*/         OPC_EmitInteger, MVT::i32, 14, 
/*19605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19623*/       0, /*End of Scope*/
/*19624*/     0, /*End of Scope*/
/*19625*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->20220
/*19630*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*19631*/   OPC_MoveChild, 1,
/*19633*/   OPC_Scope, 111, /*->19746*/ // 7 children in Scope
/*19635*/     OPC_CheckInteger, 3, 
/*19637*/     OPC_MoveParent,
/*19638*/     OPC_RecordChild2, // #1 = $cop
/*19639*/     OPC_MoveChild, 2,
/*19641*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19644*/     OPC_MoveParent,
/*19645*/     OPC_RecordChild3, // #2 = $opc1
/*19646*/     OPC_MoveChild, 3,
/*19648*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19651*/     OPC_MoveParent,
/*19652*/     OPC_RecordChild4, // #3 = $CRd
/*19653*/     OPC_MoveChild, 4,
/*19655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19658*/     OPC_MoveParent,
/*19659*/     OPC_RecordChild5, // #4 = $CRn
/*19660*/     OPC_MoveChild, 5,
/*19662*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19665*/     OPC_MoveParent,
/*19666*/     OPC_RecordChild6, // #5 = $CRm
/*19667*/     OPC_MoveChild, 6,
/*19669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19672*/     OPC_MoveParent,
/*19673*/     OPC_RecordChild7, // #6 = $opc2
/*19674*/     OPC_MoveChild, 7,
/*19676*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19679*/     OPC_MoveParent,
/*19680*/     OPC_Scope, 35, /*->19717*/ // 2 children in Scope
/*19682*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19684*/       OPC_EmitMergeInputChains1_0,
/*19685*/       OPC_EmitConvertToTarget, 1,
/*19687*/       OPC_EmitConvertToTarget, 2,
/*19689*/       OPC_EmitConvertToTarget, 3,
/*19691*/       OPC_EmitConvertToTarget, 4,
/*19693*/       OPC_EmitConvertToTarget, 5,
/*19695*/       OPC_EmitConvertToTarget, 6,
/*19697*/       OPC_EmitInteger, MVT::i32, 14, 
/*19700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19717*/     /*Scope*/ 27, /*->19745*/
/*19718*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19720*/       OPC_EmitMergeInputChains1_0,
/*19721*/       OPC_EmitConvertToTarget, 1,
/*19723*/       OPC_EmitConvertToTarget, 2,
/*19725*/       OPC_EmitConvertToTarget, 3,
/*19727*/       OPC_EmitConvertToTarget, 4,
/*19729*/       OPC_EmitConvertToTarget, 5,
/*19731*/       OPC_EmitConvertToTarget, 6,
/*19733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19745*/     0, /*End of Scope*/
/*19746*/   /*Scope*/ 103, /*->19850*/
/*19747*/     OPC_CheckInteger, 4, 
/*19749*/     OPC_MoveParent,
/*19750*/     OPC_RecordChild2, // #1 = $cop
/*19751*/     OPC_MoveChild, 2,
/*19753*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19756*/     OPC_MoveParent,
/*19757*/     OPC_RecordChild3, // #2 = $opc1
/*19758*/     OPC_MoveChild, 3,
/*19760*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19763*/     OPC_MoveParent,
/*19764*/     OPC_RecordChild4, // #3 = $CRd
/*19765*/     OPC_MoveChild, 4,
/*19767*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19770*/     OPC_MoveParent,
/*19771*/     OPC_RecordChild5, // #4 = $CRn
/*19772*/     OPC_MoveChild, 5,
/*19774*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19777*/     OPC_MoveParent,
/*19778*/     OPC_RecordChild6, // #5 = $CRm
/*19779*/     OPC_MoveChild, 6,
/*19781*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19784*/     OPC_MoveParent,
/*19785*/     OPC_RecordChild7, // #6 = $opc2
/*19786*/     OPC_MoveChild, 7,
/*19788*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19791*/     OPC_MoveParent,
/*19792*/     OPC_Scope, 27, /*->19821*/ // 2 children in Scope
/*19794*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19796*/       OPC_EmitMergeInputChains1_0,
/*19797*/       OPC_EmitConvertToTarget, 1,
/*19799*/       OPC_EmitConvertToTarget, 2,
/*19801*/       OPC_EmitConvertToTarget, 3,
/*19803*/       OPC_EmitConvertToTarget, 4,
/*19805*/       OPC_EmitConvertToTarget, 5,
/*19807*/       OPC_EmitConvertToTarget, 6,
/*19809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19821*/     /*Scope*/ 27, /*->19849*/
/*19822*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19824*/       OPC_EmitMergeInputChains1_0,
/*19825*/       OPC_EmitConvertToTarget, 1,
/*19827*/       OPC_EmitConvertToTarget, 2,
/*19829*/       OPC_EmitConvertToTarget, 3,
/*19831*/       OPC_EmitConvertToTarget, 4,
/*19833*/       OPC_EmitConvertToTarget, 5,
/*19835*/       OPC_EmitConvertToTarget, 6,
/*19837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19849*/     0, /*End of Scope*/
/*19850*/   /*Scope*/ 101, /*->19952*/
/*19851*/     OPC_CheckInteger, 7, 
/*19853*/     OPC_MoveParent,
/*19854*/     OPC_RecordChild2, // #1 = $cop
/*19855*/     OPC_MoveChild, 2,
/*19857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19860*/     OPC_MoveParent,
/*19861*/     OPC_RecordChild3, // #2 = $opc1
/*19862*/     OPC_MoveChild, 3,
/*19864*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19867*/     OPC_MoveParent,
/*19868*/     OPC_RecordChild4, // #3 = $Rt
/*19869*/     OPC_RecordChild5, // #4 = $CRn
/*19870*/     OPC_MoveChild, 5,
/*19872*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19875*/     OPC_MoveParent,
/*19876*/     OPC_RecordChild6, // #5 = $CRm
/*19877*/     OPC_MoveChild, 6,
/*19879*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19882*/     OPC_MoveParent,
/*19883*/     OPC_RecordChild7, // #6 = $opc2
/*19884*/     OPC_MoveChild, 7,
/*19886*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19889*/     OPC_MoveParent,
/*19890*/     OPC_Scope, 33, /*->19925*/ // 2 children in Scope
/*19892*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19894*/       OPC_EmitMergeInputChains1_0,
/*19895*/       OPC_EmitConvertToTarget, 1,
/*19897*/       OPC_EmitConvertToTarget, 2,
/*19899*/       OPC_EmitConvertToTarget, 4,
/*19901*/       OPC_EmitConvertToTarget, 5,
/*19903*/       OPC_EmitConvertToTarget, 6,
/*19905*/       OPC_EmitInteger, MVT::i32, 14, 
/*19908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19925*/     /*Scope*/ 25, /*->19951*/
/*19926*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19928*/       OPC_EmitMergeInputChains1_0,
/*19929*/       OPC_EmitConvertToTarget, 1,
/*19931*/       OPC_EmitConvertToTarget, 2,
/*19933*/       OPC_EmitConvertToTarget, 4,
/*19935*/       OPC_EmitConvertToTarget, 5,
/*19937*/       OPC_EmitConvertToTarget, 6,
/*19939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19951*/     0, /*End of Scope*/
/*19952*/   /*Scope*/ 93, /*->20046*/
/*19953*/     OPC_CheckInteger, 8, 
/*19955*/     OPC_MoveParent,
/*19956*/     OPC_RecordChild2, // #1 = $cop
/*19957*/     OPC_MoveChild, 2,
/*19959*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19962*/     OPC_MoveParent,
/*19963*/     OPC_RecordChild3, // #2 = $opc1
/*19964*/     OPC_MoveChild, 3,
/*19966*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19969*/     OPC_MoveParent,
/*19970*/     OPC_RecordChild4, // #3 = $Rt
/*19971*/     OPC_RecordChild5, // #4 = $CRn
/*19972*/     OPC_MoveChild, 5,
/*19974*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19977*/     OPC_MoveParent,
/*19978*/     OPC_RecordChild6, // #5 = $CRm
/*19979*/     OPC_MoveChild, 6,
/*19981*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19984*/     OPC_MoveParent,
/*19985*/     OPC_RecordChild7, // #6 = $opc2
/*19986*/     OPC_MoveChild, 7,
/*19988*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19991*/     OPC_MoveParent,
/*19992*/     OPC_Scope, 25, /*->20019*/ // 2 children in Scope
/*19994*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19996*/       OPC_EmitMergeInputChains1_0,
/*19997*/       OPC_EmitConvertToTarget, 1,
/*19999*/       OPC_EmitConvertToTarget, 2,
/*20001*/       OPC_EmitConvertToTarget, 4,
/*20003*/       OPC_EmitConvertToTarget, 5,
/*20005*/       OPC_EmitConvertToTarget, 6,
/*20007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20019*/     /*Scope*/ 25, /*->20045*/
/*20020*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20022*/       OPC_EmitMergeInputChains1_0,
/*20023*/       OPC_EmitConvertToTarget, 1,
/*20025*/       OPC_EmitConvertToTarget, 2,
/*20027*/       OPC_EmitConvertToTarget, 4,
/*20029*/       OPC_EmitConvertToTarget, 5,
/*20031*/       OPC_EmitConvertToTarget, 6,
/*20033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20045*/     0, /*End of Scope*/
/*20046*/   /*Scope*/ 78, /*->20125*/
/*20047*/     OPC_CheckInteger, 9, 
/*20049*/     OPC_MoveParent,
/*20050*/     OPC_RecordChild2, // #1 = $cop
/*20051*/     OPC_MoveChild, 2,
/*20053*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20056*/     OPC_MoveParent,
/*20057*/     OPC_RecordChild3, // #2 = $opc1
/*20058*/     OPC_MoveChild, 3,
/*20060*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20063*/     OPC_MoveParent,
/*20064*/     OPC_RecordChild4, // #3 = $Rt
/*20065*/     OPC_RecordChild5, // #4 = $Rt2
/*20066*/     OPC_RecordChild6, // #5 = $CRm
/*20067*/     OPC_MoveChild, 6,
/*20069*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20072*/     OPC_MoveParent,
/*20073*/     OPC_Scope, 28, /*->20103*/ // 2 children in Scope
/*20075*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20077*/       OPC_EmitMergeInputChains1_0,
/*20078*/       OPC_EmitConvertToTarget, 1,
/*20080*/       OPC_EmitConvertToTarget, 2,
/*20082*/       OPC_EmitConvertToTarget, 5,
/*20084*/       OPC_EmitInteger, MVT::i32, 14, 
/*20087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*20103*/     /*Scope*/ 20, /*->20124*/
/*20104*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20106*/       OPC_EmitMergeInputChains1_0,
/*20107*/       OPC_EmitConvertToTarget, 1,
/*20109*/       OPC_EmitConvertToTarget, 2,
/*20111*/       OPC_EmitConvertToTarget, 5,
/*20113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20124*/     0, /*End of Scope*/
/*20125*/   /*Scope*/ 70, /*->20196*/
/*20126*/     OPC_CheckInteger, 10, 
/*20128*/     OPC_MoveParent,
/*20129*/     OPC_RecordChild2, // #1 = $cop
/*20130*/     OPC_MoveChild, 2,
/*20132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20135*/     OPC_MoveParent,
/*20136*/     OPC_RecordChild3, // #2 = $opc1
/*20137*/     OPC_MoveChild, 3,
/*20139*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20142*/     OPC_MoveParent,
/*20143*/     OPC_RecordChild4, // #3 = $Rt
/*20144*/     OPC_RecordChild5, // #4 = $Rt2
/*20145*/     OPC_RecordChild6, // #5 = $CRm
/*20146*/     OPC_MoveChild, 6,
/*20148*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20151*/     OPC_MoveParent,
/*20152*/     OPC_Scope, 20, /*->20174*/ // 2 children in Scope
/*20154*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20156*/       OPC_EmitMergeInputChains1_0,
/*20157*/       OPC_EmitConvertToTarget, 1,
/*20159*/       OPC_EmitConvertToTarget, 2,
/*20161*/       OPC_EmitConvertToTarget, 5,
/*20163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*20174*/     /*Scope*/ 20, /*->20195*/
/*20175*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20177*/       OPC_EmitMergeInputChains1_0,
/*20178*/       OPC_EmitConvertToTarget, 1,
/*20180*/       OPC_EmitConvertToTarget, 2,
/*20182*/       OPC_EmitConvertToTarget, 5,
/*20184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20195*/     0, /*End of Scope*/
/*20196*/   /*Scope*/ 22, /*->20219*/
/*20197*/     OPC_CheckInteger, 118, 
/*20199*/     OPC_MoveParent,
/*20200*/     OPC_RecordChild2, // #1 = $src
/*20201*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*20203*/     OPC_EmitMergeInputChains1_0,
/*20204*/     OPC_EmitInteger, MVT::i32, 14, 
/*20207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 118:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*20219*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->20575
/*20224*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*20225*/   OPC_RecordChild1, // #1 = $shift
/*20226*/   OPC_CheckChild1Type, MVT::i32,
/*20228*/   OPC_MoveChild, 2,
/*20230*/   OPC_CheckType, MVT::i32,
/*20232*/   OPC_Scope, 22|128,1/*150*/, /*->20385*/ // 2 children in Scope
/*20235*/     OPC_CheckInteger, 1, 
/*20237*/     OPC_MoveParent,
/*20238*/     OPC_MoveChild, 3,
/*20240*/     OPC_Scope, 34, /*->20276*/ // 2 children in Scope
/*20242*/       OPC_CheckInteger, 1, 
/*20244*/       OPC_MoveParent,
/*20245*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20247*/       OPC_Scope, 13, /*->20262*/ // 2 children in Scope
/*20249*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20252*/         OPC_EmitMergeInputChains1_0,
/*20253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*20262*/       /*Scope*/ 12, /*->20275*/
/*20263*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20266*/         OPC_EmitMergeInputChains1_0,
/*20267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*20275*/       0, /*End of Scope*/
/*20276*/     /*Scope*/ 107, /*->20384*/
/*20277*/       OPC_CheckInteger, 0, 
/*20279*/       OPC_MoveParent,
/*20280*/       OPC_Scope, 15, /*->20297*/ // 4 children in Scope
/*20282*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20284*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20287*/         OPC_EmitMergeInputChains1_0,
/*20288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*20297*/       /*Scope*/ 23, /*->20321*/
/*20298*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20300*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20303*/         OPC_EmitMergeInputChains1_0,
/*20304*/         OPC_EmitInteger, MVT::i32, 14, 
/*20307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*20321*/       /*Scope*/ 14, /*->20336*/
/*20322*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20324*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20327*/         OPC_EmitMergeInputChains1_0,
/*20328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*20336*/       /*Scope*/ 46, /*->20383*/
/*20337*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20339*/         OPC_Scope, 20, /*->20361*/ // 2 children in Scope
/*20341*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20344*/           OPC_EmitMergeInputChains1_0,
/*20345*/           OPC_EmitInteger, MVT::i32, 14, 
/*20348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*20361*/         /*Scope*/ 20, /*->20382*/
/*20362*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20365*/           OPC_EmitMergeInputChains1_0,
/*20366*/           OPC_EmitInteger, MVT::i32, 14, 
/*20369*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20372*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*20382*/         0, /*End of Scope*/
/*20383*/       0, /*End of Scope*/
/*20384*/     0, /*End of Scope*/
/*20385*/   /*Scope*/ 59|128,1/*187*/, /*->20574*/
/*20387*/     OPC_CheckInteger, 0, 
/*20389*/     OPC_MoveParent,
/*20390*/     OPC_MoveChild, 3,
/*20392*/     OPC_Scope, 107, /*->20501*/ // 2 children in Scope
/*20394*/       OPC_CheckInteger, 1, 
/*20396*/       OPC_MoveParent,
/*20397*/       OPC_Scope, 15, /*->20414*/ // 4 children in Scope
/*20399*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20401*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20404*/         OPC_EmitMergeInputChains1_0,
/*20405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*20414*/       /*Scope*/ 23, /*->20438*/
/*20415*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20417*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20420*/         OPC_EmitMergeInputChains1_0,
/*20421*/         OPC_EmitInteger, MVT::i32, 14, 
/*20424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*20438*/       /*Scope*/ 14, /*->20453*/
/*20439*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20441*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20444*/         OPC_EmitMergeInputChains1_0,
/*20445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*20453*/       /*Scope*/ 46, /*->20500*/
/*20454*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20456*/         OPC_Scope, 20, /*->20478*/ // 2 children in Scope
/*20458*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20461*/           OPC_EmitMergeInputChains1_0,
/*20462*/           OPC_EmitInteger, MVT::i32, 14, 
/*20465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20468*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*20478*/         /*Scope*/ 20, /*->20499*/
/*20479*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20482*/           OPC_EmitMergeInputChains1_0,
/*20483*/           OPC_EmitInteger, MVT::i32, 14, 
/*20486*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20489*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*20499*/         0, /*End of Scope*/
/*20500*/       0, /*End of Scope*/
/*20501*/     /*Scope*/ 71, /*->20573*/
/*20502*/       OPC_CheckInteger, 0, 
/*20504*/       OPC_MoveParent,
/*20505*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20507*/       OPC_Scope, 21, /*->20530*/ // 3 children in Scope
/*20509*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20512*/         OPC_EmitMergeInputChains1_0,
/*20513*/         OPC_EmitInteger, MVT::i32, 14, 
/*20516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*20530*/       /*Scope*/ 20, /*->20551*/
/*20531*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20534*/         OPC_EmitMergeInputChains1_0,
/*20535*/         OPC_EmitInteger, MVT::i32, 14, 
/*20538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*20551*/       /*Scope*/ 20, /*->20572*/
/*20552*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20555*/         OPC_EmitMergeInputChains1_0,
/*20556*/         OPC_EmitInteger, MVT::i32, 14, 
/*20559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*20572*/       0, /*End of Scope*/
/*20573*/     0, /*End of Scope*/
/*20574*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->20726
/*20579*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*20580*/   OPC_Scope, 93, /*->20675*/ // 2 children in Scope
/*20582*/     OPC_MoveChild, 1,
/*20584*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->20637
/*20588*/       OPC_RecordMemRef,
/*20589*/       OPC_RecordNode, // #1 = 'ld' chained node
/*20590*/       OPC_CheckFoldableChainNode,
/*20591*/       OPC_RecordChild1, // #2 = $target
/*20592*/       OPC_CheckChild1Type, MVT::i32,
/*20594*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*20596*/       OPC_CheckPredicate, 24, // Predicate_load
/*20598*/       OPC_CheckType, MVT::i32,
/*20600*/       OPC_MoveParent,
/*20601*/       OPC_RecordChild2, // #3 = $jt
/*20602*/       OPC_MoveChild, 2,
/*20604*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_RecordChild3, // #4 = $id
/*20609*/       OPC_MoveChild, 3,
/*20611*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20614*/       OPC_MoveParent,
/*20615*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20617*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*20620*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*20624*/       OPC_EmitConvertToTarget, 4,
/*20626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->20674
/*20640*/       OPC_RecordChild0, // #1 = $target
/*20641*/       OPC_RecordChild1, // #2 = $idx
/*20642*/       OPC_CheckType, MVT::i32,
/*20644*/       OPC_MoveParent,
/*20645*/       OPC_RecordChild2, // #3 = $jt
/*20646*/       OPC_MoveChild, 2,
/*20648*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20651*/       OPC_MoveParent,
/*20652*/       OPC_RecordChild3, // #4 = $id
/*20653*/       OPC_MoveChild, 3,
/*20655*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20658*/       OPC_MoveParent,
/*20659*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/       OPC_EmitMergeInputChains1_0,
/*20662*/       OPC_EmitConvertToTarget, 4,
/*20664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*20675*/   /*Scope*/ 49, /*->20725*/
/*20676*/     OPC_RecordChild1, // #1 = $target
/*20677*/     OPC_CheckChild1Type, MVT::i32,
/*20679*/     OPC_RecordChild2, // #2 = $jt
/*20680*/     OPC_MoveChild, 2,
/*20682*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20685*/     OPC_MoveParent,
/*20686*/     OPC_RecordChild3, // #3 = $id
/*20687*/     OPC_MoveChild, 3,
/*20689*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20692*/     OPC_MoveParent,
/*20693*/     OPC_Scope, 14, /*->20709*/ // 2 children in Scope
/*20695*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20697*/       OPC_EmitMergeInputChains1_0,
/*20698*/       OPC_EmitConvertToTarget, 3,
/*20700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20709*/     /*Scope*/ 14, /*->20724*/
/*20710*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20712*/       OPC_EmitMergeInputChains1_0,
/*20713*/       OPC_EmitConvertToTarget, 3,
/*20715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20724*/     0, /*End of Scope*/
/*20725*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,15/*2039*/,  TARGET_VAL(ISD::STORE),// ->22769
/*20730*/   OPC_RecordMemRef,
/*20731*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*20732*/   OPC_Scope, 85|128,2/*341*/, /*->21076*/ // 4 children in Scope
/*20735*/     OPC_MoveChild, 1,
/*20737*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->20961
/*20742*/       OPC_RecordChild0, // #1 = $Vd
/*20743*/       OPC_Scope, 53, /*->20798*/ // 4 children in Scope
/*20745*/         OPC_CheckChild0Type, MVT::v8i8,
/*20747*/         OPC_RecordChild1, // #2 = $lane
/*20748*/         OPC_MoveChild, 1,
/*20750*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20753*/         OPC_MoveParent,
/*20754*/         OPC_MoveParent,
/*20755*/         OPC_RecordChild2, // #3 = $Rn
/*20756*/         OPC_RecordChild3, // #4 = $Rm
/*20757*/         OPC_CheckChild3Type, MVT::i32,
/*20759*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20761*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20763*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20765*/         OPC_CheckType, MVT::i32,
/*20767*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20769*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20772*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20775*/         OPC_EmitMergeInputChains1_0,
/*20776*/         OPC_EmitConvertToTarget, 2,
/*20778*/         OPC_EmitInteger, MVT::i32, 14, 
/*20781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20798*/       /*Scope*/ 53, /*->20852*/
/*20799*/         OPC_CheckChild0Type, MVT::v4i16,
/*20801*/         OPC_RecordChild1, // #2 = $lane
/*20802*/         OPC_MoveChild, 1,
/*20804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20807*/         OPC_MoveParent,
/*20808*/         OPC_MoveParent,
/*20809*/         OPC_RecordChild2, // #3 = $Rn
/*20810*/         OPC_RecordChild3, // #4 = $Rm
/*20811*/         OPC_CheckChild3Type, MVT::i32,
/*20813*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20815*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20817*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20819*/         OPC_CheckType, MVT::i32,
/*20821*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20823*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20826*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20829*/         OPC_EmitMergeInputChains1_0,
/*20830*/         OPC_EmitConvertToTarget, 2,
/*20832*/         OPC_EmitInteger, MVT::i32, 14, 
/*20835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20852*/       /*Scope*/ 53, /*->20906*/
/*20853*/         OPC_CheckChild0Type, MVT::v16i8,
/*20855*/         OPC_RecordChild1, // #2 = $lane
/*20856*/         OPC_MoveChild, 1,
/*20858*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20861*/         OPC_MoveParent,
/*20862*/         OPC_MoveParent,
/*20863*/         OPC_RecordChild2, // #3 = $addr
/*20864*/         OPC_RecordChild3, // #4 = $offset
/*20865*/         OPC_CheckChild3Type, MVT::i32,
/*20867*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20869*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20871*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20873*/         OPC_CheckType, MVT::i32,
/*20875*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20877*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20880*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20883*/         OPC_EmitMergeInputChains1_0,
/*20884*/         OPC_EmitConvertToTarget, 2,
/*20886*/         OPC_EmitInteger, MVT::i32, 14, 
/*20889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20906*/       /*Scope*/ 53, /*->20960*/
/*20907*/         OPC_CheckChild0Type, MVT::v8i16,
/*20909*/         OPC_RecordChild1, // #2 = $lane
/*20910*/         OPC_MoveChild, 1,
/*20912*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20915*/         OPC_MoveParent,
/*20916*/         OPC_MoveParent,
/*20917*/         OPC_RecordChild2, // #3 = $addr
/*20918*/         OPC_RecordChild3, // #4 = $offset
/*20919*/         OPC_CheckChild3Type, MVT::i32,
/*20921*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20923*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20925*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20927*/         OPC_CheckType, MVT::i32,
/*20929*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20931*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20934*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20937*/         OPC_EmitMergeInputChains1_0,
/*20938*/         OPC_EmitConvertToTarget, 2,
/*20940*/         OPC_EmitInteger, MVT::i32, 14, 
/*20943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20960*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21075
/*20964*/       OPC_RecordChild0, // #1 = $Vd
/*20965*/       OPC_Scope, 53, /*->21020*/ // 2 children in Scope
/*20967*/         OPC_CheckChild0Type, MVT::v2i32,
/*20969*/         OPC_RecordChild1, // #2 = $lane
/*20970*/         OPC_MoveChild, 1,
/*20972*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20975*/         OPC_MoveParent,
/*20976*/         OPC_CheckType, MVT::i32,
/*20978*/         OPC_MoveParent,
/*20979*/         OPC_RecordChild2, // #3 = $Rn
/*20980*/         OPC_RecordChild3, // #4 = $Rm
/*20981*/         OPC_CheckChild3Type, MVT::i32,
/*20983*/         OPC_CheckPredicate, 29, // Predicate_istore
/*20985*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*20987*/         OPC_CheckType, MVT::i32,
/*20989*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20991*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20994*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20997*/         OPC_EmitMergeInputChains1_0,
/*20998*/         OPC_EmitConvertToTarget, 2,
/*21000*/         OPC_EmitInteger, MVT::i32, 14, 
/*21003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21020*/       /*Scope*/ 53, /*->21074*/
/*21021*/         OPC_CheckChild0Type, MVT::v4i32,
/*21023*/         OPC_RecordChild1, // #2 = $lane
/*21024*/         OPC_MoveChild, 1,
/*21026*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21029*/         OPC_MoveParent,
/*21030*/         OPC_CheckType, MVT::i32,
/*21032*/         OPC_MoveParent,
/*21033*/         OPC_RecordChild2, // #3 = $addr
/*21034*/         OPC_RecordChild3, // #4 = $offset
/*21035*/         OPC_CheckChild3Type, MVT::i32,
/*21037*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21039*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21041*/         OPC_CheckType, MVT::i32,
/*21043*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21045*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*21048*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*21051*/         OPC_EmitMergeInputChains1_0,
/*21052*/         OPC_EmitConvertToTarget, 2,
/*21054*/         OPC_EmitInteger, MVT::i32, 14, 
/*21057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*21074*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21076*/   /*Scope*/ 5|128,2/*261*/, /*->21339*/
/*21078*/     OPC_RecordChild1, // #1 = $src
/*21079*/     OPC_CheckChild1Type, MVT::i32,
/*21081*/     OPC_RecordChild2, // #2 = $addr
/*21082*/     OPC_Scope, 89, /*->21173*/ // 2 children in Scope
/*21084*/       OPC_CheckChild2Type, MVT::i32,
/*21086*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21088*/       OPC_Scope, 25, /*->21115*/ // 2 children in Scope
/*21090*/         OPC_CheckPredicate, 32, // Predicate_store
/*21092*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21094*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21097*/         OPC_EmitMergeInputChains1_0,
/*21098*/         OPC_EmitInteger, MVT::i32, 14, 
/*21101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*21115*/       /*Scope*/ 56, /*->21172*/
/*21116*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21118*/         OPC_Scope, 25, /*->21145*/ // 2 children in Scope
/*21120*/           OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21122*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21124*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21127*/           OPC_EmitMergeInputChains1_0,
/*21128*/           OPC_EmitInteger, MVT::i32, 14, 
/*21131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21134*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*21145*/         /*Scope*/ 25, /*->21171*/
/*21146*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21148*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21150*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21153*/           OPC_EmitMergeInputChains1_0,
/*21154*/           OPC_EmitInteger, MVT::i32, 14, 
/*21157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*21171*/         0, /*End of Scope*/
/*21172*/       0, /*End of Scope*/
/*21173*/     /*Scope*/ 35|128,1/*163*/, /*->21338*/
/*21175*/       OPC_RecordChild3, // #3 = $offset
/*21176*/       OPC_CheckChild3Type, MVT::i32,
/*21178*/       OPC_CheckType, MVT::i32,
/*21180*/       OPC_Scope, 59, /*->21241*/ // 2 children in Scope
/*21182*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21184*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21186*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21188*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21191*/         OPC_Scope, 23, /*->21216*/ // 2 children in Scope
/*21193*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21196*/           OPC_EmitMergeInputChains1_0,
/*21197*/           OPC_EmitInteger, MVT::i32, 14, 
/*21200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21216*/         /*Scope*/ 23, /*->21240*/
/*21217*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21220*/           OPC_EmitMergeInputChains1_0,
/*21221*/           OPC_EmitInteger, MVT::i32, 14, 
/*21224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21240*/         0, /*End of Scope*/
/*21241*/       /*Scope*/ 95, /*->21337*/
/*21242*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21244*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*21246*/         OPC_Scope, 57, /*->21305*/ // 2 children in Scope
/*21248*/           OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*21250*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21252*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21255*/           OPC_Scope, 23, /*->21280*/ // 2 children in Scope
/*21257*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21260*/             OPC_EmitMergeInputChains1_0,
/*21261*/             OPC_EmitInteger, MVT::i32, 14, 
/*21264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21280*/           /*Scope*/ 23, /*->21304*/
/*21281*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21284*/             OPC_EmitMergeInputChains1_0,
/*21285*/             OPC_EmitInteger, MVT::i32, 14, 
/*21288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21291*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21304*/           0, /*End of Scope*/
/*21305*/         /*Scope*/ 30, /*->21336*/
/*21306*/           OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*21308*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21310*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21313*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*21316*/           OPC_EmitMergeInputChains1_0,
/*21317*/           OPC_EmitInteger, MVT::i32, 14, 
/*21320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*21336*/         0, /*End of Scope*/
/*21337*/       0, /*End of Scope*/
/*21338*/     0, /*End of Scope*/
/*21339*/   /*Scope*/ 126|128,2/*382*/, /*->21723*/
/*21341*/     OPC_MoveChild, 1,
/*21343*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->21535
/*21348*/       OPC_RecordChild0, // #1 = $Vd
/*21349*/       OPC_Scope, 45, /*->21396*/ // 4 children in Scope
/*21351*/         OPC_CheckChild0Type, MVT::v8i8,
/*21353*/         OPC_RecordChild1, // #2 = $lane
/*21354*/         OPC_MoveChild, 1,
/*21356*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21359*/         OPC_MoveParent,
/*21360*/         OPC_MoveParent,
/*21361*/         OPC_RecordChild2, // #3 = $Rn
/*21362*/         OPC_CheckChild2Type, MVT::i32,
/*21364*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21366*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21368*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21370*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21372*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21375*/         OPC_EmitMergeInputChains1_0,
/*21376*/         OPC_EmitConvertToTarget, 2,
/*21378*/         OPC_EmitInteger, MVT::i32, 14, 
/*21381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*21396*/       /*Scope*/ 45, /*->21442*/
/*21397*/         OPC_CheckChild0Type, MVT::v4i16,
/*21399*/         OPC_RecordChild1, // #2 = $lane
/*21400*/         OPC_MoveChild, 1,
/*21402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21405*/         OPC_MoveParent,
/*21406*/         OPC_MoveParent,
/*21407*/         OPC_RecordChild2, // #3 = $Rn
/*21408*/         OPC_CheckChild2Type, MVT::i32,
/*21410*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21412*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21414*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21416*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21418*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21421*/         OPC_EmitMergeInputChains1_0,
/*21422*/         OPC_EmitConvertToTarget, 2,
/*21424*/         OPC_EmitInteger, MVT::i32, 14, 
/*21427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*21442*/       /*Scope*/ 45, /*->21488*/
/*21443*/         OPC_CheckChild0Type, MVT::v16i8,
/*21445*/         OPC_RecordChild1, // #2 = $lane
/*21446*/         OPC_MoveChild, 1,
/*21448*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21451*/         OPC_MoveParent,
/*21452*/         OPC_MoveParent,
/*21453*/         OPC_RecordChild2, // #3 = $addr
/*21454*/         OPC_CheckChild2Type, MVT::i32,
/*21456*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21458*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21460*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21462*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21464*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21467*/         OPC_EmitMergeInputChains1_0,
/*21468*/         OPC_EmitConvertToTarget, 2,
/*21470*/         OPC_EmitInteger, MVT::i32, 14, 
/*21473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*21488*/       /*Scope*/ 45, /*->21534*/
/*21489*/         OPC_CheckChild0Type, MVT::v8i16,
/*21491*/         OPC_RecordChild1, // #2 = $lane
/*21492*/         OPC_MoveChild, 1,
/*21494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21497*/         OPC_MoveParent,
/*21498*/         OPC_MoveParent,
/*21499*/         OPC_RecordChild2, // #3 = $addr
/*21500*/         OPC_CheckChild2Type, MVT::i32,
/*21502*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21504*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21506*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21508*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21510*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21513*/         OPC_EmitMergeInputChains1_0,
/*21514*/         OPC_EmitConvertToTarget, 2,
/*21516*/         OPC_EmitInteger, MVT::i32, 14, 
/*21519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21534*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21722
/*21539*/       OPC_RecordChild0, // #1 = $Vd
/*21540*/       OPC_Scope, 45, /*->21587*/ // 4 children in Scope
/*21542*/         OPC_CheckChild0Type, MVT::v2i32,
/*21544*/         OPC_RecordChild1, // #2 = $lane
/*21545*/         OPC_MoveChild, 1,
/*21547*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21550*/         OPC_MoveParent,
/*21551*/         OPC_CheckType, MVT::i32,
/*21553*/         OPC_MoveParent,
/*21554*/         OPC_RecordChild2, // #3 = $Rn
/*21555*/         OPC_CheckChild2Type, MVT::i32,
/*21557*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21559*/         OPC_CheckPredicate, 32, // Predicate_store
/*21561*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21563*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21566*/         OPC_EmitMergeInputChains1_0,
/*21567*/         OPC_EmitConvertToTarget, 2,
/*21569*/         OPC_EmitInteger, MVT::i32, 14, 
/*21572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21587*/       /*Scope*/ 45, /*->21633*/
/*21588*/         OPC_CheckChild0Type, MVT::v4i32,
/*21590*/         OPC_RecordChild1, // #2 = $lane
/*21591*/         OPC_MoveChild, 1,
/*21593*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21596*/         OPC_MoveParent,
/*21597*/         OPC_CheckType, MVT::i32,
/*21599*/         OPC_MoveParent,
/*21600*/         OPC_RecordChild2, // #3 = $addr
/*21601*/         OPC_CheckChild2Type, MVT::i32,
/*21603*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21605*/         OPC_CheckPredicate, 32, // Predicate_store
/*21607*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21609*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21612*/         OPC_EmitMergeInputChains1_0,
/*21613*/         OPC_EmitConvertToTarget, 2,
/*21615*/         OPC_EmitInteger, MVT::i32, 14, 
/*21618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21633*/       /*Scope*/ 43, /*->21677*/
/*21634*/         OPC_CheckChild0Type, MVT::v2f32,
/*21636*/         OPC_RecordChild1, // #2 = $lane
/*21637*/         OPC_MoveChild, 1,
/*21639*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21642*/         OPC_MoveParent,
/*21643*/         OPC_CheckType, MVT::f32,
/*21645*/         OPC_MoveParent,
/*21646*/         OPC_RecordChild2, // #3 = $addr
/*21647*/         OPC_CheckChild2Type, MVT::i32,
/*21649*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21651*/         OPC_CheckPredicate, 32, // Predicate_store
/*21653*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21656*/         OPC_EmitMergeInputChains1_0,
/*21657*/         OPC_EmitConvertToTarget, 2,
/*21659*/         OPC_EmitInteger, MVT::i32, 14, 
/*21662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21677*/       /*Scope*/ 43, /*->21721*/
/*21678*/         OPC_CheckChild0Type, MVT::v4f32,
/*21680*/         OPC_RecordChild1, // #2 = $lane
/*21681*/         OPC_MoveChild, 1,
/*21683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21686*/         OPC_MoveParent,
/*21687*/         OPC_CheckType, MVT::f32,
/*21689*/         OPC_MoveParent,
/*21690*/         OPC_RecordChild2, // #3 = $addr
/*21691*/         OPC_CheckChild2Type, MVT::i32,
/*21693*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21695*/         OPC_CheckPredicate, 32, // Predicate_store
/*21697*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21700*/         OPC_EmitMergeInputChains1_0,
/*21701*/         OPC_EmitConvertToTarget, 2,
/*21703*/         OPC_EmitInteger, MVT::i32, 14, 
/*21706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21721*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21723*/   /*Scope*/ 19|128,8/*1043*/, /*->22768*/
/*21725*/     OPC_RecordChild1, // #1 = $Rt
/*21726*/     OPC_Scope, 47|128,7/*943*/, /*->22672*/ // 4 children in Scope
/*21729*/       OPC_CheckChild1Type, MVT::i32,
/*21731*/       OPC_RecordChild2, // #2 = $shift
/*21732*/       OPC_Scope, 50|128,1/*178*/, /*->21913*/ // 4 children in Scope
/*21735*/         OPC_CheckChild2Type, MVT::i32,
/*21737*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21739*/         OPC_Scope, 26, /*->21767*/ // 4 children in Scope
/*21741*/           OPC_CheckPredicate, 32, // Predicate_store
/*21743*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21745*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21748*/           OPC_EmitMergeInputChains1_0,
/*21749*/           OPC_EmitInteger, MVT::i32, 14, 
/*21752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21767*/         /*Scope*/ 58, /*->21826*/
/*21768*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21770*/           OPC_Scope, 26, /*->21798*/ // 2 children in Scope
/*21772*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21774*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21776*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21779*/             OPC_EmitMergeInputChains1_0,
/*21780*/             OPC_EmitInteger, MVT::i32, 14, 
/*21783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21798*/           /*Scope*/ 26, /*->21825*/
/*21799*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21801*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21803*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21806*/             OPC_EmitMergeInputChains1_0,
/*21807*/             OPC_EmitInteger, MVT::i32, 14, 
/*21810*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21813*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21825*/           0, /*End of Scope*/
/*21826*/         /*Scope*/ 26, /*->21853*/
/*21827*/           OPC_CheckPredicate, 32, // Predicate_store
/*21829*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21831*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21834*/           OPC_EmitMergeInputChains1_0,
/*21835*/           OPC_EmitInteger, MVT::i32, 14, 
/*21838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21841*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21853*/         /*Scope*/ 58, /*->21912*/
/*21854*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21856*/           OPC_Scope, 26, /*->21884*/ // 2 children in Scope
/*21858*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21860*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21862*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21865*/             OPC_EmitMergeInputChains1_0,
/*21866*/             OPC_EmitInteger, MVT::i32, 14, 
/*21869*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21872*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21884*/           /*Scope*/ 26, /*->21911*/
/*21885*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21887*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21889*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21892*/             OPC_EmitMergeInputChains1_0,
/*21893*/             OPC_EmitInteger, MVT::i32, 14, 
/*21896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21899*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21911*/           0, /*End of Scope*/
/*21912*/         0, /*End of Scope*/
/*21913*/       /*Scope*/ 106, /*->22020*/
/*21914*/         OPC_RecordChild3, // #3 = $offset
/*21915*/         OPC_CheckChild3Type, MVT::i32,
/*21917*/         OPC_CheckType, MVT::i32,
/*21919*/         OPC_Scope, 31, /*->21952*/ // 2 children in Scope
/*21921*/           OPC_CheckPredicate, 29, // Predicate_istore
/*21923*/           OPC_CheckPredicate, 30, // Predicate_post_store
/*21925*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21927*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21930*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21933*/           OPC_EmitMergeInputChains1_0,
/*21934*/           OPC_EmitInteger, MVT::i32, 14, 
/*21937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21940*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21952*/         /*Scope*/ 66, /*->22019*/
/*21953*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21955*/           OPC_CheckPredicate, 26, // Predicate_post_truncst
/*21957*/           OPC_Scope, 29, /*->21988*/ // 2 children in Scope
/*21959*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*21961*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21963*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21966*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21969*/             OPC_EmitMergeInputChains1_0,
/*21970*/             OPC_EmitInteger, MVT::i32, 14, 
/*21973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21988*/           /*Scope*/ 29, /*->22018*/
/*21989*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*21991*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21993*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21996*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21999*/             OPC_EmitMergeInputChains1_0,
/*22000*/             OPC_EmitInteger, MVT::i32, 14, 
/*22003*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22006*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22018*/           0, /*End of Scope*/
/*22019*/         0, /*End of Scope*/
/*22020*/       /*Scope*/ 19|128,3/*403*/, /*->22425*/
/*22022*/         OPC_CheckChild2Type, MVT::i32,
/*22024*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22026*/         OPC_Scope, 25, /*->22053*/ // 6 children in Scope
/*22028*/           OPC_CheckPredicate, 32, // Predicate_store
/*22030*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22032*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22035*/           OPC_EmitMergeInputChains1_0,
/*22036*/           OPC_EmitInteger, MVT::i32, 14, 
/*22039*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22042*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*22053*/         /*Scope*/ 27, /*->22081*/
/*22054*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22056*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22058*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22060*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22063*/           OPC_EmitMergeInputChains1_0,
/*22064*/           OPC_EmitInteger, MVT::i32, 14, 
/*22067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*22081*/         /*Scope*/ 50, /*->22132*/
/*22082*/           OPC_CheckPredicate, 32, // Predicate_store
/*22084*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22086*/           OPC_Scope, 21, /*->22109*/ // 2 children in Scope
/*22088*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*22091*/             OPC_EmitMergeInputChains1_0,
/*22092*/             OPC_EmitInteger, MVT::i32, 14, 
/*22095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22098*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*22109*/           /*Scope*/ 21, /*->22131*/
/*22110*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*22113*/             OPC_EmitMergeInputChains1_0,
/*22114*/             OPC_EmitInteger, MVT::i32, 14, 
/*22117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22120*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*22131*/           0, /*End of Scope*/
/*22132*/         /*Scope*/ 106, /*->22239*/
/*22133*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22135*/           OPC_Scope, 50, /*->22187*/ // 2 children in Scope
/*22137*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22139*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22141*/             OPC_Scope, 21, /*->22164*/ // 2 children in Scope
/*22143*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*22146*/               OPC_EmitMergeInputChains1_0,
/*22147*/               OPC_EmitInteger, MVT::i32, 14, 
/*22150*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22153*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*22164*/             /*Scope*/ 21, /*->22186*/
/*22165*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*22168*/               OPC_EmitMergeInputChains1_0,
/*22169*/               OPC_EmitInteger, MVT::i32, 14, 
/*22172*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22175*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*22186*/             0, /*End of Scope*/
/*22187*/           /*Scope*/ 50, /*->22238*/
/*22188*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22190*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22192*/             OPC_Scope, 21, /*->22215*/ // 2 children in Scope
/*22194*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*22197*/               OPC_EmitMergeInputChains1_0,
/*22198*/               OPC_EmitInteger, MVT::i32, 14, 
/*22201*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22204*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*22215*/             /*Scope*/ 21, /*->22237*/
/*22216*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*22219*/               OPC_EmitMergeInputChains1_0,
/*22220*/               OPC_EmitInteger, MVT::i32, 14, 
/*22223*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22226*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*22237*/             0, /*End of Scope*/
/*22238*/           0, /*End of Scope*/
/*22239*/         /*Scope*/ 77, /*->22317*/
/*22240*/           OPC_CheckPredicate, 32, // Predicate_store
/*22242*/           OPC_Scope, 23, /*->22267*/ // 2 children in Scope
/*22244*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22246*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*22249*/             OPC_EmitMergeInputChains1_0,
/*22250*/             OPC_EmitInteger, MVT::i32, 14, 
/*22253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*22267*/           /*Scope*/ 48, /*->22316*/
/*22268*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22270*/             OPC_Scope, 21, /*->22293*/ // 2 children in Scope
/*22272*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22275*/               OPC_EmitMergeInputChains1_0,
/*22276*/               OPC_EmitInteger, MVT::i32, 14, 
/*22279*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22282*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22293*/             /*Scope*/ 21, /*->22315*/
/*22294*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22297*/               OPC_EmitMergeInputChains1_0,
/*22298*/               OPC_EmitInteger, MVT::i32, 14, 
/*22301*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22304*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22315*/             0, /*End of Scope*/
/*22316*/           0, /*End of Scope*/
/*22317*/         /*Scope*/ 106, /*->22424*/
/*22318*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22320*/           OPC_Scope, 50, /*->22372*/ // 2 children in Scope
/*22322*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22324*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22326*/             OPC_Scope, 21, /*->22349*/ // 2 children in Scope
/*22328*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22331*/               OPC_EmitMergeInputChains1_0,
/*22332*/               OPC_EmitInteger, MVT::i32, 14, 
/*22335*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22338*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22349*/             /*Scope*/ 21, /*->22371*/
/*22350*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22353*/               OPC_EmitMergeInputChains1_0,
/*22354*/               OPC_EmitInteger, MVT::i32, 14, 
/*22357*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22360*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22371*/             0, /*End of Scope*/
/*22372*/           /*Scope*/ 50, /*->22423*/
/*22373*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22375*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22377*/             OPC_Scope, 21, /*->22400*/ // 2 children in Scope
/*22379*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22382*/               OPC_EmitMergeInputChains1_0,
/*22383*/               OPC_EmitInteger, MVT::i32, 14, 
/*22386*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22389*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22400*/             /*Scope*/ 21, /*->22422*/
/*22401*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22404*/               OPC_EmitMergeInputChains1_0,
/*22405*/               OPC_EmitInteger, MVT::i32, 14, 
/*22408*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22411*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22422*/             0, /*End of Scope*/
/*22423*/           0, /*End of Scope*/
/*22424*/         0, /*End of Scope*/
/*22425*/       /*Scope*/ 116|128,1/*244*/, /*->22671*/
/*22427*/         OPC_RecordChild3, // #3 = $offset
/*22428*/         OPC_CheckChild3Type, MVT::i32,
/*22430*/         OPC_CheckType, MVT::i32,
/*22432*/         OPC_Scope, 56, /*->22490*/ // 4 children in Scope
/*22434*/           OPC_CheckPredicate, 29, // Predicate_istore
/*22436*/           OPC_CheckPredicate, 36, // Predicate_pre_store
/*22438*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22440*/           OPC_Scope, 23, /*->22465*/ // 2 children in Scope
/*22442*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22445*/             OPC_EmitMergeInputChains1_0,
/*22446*/             OPC_EmitInteger, MVT::i32, 14, 
/*22449*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22452*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22465*/           /*Scope*/ 23, /*->22489*/
/*22466*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22469*/             OPC_EmitMergeInputChains1_0,
/*22470*/             OPC_EmitInteger, MVT::i32, 14, 
/*22473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22489*/           0, /*End of Scope*/
/*22490*/         /*Scope*/ 89, /*->22580*/
/*22491*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*22493*/           OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22495*/           OPC_Scope, 54, /*->22551*/ // 2 children in Scope
/*22497*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*22499*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22501*/             OPC_Scope, 23, /*->22526*/ // 2 children in Scope
/*22503*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22506*/               OPC_EmitMergeInputChains1_0,
/*22507*/               OPC_EmitInteger, MVT::i32, 14, 
/*22510*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22513*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22526*/             /*Scope*/ 23, /*->22550*/
/*22527*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22530*/               OPC_EmitMergeInputChains1_0,
/*22531*/               OPC_EmitInteger, MVT::i32, 14, 
/*22534*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22537*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22550*/             0, /*End of Scope*/
/*22551*/           /*Scope*/ 27, /*->22579*/
/*22552*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22554*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22556*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22559*/             OPC_EmitMergeInputChains1_0,
/*22560*/             OPC_EmitInteger, MVT::i32, 14, 
/*22563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22566*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22579*/           0, /*End of Scope*/
/*22580*/         /*Scope*/ 28, /*->22609*/
/*22581*/           OPC_CheckPredicate, 29, // Predicate_istore
/*22583*/           OPC_CheckPredicate, 36, // Predicate_pre_store
/*22585*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22587*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22590*/           OPC_EmitMergeInputChains1_0,
/*22591*/           OPC_EmitInteger, MVT::i32, 14, 
/*22594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22597*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22609*/         /*Scope*/ 60, /*->22670*/
/*22610*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*22612*/           OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22614*/           OPC_Scope, 26, /*->22642*/ // 2 children in Scope
/*22616*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*22618*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22620*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22623*/             OPC_EmitMergeInputChains1_0,
/*22624*/             OPC_EmitInteger, MVT::i32, 14, 
/*22627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22630*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22642*/           /*Scope*/ 26, /*->22669*/
/*22643*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22645*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22647*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22650*/             OPC_EmitMergeInputChains1_0,
/*22651*/             OPC_EmitInteger, MVT::i32, 14, 
/*22654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22657*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22669*/           0, /*End of Scope*/
/*22670*/         0, /*End of Scope*/
/*22671*/       0, /*End of Scope*/
/*22672*/     /*Scope*/ 32, /*->22705*/
/*22673*/       OPC_CheckChild1Type, MVT::f64,
/*22675*/       OPC_RecordChild2, // #2 = $addr
/*22676*/       OPC_CheckChild2Type, MVT::i32,
/*22678*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22680*/       OPC_CheckPredicate, 32, // Predicate_store
/*22682*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22684*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22687*/       OPC_EmitMergeInputChains1_0,
/*22688*/       OPC_EmitInteger, MVT::i32, 14, 
/*22691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22705*/     /*Scope*/ 32, /*->22738*/
/*22706*/       OPC_CheckChild1Type, MVT::f32,
/*22708*/       OPC_RecordChild2, // #2 = $addr
/*22709*/       OPC_CheckChild2Type, MVT::i32,
/*22711*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22713*/       OPC_CheckPredicate, 32, // Predicate_store
/*22715*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22717*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22720*/       OPC_EmitMergeInputChains1_0,
/*22721*/       OPC_EmitInteger, MVT::i32, 14, 
/*22724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22738*/     /*Scope*/ 28, /*->22767*/
/*22739*/       OPC_CheckChild1Type, MVT::v2f64,
/*22741*/       OPC_RecordChild2, // #2 = $Rn
/*22742*/       OPC_CheckChild2Type, MVT::i32,
/*22744*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22746*/       OPC_CheckPredicate, 32, // Predicate_store
/*22748*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22750*/       OPC_EmitMergeInputChains1_0,
/*22751*/       OPC_EmitInteger, MVT::i32, 14, 
/*22754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22767*/     0, /*End of Scope*/
/*22768*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,12/*1642*/,  TARGET_VAL(ARMISD::CMPZ),// ->24415
/*22773*/   OPC_Scope, 6|128,1/*134*/, /*->22910*/ // 14 children in Scope
/*22776*/     OPC_MoveChild, 0,
/*22778*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->22844
/*22782*/       OPC_RecordChild0, // #0 = $Rn
/*22783*/       OPC_RecordChild1, // #1 = $shift
/*22784*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22786*/       OPC_CheckType, MVT::i32,
/*22788*/       OPC_MoveParent,
/*22789*/       OPC_MoveChild, 1,
/*22791*/       OPC_CheckInteger, 0, 
/*22793*/       OPC_MoveParent,
/*22794*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22796*/       OPC_Scope, 22, /*->22820*/ // 2 children in Scope
/*22798*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22801*/         OPC_EmitInteger, MVT::i32, 14, 
/*22804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22820*/       /*Scope*/ 22, /*->22843*/
/*22821*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22824*/         OPC_EmitInteger, MVT::i32, 14, 
/*22827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22843*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->22909
/*22847*/       OPC_RecordChild0, // #0 = $Rn
/*22848*/       OPC_RecordChild1, // #1 = $shift
/*22849*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*22851*/       OPC_CheckType, MVT::i32,
/*22853*/       OPC_MoveParent,
/*22854*/       OPC_MoveChild, 1,
/*22856*/       OPC_CheckInteger, 0, 
/*22858*/       OPC_MoveParent,
/*22859*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22861*/       OPC_Scope, 22, /*->22885*/ // 2 children in Scope
/*22863*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22866*/         OPC_EmitInteger, MVT::i32, 14, 
/*22869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22885*/       /*Scope*/ 22, /*->22908*/
/*22886*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22889*/         OPC_EmitInteger, MVT::i32, 14, 
/*22892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22908*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22910*/   /*Scope*/ 39, /*->22950*/
/*22911*/     OPC_RecordChild0, // #0 = $Rn
/*22912*/     OPC_CheckChild0Type, MVT::i32,
/*22914*/     OPC_MoveChild, 1,
/*22916*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*22919*/     OPC_MoveChild, 0,
/*22921*/     OPC_CheckInteger, 0, 
/*22923*/     OPC_MoveParent,
/*22924*/     OPC_RecordChild1, // #1 = $shift
/*22925*/     OPC_MoveParent,
/*22926*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22928*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22931*/     OPC_EmitInteger, MVT::i32, 14, 
/*22934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22950*/   /*Scope*/ 11|128,2/*267*/, /*->23219*/
/*22952*/     OPC_MoveChild, 0,
/*22954*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->22992
/*22958*/       OPC_MoveChild, 0,
/*22960*/       OPC_CheckInteger, 0, 
/*22962*/       OPC_MoveParent,
/*22963*/       OPC_RecordChild1, // #0 = $shift
/*22964*/       OPC_CheckType, MVT::i32,
/*22966*/       OPC_MoveParent,
/*22967*/       OPC_RecordChild1, // #1 = $Rn
/*22968*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22970*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22973*/       OPC_EmitInteger, MVT::i32, 14, 
/*22976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->23105
/*22995*/       OPC_RecordChild0, // #0 = $Rn
/*22996*/       OPC_RecordChild1, // #1 = $shift
/*22997*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22999*/       OPC_CheckType, MVT::i32,
/*23001*/       OPC_MoveParent,
/*23002*/       OPC_MoveChild, 1,
/*23004*/       OPC_CheckInteger, 0, 
/*23006*/       OPC_MoveParent,
/*23007*/       OPC_Scope, 23, /*->23032*/ // 4 children in Scope
/*23009*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23011*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23014*/         OPC_EmitInteger, MVT::i32, 14, 
/*23017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23032*/       /*Scope*/ 23, /*->23056*/
/*23033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23035*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23038*/         OPC_EmitInteger, MVT::i32, 14, 
/*23041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23056*/       /*Scope*/ 23, /*->23080*/
/*23057*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23059*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23062*/         OPC_EmitInteger, MVT::i32, 14, 
/*23065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23080*/       /*Scope*/ 23, /*->23104*/
/*23081*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23083*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23086*/         OPC_EmitInteger, MVT::i32, 14, 
/*23089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23104*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->23218
/*23108*/       OPC_RecordChild0, // #0 = $Rn
/*23109*/       OPC_RecordChild1, // #1 = $shift
/*23110*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23112*/       OPC_CheckType, MVT::i32,
/*23114*/       OPC_MoveParent,
/*23115*/       OPC_MoveChild, 1,
/*23117*/       OPC_CheckInteger, 0, 
/*23119*/       OPC_MoveParent,
/*23120*/       OPC_Scope, 23, /*->23145*/ // 4 children in Scope
/*23122*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23124*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23127*/         OPC_EmitInteger, MVT::i32, 14, 
/*23130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23145*/       /*Scope*/ 23, /*->23169*/
/*23146*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23148*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23151*/         OPC_EmitInteger, MVT::i32, 14, 
/*23154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23169*/       /*Scope*/ 23, /*->23193*/
/*23170*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23172*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23175*/         OPC_EmitInteger, MVT::i32, 14, 
/*23178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23193*/       /*Scope*/ 23, /*->23217*/
/*23194*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23196*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23199*/         OPC_EmitInteger, MVT::i32, 14, 
/*23202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23217*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23219*/   /*Scope*/ 65, /*->23285*/
/*23220*/     OPC_RecordChild0, // #0 = $Rn
/*23221*/     OPC_CheckChild0Type, MVT::i32,
/*23223*/     OPC_MoveChild, 1,
/*23225*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23228*/     OPC_MoveChild, 0,
/*23230*/     OPC_CheckInteger, 0, 
/*23232*/     OPC_MoveParent,
/*23233*/     OPC_RecordChild1, // #1 = $shift
/*23234*/     OPC_MoveParent,
/*23235*/     OPC_Scope, 23, /*->23260*/ // 2 children in Scope
/*23237*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23239*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23242*/       OPC_EmitInteger, MVT::i32, 14, 
/*23245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23260*/     /*Scope*/ 23, /*->23284*/
/*23261*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23263*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23266*/       OPC_EmitInteger, MVT::i32, 14, 
/*23269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23284*/     0, /*End of Scope*/
/*23285*/   /*Scope*/ 103|128,1/*231*/, /*->23518*/
/*23287*/     OPC_MoveChild, 0,
/*23289*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->23353
/*23293*/       OPC_MoveChild, 0,
/*23295*/       OPC_CheckInteger, 0, 
/*23297*/       OPC_MoveParent,
/*23298*/       OPC_RecordChild1, // #0 = $shift
/*23299*/       OPC_CheckType, MVT::i32,
/*23301*/       OPC_MoveParent,
/*23302*/       OPC_RecordChild1, // #1 = $Rn
/*23303*/       OPC_Scope, 23, /*->23328*/ // 2 children in Scope
/*23305*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23307*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23310*/         OPC_EmitInteger, MVT::i32, 14, 
/*23313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23328*/       /*Scope*/ 23, /*->23352*/
/*23329*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23331*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23334*/         OPC_EmitInteger, MVT::i32, 14, 
/*23337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23352*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->23435
/*23356*/       OPC_RecordChild0, // #0 = $Rn
/*23357*/       OPC_RecordChild1, // #1 = $imm
/*23358*/       OPC_MoveChild, 1,
/*23360*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23363*/       OPC_Scope, 34, /*->23399*/ // 2 children in Scope
/*23365*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23367*/         OPC_MoveParent,
/*23368*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23370*/         OPC_CheckType, MVT::i32,
/*23372*/         OPC_MoveParent,
/*23373*/         OPC_MoveChild, 1,
/*23375*/         OPC_CheckInteger, 0, 
/*23377*/         OPC_MoveParent,
/*23378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23380*/         OPC_EmitConvertToTarget, 1,
/*23382*/         OPC_EmitInteger, MVT::i32, 14, 
/*23385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23399*/       /*Scope*/ 34, /*->23434*/
/*23400*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23402*/         OPC_MoveParent,
/*23403*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23405*/         OPC_CheckType, MVT::i32,
/*23407*/         OPC_MoveParent,
/*23408*/         OPC_MoveChild, 1,
/*23410*/         OPC_CheckInteger, 0, 
/*23412*/         OPC_MoveParent,
/*23413*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23415*/         OPC_EmitConvertToTarget, 1,
/*23417*/         OPC_EmitInteger, MVT::i32, 14, 
/*23420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23434*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->23517
/*23438*/       OPC_RecordChild0, // #0 = $Rn
/*23439*/       OPC_RecordChild1, // #1 = $imm
/*23440*/       OPC_MoveChild, 1,
/*23442*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23445*/       OPC_Scope, 34, /*->23481*/ // 2 children in Scope
/*23447*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23449*/         OPC_MoveParent,
/*23450*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23452*/         OPC_CheckType, MVT::i32,
/*23454*/         OPC_MoveParent,
/*23455*/         OPC_MoveChild, 1,
/*23457*/         OPC_CheckInteger, 0, 
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23462*/         OPC_EmitConvertToTarget, 1,
/*23464*/         OPC_EmitInteger, MVT::i32, 14, 
/*23467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23481*/       /*Scope*/ 34, /*->23516*/
/*23482*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23484*/         OPC_MoveParent,
/*23485*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23487*/         OPC_CheckType, MVT::i32,
/*23489*/         OPC_MoveParent,
/*23490*/         OPC_MoveChild, 1,
/*23492*/         OPC_CheckInteger, 0, 
/*23494*/         OPC_MoveParent,
/*23495*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23497*/         OPC_EmitConvertToTarget, 1,
/*23499*/         OPC_EmitInteger, MVT::i32, 14, 
/*23502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23516*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23518*/   /*Scope*/ 102, /*->23621*/
/*23519*/     OPC_RecordChild0, // #0 = $src
/*23520*/     OPC_CheckChild0Type, MVT::i32,
/*23522*/     OPC_Scope, 25, /*->23549*/ // 2 children in Scope
/*23524*/       OPC_RecordChild1, // #1 = $rhs
/*23525*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23527*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23530*/       OPC_EmitInteger, MVT::i32, 14, 
/*23533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23549*/     /*Scope*/ 70, /*->23620*/
/*23550*/       OPC_MoveChild, 1,
/*23552*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23555*/       OPC_MoveChild, 0,
/*23557*/       OPC_CheckInteger, 0, 
/*23559*/       OPC_MoveParent,
/*23560*/       OPC_RecordChild1, // #1 = $imm
/*23561*/       OPC_MoveChild, 1,
/*23563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23566*/       OPC_Scope, 25, /*->23593*/ // 2 children in Scope
/*23568*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23570*/         OPC_MoveParent,
/*23571*/         OPC_MoveParent,
/*23572*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23574*/         OPC_EmitConvertToTarget, 1,
/*23576*/         OPC_EmitInteger, MVT::i32, 14, 
/*23579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23593*/       /*Scope*/ 25, /*->23619*/
/*23594*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23596*/         OPC_MoveParent,
/*23597*/         OPC_MoveParent,
/*23598*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23600*/         OPC_EmitConvertToTarget, 1,
/*23602*/         OPC_EmitInteger, MVT::i32, 14, 
/*23605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23619*/       0, /*End of Scope*/
/*23620*/     0, /*End of Scope*/
/*23621*/   /*Scope*/ 76, /*->23698*/
/*23622*/     OPC_MoveChild, 0,
/*23624*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23627*/     OPC_MoveChild, 0,
/*23629*/     OPC_CheckInteger, 0, 
/*23631*/     OPC_MoveParent,
/*23632*/     OPC_RecordChild1, // #0 = $imm
/*23633*/     OPC_MoveChild, 1,
/*23635*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23638*/     OPC_Scope, 28, /*->23668*/ // 2 children in Scope
/*23640*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*23642*/       OPC_MoveParent,
/*23643*/       OPC_CheckType, MVT::i32,
/*23645*/       OPC_MoveParent,
/*23646*/       OPC_RecordChild1, // #1 = $Rn
/*23647*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23649*/       OPC_EmitConvertToTarget, 0,
/*23651*/       OPC_EmitInteger, MVT::i32, 14, 
/*23654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23668*/     /*Scope*/ 28, /*->23697*/
/*23669*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23671*/       OPC_MoveParent,
/*23672*/       OPC_CheckType, MVT::i32,
/*23674*/       OPC_MoveParent,
/*23675*/       OPC_RecordChild1, // #1 = $Rn
/*23676*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23678*/       OPC_EmitConvertToTarget, 0,
/*23680*/       OPC_EmitInteger, MVT::i32, 14, 
/*23683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPRnopc:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23697*/     0, /*End of Scope*/
/*23698*/   /*Scope*/ 53, /*->23752*/
/*23699*/     OPC_RecordChild0, // #0 = $rhs
/*23700*/     OPC_CheckChild0Type, MVT::i32,
/*23702*/     OPC_RecordChild1, // #1 = $src
/*23703*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23705*/     OPC_Scope, 22, /*->23729*/ // 2 children in Scope
/*23707*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23710*/       OPC_EmitInteger, MVT::i32, 14, 
/*23713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23729*/     /*Scope*/ 21, /*->23751*/
/*23730*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23733*/       OPC_EmitInteger, MVT::i32, 14, 
/*23736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23751*/     0, /*End of Scope*/
/*23752*/   /*Scope*/ 95, /*->23848*/
/*23753*/     OPC_MoveChild, 0,
/*23755*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->23813
/*23759*/       OPC_RecordChild0, // #0 = $Rn
/*23760*/       OPC_RecordChild1, // #1 = $Rm
/*23761*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23763*/       OPC_CheckType, MVT::i32,
/*23765*/       OPC_MoveParent,
/*23766*/       OPC_MoveChild, 1,
/*23768*/       OPC_CheckInteger, 0, 
/*23770*/       OPC_MoveParent,
/*23771*/       OPC_Scope, 19, /*->23792*/ // 2 children in Scope
/*23773*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23775*/         OPC_EmitInteger, MVT::i32, 14, 
/*23778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23792*/       /*Scope*/ 19, /*->23812*/
/*23793*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23795*/         OPC_EmitInteger, MVT::i32, 14, 
/*23798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23812*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->23847
/*23816*/       OPC_RecordChild0, // #0 = $Rn
/*23817*/       OPC_RecordChild1, // #1 = $Rm
/*23818*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23820*/       OPC_CheckType, MVT::i32,
/*23822*/       OPC_MoveParent,
/*23823*/       OPC_MoveChild, 1,
/*23825*/       OPC_CheckInteger, 0, 
/*23827*/       OPC_MoveParent,
/*23828*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23830*/       OPC_EmitInteger, MVT::i32, 14, 
/*23833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*23848*/   /*Scope*/ 27, /*->23876*/
/*23849*/     OPC_RecordChild0, // #0 = $lhs
/*23850*/     OPC_CheckChild0Type, MVT::i32,
/*23852*/     OPC_RecordChild1, // #1 = $rhs
/*23853*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23855*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*23858*/     OPC_EmitInteger, MVT::i32, 14, 
/*23861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23864*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23876*/   /*Scope*/ 102, /*->23979*/
/*23877*/     OPC_MoveChild, 0,
/*23879*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->23929
/*23883*/       OPC_RecordChild0, // #0 = $Rn
/*23884*/       OPC_RecordChild1, // #1 = $Rm
/*23885*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23887*/       OPC_CheckType, MVT::i32,
/*23889*/       OPC_MoveParent,
/*23890*/       OPC_MoveChild, 1,
/*23892*/       OPC_CheckInteger, 0, 
/*23894*/       OPC_MoveParent,
/*23895*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23897*/       OPC_EmitInteger, MVT::i32, 14, 
/*23900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23903*/       OPC_Scope, 11, /*->23916*/ // 2 children in Scope
/*23905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23916*/       /*Scope*/ 11, /*->23928*/
/*23917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23928*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->23978
/*23932*/       OPC_RecordChild0, // #0 = $Rn
/*23933*/       OPC_RecordChild1, // #1 = $Rm
/*23934*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23936*/       OPC_CheckType, MVT::i32,
/*23938*/       OPC_MoveParent,
/*23939*/       OPC_MoveChild, 1,
/*23941*/       OPC_CheckInteger, 0, 
/*23943*/       OPC_MoveParent,
/*23944*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23946*/       OPC_EmitInteger, MVT::i32, 14, 
/*23949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23952*/       OPC_Scope, 11, /*->23965*/ // 2 children in Scope
/*23954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23965*/       /*Scope*/ 11, /*->23977*/
/*23966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23977*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23979*/   /*Scope*/ 4|128,1/*132*/, /*->24113*/
/*23981*/     OPC_RecordChild0, // #0 = $rhs
/*23982*/     OPC_CheckChild0Type, MVT::i32,
/*23984*/     OPC_Scope, 51, /*->24037*/ // 2 children in Scope
/*23986*/       OPC_RecordChild1, // #1 = $src
/*23987*/       OPC_Scope, 23, /*->24012*/ // 2 children in Scope
/*23989*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23991*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23994*/         OPC_EmitInteger, MVT::i32, 14, 
/*23997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24012*/       /*Scope*/ 23, /*->24036*/
/*24013*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24015*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24018*/         OPC_EmitInteger, MVT::i32, 14, 
/*24021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24036*/       0, /*End of Scope*/
/*24037*/     /*Scope*/ 74, /*->24112*/
/*24038*/       OPC_MoveChild, 1,
/*24040*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24043*/       OPC_MoveChild, 0,
/*24045*/       OPC_CheckInteger, 0, 
/*24047*/       OPC_MoveParent,
/*24048*/       OPC_RecordChild1, // #1 = $Rm
/*24049*/       OPC_MoveParent,
/*24050*/       OPC_Scope, 19, /*->24071*/ // 3 children in Scope
/*24052*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24054*/         OPC_EmitInteger, MVT::i32, 14, 
/*24057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24071*/       /*Scope*/ 19, /*->24091*/
/*24072*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24074*/         OPC_EmitInteger, MVT::i32, 14, 
/*24077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24091*/       /*Scope*/ 19, /*->24111*/
/*24092*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24094*/         OPC_EmitInteger, MVT::i32, 14, 
/*24097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24111*/       0, /*End of Scope*/
/*24112*/     0, /*End of Scope*/
/*24113*/   /*Scope*/ 77, /*->24191*/
/*24114*/     OPC_MoveChild, 0,
/*24116*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24119*/     OPC_MoveChild, 0,
/*24121*/     OPC_CheckInteger, 0, 
/*24123*/     OPC_MoveParent,
/*24124*/     OPC_RecordChild1, // #0 = $Rm
/*24125*/     OPC_CheckType, MVT::i32,
/*24127*/     OPC_MoveParent,
/*24128*/     OPC_RecordChild1, // #1 = $Rn
/*24129*/     OPC_Scope, 19, /*->24150*/ // 3 children in Scope
/*24131*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24133*/       OPC_EmitInteger, MVT::i32, 14, 
/*24136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24150*/     /*Scope*/ 19, /*->24170*/
/*24151*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24153*/       OPC_EmitInteger, MVT::i32, 14, 
/*24156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24170*/     /*Scope*/ 19, /*->24190*/
/*24171*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24173*/       OPC_EmitInteger, MVT::i32, 14, 
/*24176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24190*/     0, /*End of Scope*/
/*24191*/   /*Scope*/ 93|128,1/*221*/, /*->24414*/
/*24193*/     OPC_RecordChild0, // #0 = $src
/*24194*/     OPC_CheckChild0Type, MVT::i32,
/*24196*/     OPC_RecordChild1, // #1 = $imm
/*24197*/     OPC_Scope, 10|128,1/*138*/, /*->24338*/ // 4 children in Scope
/*24200*/       OPC_MoveChild, 1,
/*24202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24205*/       OPC_Scope, 24, /*->24231*/ // 5 children in Scope
/*24207*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*24209*/         OPC_MoveParent,
/*24210*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24212*/         OPC_EmitConvertToTarget, 1,
/*24214*/         OPC_EmitInteger, MVT::i32, 14, 
/*24217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*24231*/       /*Scope*/ 27, /*->24259*/
/*24232*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*24234*/         OPC_MoveParent,
/*24235*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24237*/         OPC_EmitConvertToTarget, 1,
/*24239*/         OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*24242*/         OPC_EmitInteger, MVT::i32, 14, 
/*24245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*24259*/       /*Scope*/ 24, /*->24284*/
/*24260*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*24262*/         OPC_MoveParent,
/*24263*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24265*/         OPC_EmitConvertToTarget, 1,
/*24267*/         OPC_EmitInteger, MVT::i32, 14, 
/*24270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24284*/       /*Scope*/ 24, /*->24309*/
/*24285*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*24287*/         OPC_MoveParent,
/*24288*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24290*/         OPC_EmitConvertToTarget, 1,
/*24292*/         OPC_EmitInteger, MVT::i32, 14, 
/*24295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24309*/       /*Scope*/ 27, /*->24337*/
/*24310*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*24312*/         OPC_MoveParent,
/*24313*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24315*/         OPC_EmitConvertToTarget, 1,
/*24317*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*24320*/         OPC_EmitInteger, MVT::i32, 14, 
/*24323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24337*/       0, /*End of Scope*/
/*24338*/     /*Scope*/ 19, /*->24358*/
/*24339*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24341*/       OPC_EmitInteger, MVT::i32, 14, 
/*24344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24358*/     /*Scope*/ 19, /*->24378*/
/*24359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24361*/       OPC_EmitInteger, MVT::i32, 14, 
/*24364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24378*/     /*Scope*/ 34, /*->24413*/
/*24379*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24381*/       OPC_EmitInteger, MVT::i32, 14, 
/*24384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24387*/       OPC_Scope, 11, /*->24400*/ // 2 children in Scope
/*24389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24400*/       /*Scope*/ 11, /*->24412*/
/*24401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24412*/       0, /*End of Scope*/
/*24413*/     0, /*End of Scope*/
/*24414*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,39/*5046*/,  TARGET_VAL(ISD::LOAD),// ->29465
/*24419*/   OPC_RecordMemRef,
/*24420*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*24421*/   OPC_Scope, 74|128,1/*202*/, /*->24626*/ // 5 children in Scope
/*24424*/     OPC_RecordChild1, // #1 = $addr
/*24425*/     OPC_CheckChild1Type, MVT::i32,
/*24427*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24429*/     OPC_CheckType, MVT::i32,
/*24431*/     OPC_Scope, 25, /*->24458*/ // 3 children in Scope
/*24433*/       OPC_CheckPredicate, 24, // Predicate_load
/*24435*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24437*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24440*/       OPC_EmitMergeInputChains1_0,
/*24441*/       OPC_EmitInteger, MVT::i32, 14, 
/*24444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*24458*/     /*Scope*/ 56, /*->24515*/
/*24459*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24461*/       OPC_Scope, 25, /*->24488*/ // 2 children in Scope
/*24463*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24465*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24467*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24470*/         OPC_EmitMergeInputChains1_0,
/*24471*/         OPC_EmitInteger, MVT::i32, 14, 
/*24474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*24488*/       /*Scope*/ 25, /*->24514*/
/*24489*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24491*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24493*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24496*/         OPC_EmitMergeInputChains1_0,
/*24497*/         OPC_EmitInteger, MVT::i32, 14, 
/*24500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*24514*/       0, /*End of Scope*/
/*24515*/     /*Scope*/ 109, /*->24625*/
/*24516*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24518*/       OPC_Scope, 25, /*->24545*/ // 3 children in Scope
/*24520*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24522*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24524*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24527*/         OPC_EmitMergeInputChains1_0,
/*24528*/         OPC_EmitInteger, MVT::i32, 14, 
/*24531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*24545*/       /*Scope*/ 52, /*->24598*/
/*24546*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24548*/         OPC_Scope, 23, /*->24573*/ // 2 children in Scope
/*24550*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24552*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24555*/           OPC_EmitMergeInputChains1_0,
/*24556*/           OPC_EmitInteger, MVT::i32, 14, 
/*24559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*24573*/         /*Scope*/ 23, /*->24597*/
/*24574*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24576*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24579*/           OPC_EmitMergeInputChains1_0,
/*24580*/           OPC_EmitInteger, MVT::i32, 14, 
/*24583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24586*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*24597*/         0, /*End of Scope*/
/*24598*/       /*Scope*/ 25, /*->24624*/
/*24599*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24603*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24606*/         OPC_EmitMergeInputChains1_0,
/*24607*/         OPC_EmitInteger, MVT::i32, 14, 
/*24610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*24624*/       0, /*End of Scope*/
/*24625*/     0, /*End of Scope*/
/*24626*/   /*Scope*/ 30, /*->24657*/
/*24627*/     OPC_MoveChild, 1,
/*24629*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*24632*/     OPC_RecordChild0, // #1 = $addr
/*24633*/     OPC_MoveChild, 0,
/*24635*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*24638*/     OPC_MoveParent,
/*24639*/     OPC_MoveParent,
/*24640*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24642*/     OPC_CheckPredicate, 24, // Predicate_load
/*24644*/     OPC_CheckType, MVT::i32,
/*24646*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*24648*/     OPC_EmitMergeInputChains1_0,
/*24649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*24657*/   /*Scope*/ 10|128,17/*2186*/, /*->26845*/
/*24659*/     OPC_RecordChild1, // #1 = $shift
/*24660*/     OPC_CheckChild1Type, MVT::i32,
/*24662*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24664*/     OPC_Scope, 28, /*->24694*/ // 25 children in Scope
/*24666*/       OPC_CheckPredicate, 24, // Predicate_load
/*24668*/       OPC_CheckType, MVT::i32,
/*24670*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24672*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24675*/       OPC_EmitMergeInputChains1_0,
/*24676*/       OPC_EmitInteger, MVT::i32, 14, 
/*24679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*24694*/     /*Scope*/ 60, /*->24755*/
/*24695*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24697*/       OPC_CheckType, MVT::i32,
/*24699*/       OPC_Scope, 26, /*->24727*/ // 2 children in Scope
/*24701*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24703*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24705*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24708*/         OPC_EmitMergeInputChains1_0,
/*24709*/         OPC_EmitInteger, MVT::i32, 14, 
/*24712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*24727*/       /*Scope*/ 26, /*->24754*/
/*24728*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24730*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24732*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24735*/         OPC_EmitMergeInputChains1_0,
/*24736*/         OPC_EmitInteger, MVT::i32, 14, 
/*24739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24754*/       0, /*End of Scope*/
/*24755*/     /*Scope*/ 60, /*->24816*/
/*24756*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24758*/       OPC_CheckType, MVT::i32,
/*24760*/       OPC_Scope, 26, /*->24788*/ // 2 children in Scope
/*24762*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24764*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24766*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24769*/         OPC_EmitMergeInputChains1_0,
/*24770*/         OPC_EmitInteger, MVT::i32, 14, 
/*24773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*24788*/       /*Scope*/ 26, /*->24815*/
/*24789*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24791*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24793*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24796*/         OPC_EmitMergeInputChains1_0,
/*24797*/         OPC_EmitInteger, MVT::i32, 14, 
/*24800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*24815*/       0, /*End of Scope*/
/*24816*/     /*Scope*/ 30, /*->24847*/
/*24817*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24819*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*24821*/       OPC_CheckType, MVT::i32,
/*24823*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24825*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24828*/       OPC_EmitMergeInputChains1_0,
/*24829*/       OPC_EmitInteger, MVT::i32, 14, 
/*24832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24847*/     /*Scope*/ 87, /*->24935*/
/*24848*/       OPC_CheckPredicate, 50, // Predicate_extload
/*24850*/       OPC_CheckType, MVT::i32,
/*24852*/       OPC_Scope, 26, /*->24880*/ // 3 children in Scope
/*24854*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*24856*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24858*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24861*/         OPC_EmitMergeInputChains1_0,
/*24862*/         OPC_EmitInteger, MVT::i32, 14, 
/*24865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24880*/       /*Scope*/ 26, /*->24907*/
/*24881*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*24883*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24885*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24888*/         OPC_EmitMergeInputChains1_0,
/*24889*/         OPC_EmitInteger, MVT::i32, 14, 
/*24892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24907*/       /*Scope*/ 26, /*->24934*/
/*24908*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*24910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24912*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24915*/         OPC_EmitMergeInputChains1_0,
/*24916*/         OPC_EmitInteger, MVT::i32, 14, 
/*24919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24934*/       0, /*End of Scope*/
/*24935*/     /*Scope*/ 28, /*->24964*/
/*24936*/       OPC_CheckPredicate, 24, // Predicate_load
/*24938*/       OPC_CheckType, MVT::i32,
/*24940*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24942*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24945*/       OPC_EmitMergeInputChains1_0,
/*24946*/       OPC_EmitInteger, MVT::i32, 14, 
/*24949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*24964*/     /*Scope*/ 60, /*->25025*/
/*24965*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24967*/       OPC_CheckType, MVT::i32,
/*24969*/       OPC_Scope, 26, /*->24997*/ // 2 children in Scope
/*24971*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24973*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24975*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24978*/         OPC_EmitMergeInputChains1_0,
/*24979*/         OPC_EmitInteger, MVT::i32, 14, 
/*24982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*24997*/       /*Scope*/ 26, /*->25024*/
/*24998*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25000*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25002*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25005*/         OPC_EmitMergeInputChains1_0,
/*25006*/         OPC_EmitInteger, MVT::i32, 14, 
/*25009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25024*/       0, /*End of Scope*/
/*25025*/     /*Scope*/ 60, /*->25086*/
/*25026*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*25028*/       OPC_CheckType, MVT::i32,
/*25030*/       OPC_Scope, 26, /*->25058*/ // 2 children in Scope
/*25032*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*25034*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25036*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25039*/         OPC_EmitMergeInputChains1_0,
/*25040*/         OPC_EmitInteger, MVT::i32, 14, 
/*25043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25058*/       /*Scope*/ 26, /*->25085*/
/*25059*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*25061*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25063*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25066*/         OPC_EmitMergeInputChains1_0,
/*25067*/         OPC_EmitInteger, MVT::i32, 14, 
/*25070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25085*/       0, /*End of Scope*/
/*25086*/     /*Scope*/ 30, /*->25117*/
/*25087*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25089*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25091*/       OPC_CheckType, MVT::i32,
/*25093*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25095*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25098*/       OPC_EmitMergeInputChains1_0,
/*25099*/       OPC_EmitInteger, MVT::i32, 14, 
/*25102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25117*/     /*Scope*/ 87, /*->25205*/
/*25118*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25120*/       OPC_CheckType, MVT::i32,
/*25122*/       OPC_Scope, 26, /*->25150*/ // 3 children in Scope
/*25124*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25126*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25128*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25131*/         OPC_EmitMergeInputChains1_0,
/*25132*/         OPC_EmitInteger, MVT::i32, 14, 
/*25135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25150*/       /*Scope*/ 26, /*->25177*/
/*25151*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25153*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25155*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25158*/         OPC_EmitMergeInputChains1_0,
/*25159*/         OPC_EmitInteger, MVT::i32, 14, 
/*25162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25177*/       /*Scope*/ 26, /*->25204*/
/*25178*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25180*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25182*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25185*/         OPC_EmitMergeInputChains1_0,
/*25186*/         OPC_EmitInteger, MVT::i32, 14, 
/*25189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25204*/       0, /*End of Scope*/
/*25205*/     /*Scope*/ 27, /*->25233*/
/*25206*/       OPC_CheckPredicate, 24, // Predicate_load
/*25208*/       OPC_CheckType, MVT::i32,
/*25210*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25212*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25215*/       OPC_EmitMergeInputChains1_0,
/*25216*/       OPC_EmitInteger, MVT::i32, 14, 
/*25219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25233*/     /*Scope*/ 58, /*->25292*/
/*25234*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25236*/       OPC_CheckType, MVT::i32,
/*25238*/       OPC_Scope, 25, /*->25265*/ // 2 children in Scope
/*25240*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25242*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25244*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25247*/         OPC_EmitMergeInputChains1_0,
/*25248*/         OPC_EmitInteger, MVT::i32, 14, 
/*25251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25265*/       /*Scope*/ 25, /*->25291*/
/*25266*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25270*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25273*/         OPC_EmitMergeInputChains1_0,
/*25274*/         OPC_EmitInteger, MVT::i32, 14, 
/*25277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25291*/       0, /*End of Scope*/
/*25292*/     /*Scope*/ 109, /*->25402*/
/*25293*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25295*/       OPC_CheckType, MVT::i32,
/*25297*/       OPC_Scope, 25, /*->25324*/ // 3 children in Scope
/*25299*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25301*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25303*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25306*/         OPC_EmitMergeInputChains1_0,
/*25307*/         OPC_EmitInteger, MVT::i32, 14, 
/*25310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25324*/       /*Scope*/ 50, /*->25375*/
/*25325*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25327*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25329*/         OPC_Scope, 21, /*->25352*/ // 2 children in Scope
/*25331*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25334*/           OPC_EmitMergeInputChains1_0,
/*25335*/           OPC_EmitInteger, MVT::i32, 14, 
/*25338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25352*/         /*Scope*/ 21, /*->25374*/
/*25353*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25356*/           OPC_EmitMergeInputChains1_0,
/*25357*/           OPC_EmitInteger, MVT::i32, 14, 
/*25360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25374*/         0, /*End of Scope*/
/*25375*/       /*Scope*/ 25, /*->25401*/
/*25376*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25380*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25383*/         OPC_EmitMergeInputChains1_0,
/*25384*/         OPC_EmitInteger, MVT::i32, 14, 
/*25387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25401*/       0, /*End of Scope*/
/*25402*/     /*Scope*/ 52, /*->25455*/
/*25403*/       OPC_CheckPredicate, 24, // Predicate_load
/*25405*/       OPC_CheckType, MVT::i32,
/*25407*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25409*/       OPC_Scope, 21, /*->25432*/ // 2 children in Scope
/*25411*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*25414*/         OPC_EmitMergeInputChains1_0,
/*25415*/         OPC_EmitInteger, MVT::i32, 14, 
/*25418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*25432*/       /*Scope*/ 21, /*->25454*/
/*25433*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25436*/         OPC_EmitMergeInputChains1_0,
/*25437*/         OPC_EmitInteger, MVT::i32, 14, 
/*25440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*25454*/       0, /*End of Scope*/
/*25455*/     /*Scope*/ 108, /*->25564*/
/*25456*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25458*/       OPC_CheckType, MVT::i32,
/*25460*/       OPC_Scope, 50, /*->25512*/ // 2 children in Scope
/*25462*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25464*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25466*/         OPC_Scope, 21, /*->25489*/ // 2 children in Scope
/*25468*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25471*/           OPC_EmitMergeInputChains1_0,
/*25472*/           OPC_EmitInteger, MVT::i32, 14, 
/*25475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25489*/         /*Scope*/ 21, /*->25511*/
/*25490*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25493*/           OPC_EmitMergeInputChains1_0,
/*25494*/           OPC_EmitInteger, MVT::i32, 14, 
/*25497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25511*/         0, /*End of Scope*/
/*25512*/       /*Scope*/ 50, /*->25563*/
/*25513*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25515*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25517*/         OPC_Scope, 21, /*->25540*/ // 2 children in Scope
/*25519*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25522*/           OPC_EmitMergeInputChains1_0,
/*25523*/           OPC_EmitInteger, MVT::i32, 14, 
/*25526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25540*/         /*Scope*/ 21, /*->25562*/
/*25541*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25544*/           OPC_EmitMergeInputChains1_0,
/*25545*/           OPC_EmitInteger, MVT::i32, 14, 
/*25548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25562*/         0, /*End of Scope*/
/*25563*/       0, /*End of Scope*/
/*25564*/     /*Scope*/ 27, /*->25592*/
/*25565*/       OPC_CheckPredicate, 24, // Predicate_load
/*25567*/       OPC_CheckType, MVT::i32,
/*25569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25571*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25574*/       OPC_EmitMergeInputChains1_0,
/*25575*/       OPC_EmitInteger, MVT::i32, 14, 
/*25578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25592*/     /*Scope*/ 54, /*->25647*/
/*25593*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25595*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25597*/       OPC_CheckType, MVT::i32,
/*25599*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25601*/       OPC_Scope, 21, /*->25624*/ // 2 children in Scope
/*25603*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25606*/         OPC_EmitMergeInputChains1_0,
/*25607*/         OPC_EmitInteger, MVT::i32, 14, 
/*25610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25624*/       /*Scope*/ 21, /*->25646*/
/*25625*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25628*/         OPC_EmitMergeInputChains1_0,
/*25629*/         OPC_EmitInteger, MVT::i32, 14, 
/*25632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25646*/       0, /*End of Scope*/
/*25647*/     /*Scope*/ 31|128,1/*159*/, /*->25808*/
/*25649*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25651*/       OPC_CheckType, MVT::i32,
/*25653*/       OPC_Scope, 50, /*->25705*/ // 3 children in Scope
/*25655*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25657*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25659*/         OPC_Scope, 21, /*->25682*/ // 2 children in Scope
/*25661*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25664*/           OPC_EmitMergeInputChains1_0,
/*25665*/           OPC_EmitInteger, MVT::i32, 14, 
/*25668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25671*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25682*/         /*Scope*/ 21, /*->25704*/
/*25683*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25686*/           OPC_EmitMergeInputChains1_0,
/*25687*/           OPC_EmitInteger, MVT::i32, 14, 
/*25690*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25693*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25704*/         0, /*End of Scope*/
/*25705*/       /*Scope*/ 50, /*->25756*/
/*25706*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25708*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25710*/         OPC_Scope, 21, /*->25733*/ // 2 children in Scope
/*25712*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25715*/           OPC_EmitMergeInputChains1_0,
/*25716*/           OPC_EmitInteger, MVT::i32, 14, 
/*25719*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25722*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25733*/         /*Scope*/ 21, /*->25755*/
/*25734*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25737*/           OPC_EmitMergeInputChains1_0,
/*25738*/           OPC_EmitInteger, MVT::i32, 14, 
/*25741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25755*/         0, /*End of Scope*/
/*25756*/       /*Scope*/ 50, /*->25807*/
/*25757*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25759*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25761*/         OPC_Scope, 21, /*->25784*/ // 2 children in Scope
/*25763*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25766*/           OPC_EmitMergeInputChains1_0,
/*25767*/           OPC_EmitInteger, MVT::i32, 14, 
/*25770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25784*/         /*Scope*/ 21, /*->25806*/
/*25785*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25788*/           OPC_EmitMergeInputChains1_0,
/*25789*/           OPC_EmitInteger, MVT::i32, 14, 
/*25792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25795*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25806*/         0, /*End of Scope*/
/*25807*/       0, /*End of Scope*/
/*25808*/     /*Scope*/ 52, /*->25861*/
/*25809*/       OPC_CheckPredicate, 24, // Predicate_load
/*25811*/       OPC_CheckType, MVT::i32,
/*25813*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25815*/       OPC_Scope, 21, /*->25838*/ // 2 children in Scope
/*25817*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25820*/         OPC_EmitMergeInputChains1_0,
/*25821*/         OPC_EmitInteger, MVT::i32, 14, 
/*25824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*25838*/       /*Scope*/ 21, /*->25860*/
/*25839*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25842*/         OPC_EmitMergeInputChains1_0,
/*25843*/         OPC_EmitInteger, MVT::i32, 14, 
/*25846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*25860*/       0, /*End of Scope*/
/*25861*/     /*Scope*/ 108, /*->25970*/
/*25862*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25864*/       OPC_CheckType, MVT::i32,
/*25866*/       OPC_Scope, 50, /*->25918*/ // 2 children in Scope
/*25868*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25870*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25872*/         OPC_Scope, 21, /*->25895*/ // 2 children in Scope
/*25874*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25877*/           OPC_EmitMergeInputChains1_0,
/*25878*/           OPC_EmitInteger, MVT::i32, 14, 
/*25881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25884*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*25895*/         /*Scope*/ 21, /*->25917*/
/*25896*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25899*/           OPC_EmitMergeInputChains1_0,
/*25900*/           OPC_EmitInteger, MVT::i32, 14, 
/*25903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*25917*/         0, /*End of Scope*/
/*25918*/       /*Scope*/ 50, /*->25969*/
/*25919*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25921*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25923*/         OPC_Scope, 21, /*->25946*/ // 2 children in Scope
/*25925*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25928*/           OPC_EmitMergeInputChains1_0,
/*25929*/           OPC_EmitInteger, MVT::i32, 14, 
/*25932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*25946*/         /*Scope*/ 21, /*->25968*/
/*25947*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25950*/           OPC_EmitMergeInputChains1_0,
/*25951*/           OPC_EmitInteger, MVT::i32, 14, 
/*25954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*25968*/         0, /*End of Scope*/
/*25969*/       0, /*End of Scope*/
/*25970*/     /*Scope*/ 108, /*->26079*/
/*25971*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*25973*/       OPC_CheckType, MVT::i32,
/*25975*/       OPC_Scope, 50, /*->26027*/ // 2 children in Scope
/*25977*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*25979*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25981*/         OPC_Scope, 21, /*->26004*/ // 2 children in Scope
/*25983*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25986*/           OPC_EmitMergeInputChains1_0,
/*25987*/           OPC_EmitInteger, MVT::i32, 14, 
/*25990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25993*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26004*/         /*Scope*/ 21, /*->26026*/
/*26005*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26008*/           OPC_EmitMergeInputChains1_0,
/*26009*/           OPC_EmitInteger, MVT::i32, 14, 
/*26012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26026*/         0, /*End of Scope*/
/*26027*/       /*Scope*/ 50, /*->26078*/
/*26028*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26030*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26032*/         OPC_Scope, 21, /*->26055*/ // 2 children in Scope
/*26034*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26037*/           OPC_EmitMergeInputChains1_0,
/*26038*/           OPC_EmitInteger, MVT::i32, 14, 
/*26041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*26055*/         /*Scope*/ 21, /*->26077*/
/*26056*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26059*/           OPC_EmitMergeInputChains1_0,
/*26060*/           OPC_EmitInteger, MVT::i32, 14, 
/*26063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26077*/         0, /*End of Scope*/
/*26078*/       0, /*End of Scope*/
/*26079*/     /*Scope*/ 54, /*->26134*/
/*26080*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26082*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*26084*/       OPC_CheckType, MVT::i32,
/*26086*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26088*/       OPC_Scope, 21, /*->26111*/ // 2 children in Scope
/*26090*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26093*/         OPC_EmitMergeInputChains1_0,
/*26094*/         OPC_EmitInteger, MVT::i32, 14, 
/*26097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26111*/       /*Scope*/ 21, /*->26133*/
/*26112*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26115*/         OPC_EmitMergeInputChains1_0,
/*26116*/         OPC_EmitInteger, MVT::i32, 14, 
/*26119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26133*/       0, /*End of Scope*/
/*26134*/     /*Scope*/ 31|128,1/*159*/, /*->26295*/
/*26136*/       OPC_CheckPredicate, 50, // Predicate_extload
/*26138*/       OPC_CheckType, MVT::i32,
/*26140*/       OPC_Scope, 50, /*->26192*/ // 3 children in Scope
/*26142*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*26144*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26146*/         OPC_Scope, 21, /*->26169*/ // 2 children in Scope
/*26148*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26151*/           OPC_EmitMergeInputChains1_0,
/*26152*/           OPC_EmitInteger, MVT::i32, 14, 
/*26155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26169*/         /*Scope*/ 21, /*->26191*/
/*26170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26173*/           OPC_EmitMergeInputChains1_0,
/*26174*/           OPC_EmitInteger, MVT::i32, 14, 
/*26177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26191*/         0, /*End of Scope*/
/*26192*/       /*Scope*/ 50, /*->26243*/
/*26193*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*26195*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26197*/         OPC_Scope, 21, /*->26220*/ // 2 children in Scope
/*26199*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26202*/           OPC_EmitMergeInputChains1_0,
/*26203*/           OPC_EmitInteger, MVT::i32, 14, 
/*26206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26209*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26220*/         /*Scope*/ 21, /*->26242*/
/*26221*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26224*/           OPC_EmitMergeInputChains1_0,
/*26225*/           OPC_EmitInteger, MVT::i32, 14, 
/*26228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26242*/         0, /*End of Scope*/
/*26243*/       /*Scope*/ 50, /*->26294*/
/*26244*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*26246*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26248*/         OPC_Scope, 21, /*->26271*/ // 2 children in Scope
/*26250*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26253*/           OPC_EmitMergeInputChains1_0,
/*26254*/           OPC_EmitInteger, MVT::i32, 14, 
/*26257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26260*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26271*/         /*Scope*/ 21, /*->26293*/
/*26272*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26275*/           OPC_EmitMergeInputChains1_0,
/*26276*/           OPC_EmitInteger, MVT::i32, 14, 
/*26279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26293*/         0, /*End of Scope*/
/*26294*/       0, /*End of Scope*/
/*26295*/     /*Scope*/ 108|128,3/*492*/, /*->26789*/
/*26297*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26299*/       OPC_CheckType, MVT::i32,
/*26301*/       OPC_Scope, 88, /*->26391*/ // 4 children in Scope
/*26303*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26305*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26307*/         OPC_Scope, 40, /*->26349*/ // 2 children in Scope
/*26309*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26312*/           OPC_EmitMergeInputChains1_0,
/*26313*/           OPC_EmitInteger, MVT::i32, 14, 
/*26316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26319*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26330*/           OPC_EmitInteger, MVT::i32, 14, 
/*26333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26336*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26346*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26349*/         /*Scope*/ 40, /*->26390*/
/*26350*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26353*/           OPC_EmitMergeInputChains1_0,
/*26354*/           OPC_EmitInteger, MVT::i32, 14, 
/*26357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26360*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26371*/           OPC_EmitInteger, MVT::i32, 14, 
/*26374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26377*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26387*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*26390*/         0, /*End of Scope*/
/*26391*/       /*Scope*/ 88, /*->26480*/
/*26392*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26394*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26396*/         OPC_Scope, 40, /*->26438*/ // 2 children in Scope
/*26398*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26401*/           OPC_EmitMergeInputChains1_0,
/*26402*/           OPC_EmitInteger, MVT::i32, 14, 
/*26405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26408*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26419*/           OPC_EmitInteger, MVT::i32, 14, 
/*26422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26425*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26435*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*26438*/         /*Scope*/ 40, /*->26479*/
/*26439*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26442*/           OPC_EmitMergeInputChains1_0,
/*26443*/           OPC_EmitInteger, MVT::i32, 14, 
/*26446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26449*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26460*/           OPC_EmitInteger, MVT::i32, 14, 
/*26463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26466*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26476*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*26479*/         0, /*End of Scope*/
/*26480*/       /*Scope*/ 24|128,1/*152*/, /*->26634*/
/*26482*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26484*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26486*/         OPC_Scope, 72, /*->26560*/ // 2 children in Scope
/*26488*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26491*/           OPC_EmitMergeInputChains1_0,
/*26492*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26495*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26498*/           OPC_EmitInteger, MVT::i32, 14, 
/*26501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26504*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26515*/           OPC_EmitInteger, MVT::i32, 24, 
/*26518*/           OPC_EmitInteger, MVT::i32, 14, 
/*26521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26524*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26536*/           OPC_EmitInteger, MVT::i32, 24, 
/*26539*/           OPC_EmitInteger, MVT::i32, 14, 
/*26542*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26545*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26557*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*26560*/         /*Scope*/ 72, /*->26633*/
/*26561*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26564*/           OPC_EmitMergeInputChains1_0,
/*26565*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26568*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26571*/           OPC_EmitInteger, MVT::i32, 14, 
/*26574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26577*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26588*/           OPC_EmitInteger, MVT::i32, 24, 
/*26591*/           OPC_EmitInteger, MVT::i32, 14, 
/*26594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26597*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26609*/           OPC_EmitInteger, MVT::i32, 24, 
/*26612*/           OPC_EmitInteger, MVT::i32, 14, 
/*26615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26618*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26630*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*26633*/         0, /*End of Scope*/
/*26634*/       /*Scope*/ 24|128,1/*152*/, /*->26788*/
/*26636*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26638*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26640*/         OPC_Scope, 72, /*->26714*/ // 2 children in Scope
/*26642*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26645*/           OPC_EmitMergeInputChains1_0,
/*26646*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26649*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26652*/           OPC_EmitInteger, MVT::i32, 14, 
/*26655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26658*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26669*/           OPC_EmitInteger, MVT::i32, 16, 
/*26672*/           OPC_EmitInteger, MVT::i32, 14, 
/*26675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26678*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26690*/           OPC_EmitInteger, MVT::i32, 16, 
/*26693*/           OPC_EmitInteger, MVT::i32, 14, 
/*26696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26699*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26711*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*26714*/         /*Scope*/ 72, /*->26787*/
/*26715*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26718*/           OPC_EmitMergeInputChains1_0,
/*26719*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26722*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26725*/           OPC_EmitInteger, MVT::i32, 14, 
/*26728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26731*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26742*/           OPC_EmitInteger, MVT::i32, 16, 
/*26745*/           OPC_EmitInteger, MVT::i32, 14, 
/*26748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26751*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26763*/           OPC_EmitInteger, MVT::i32, 16, 
/*26766*/           OPC_EmitInteger, MVT::i32, 14, 
/*26769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26772*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26784*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*26787*/         0, /*End of Scope*/
/*26788*/       0, /*End of Scope*/
/*26789*/     /*Scope*/ 54, /*->26844*/
/*26790*/       OPC_CheckPredicate, 24, // Predicate_load
/*26792*/       OPC_SwitchType /*2 cases */, 23,  MVT::f64,// ->26818
/*26795*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*26797*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*26800*/         OPC_EmitMergeInputChains1_0,
/*26801*/         OPC_EmitInteger, MVT::i32, 14, 
/*26804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRD:f64 addrmode5:i32:$addr)
                /*SwitchType*/ 23,  MVT::f32,// ->26843
/*26820*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*26822*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*26825*/         OPC_EmitMergeInputChains1_0,
/*26826*/         OPC_EmitInteger, MVT::i32, 14, 
/*26829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*26844*/     0, /*End of Scope*/
/*26845*/   /*Scope*/ 1|128,2/*257*/, /*->27104*/
/*26847*/     OPC_MoveChild, 1,
/*26849*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*26852*/     OPC_RecordChild0, // #1 = $addr
/*26853*/     OPC_MoveChild, 0,
/*26855*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26858*/     OPC_MoveParent,
/*26859*/     OPC_MoveParent,
/*26860*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*26862*/     OPC_CheckType, MVT::i32,
/*26864*/     OPC_Scope, 44, /*->26910*/ // 5 children in Scope
/*26866*/       OPC_CheckPredicate, 24, // Predicate_load
/*26868*/       OPC_Scope, 19, /*->26889*/ // 2 children in Scope
/*26870*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26872*/         OPC_EmitMergeInputChains1_0,
/*26873*/         OPC_EmitInteger, MVT::i32, 14, 
/*26876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26889*/       /*Scope*/ 19, /*->26909*/
/*26890*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26892*/         OPC_EmitMergeInputChains1_0,
/*26893*/         OPC_EmitInteger, MVT::i32, 14, 
/*26896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*26909*/       0, /*End of Scope*/
/*26910*/     /*Scope*/ 48, /*->26959*/
/*26911*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26913*/       OPC_Scope, 21, /*->26936*/ // 2 children in Scope
/*26915*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*26917*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26919*/         OPC_EmitMergeInputChains1_0,
/*26920*/         OPC_EmitInteger, MVT::i32, 14, 
/*26923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*26936*/       /*Scope*/ 21, /*->26958*/
/*26937*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*26939*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26941*/         OPC_EmitMergeInputChains1_0,
/*26942*/         OPC_EmitInteger, MVT::i32, 14, 
/*26945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26958*/       0, /*End of Scope*/
/*26959*/     /*Scope*/ 48, /*->27008*/
/*26960*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26962*/       OPC_Scope, 21, /*->26985*/ // 2 children in Scope
/*26964*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26966*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26968*/         OPC_EmitMergeInputChains1_0,
/*26969*/         OPC_EmitInteger, MVT::i32, 14, 
/*26972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*26985*/       /*Scope*/ 21, /*->27007*/
/*26986*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26988*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26990*/         OPC_EmitMergeInputChains1_0,
/*26991*/         OPC_EmitInteger, MVT::i32, 14, 
/*26994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27007*/       0, /*End of Scope*/
/*27008*/     /*Scope*/ 23, /*->27032*/
/*27009*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*27011*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*27013*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27015*/       OPC_EmitMergeInputChains1_0,
/*27016*/       OPC_EmitInteger, MVT::i32, 14, 
/*27019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27032*/     /*Scope*/ 70, /*->27103*/
/*27033*/       OPC_CheckPredicate, 50, // Predicate_extload
/*27035*/       OPC_Scope, 21, /*->27058*/ // 3 children in Scope
/*27037*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*27039*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27041*/         OPC_EmitMergeInputChains1_0,
/*27042*/         OPC_EmitInteger, MVT::i32, 14, 
/*27045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27058*/       /*Scope*/ 21, /*->27080*/
/*27059*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*27061*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27063*/         OPC_EmitMergeInputChains1_0,
/*27064*/         OPC_EmitInteger, MVT::i32, 14, 
/*27067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27080*/       /*Scope*/ 21, /*->27102*/
/*27081*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*27083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27085*/         OPC_EmitMergeInputChains1_0,
/*27086*/         OPC_EmitInteger, MVT::i32, 14, 
/*27089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27102*/       0, /*End of Scope*/
/*27103*/     0, /*End of Scope*/
/*27104*/   /*Scope*/ 54|128,18/*2358*/, /*->29464*/
/*27106*/     OPC_RecordChild1, // #1 = $addr
/*27107*/     OPC_CheckChild1Type, MVT::i32,
/*27109*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*27111*/     OPC_SwitchType /*7 cases */, 9|128,1/*137*/,  MVT::v8i16,// ->27252
/*27115*/       OPC_Scope, 44, /*->27161*/ // 3 children in Scope
/*27117*/         OPC_CheckPredicate, 50, // Predicate_extload
/*27119*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*27121*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27124*/         OPC_EmitMergeInputChains1_0,
/*27125*/         OPC_EmitInteger, MVT::i32, 14, 
/*27128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27131*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27142*/         OPC_EmitInteger, MVT::i32, 14, 
/*27145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27148*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27158*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv8i16:v8i16 (VLDRD:f64 addrmode5:i32:$addr))
/*27161*/       /*Scope*/ 44, /*->27206*/
/*27162*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*27164*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*27166*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27169*/         OPC_EmitMergeInputChains1_0,
/*27170*/         OPC_EmitInteger, MVT::i32, 14, 
/*27173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27176*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27187*/         OPC_EmitInteger, MVT::i32, 14, 
/*27190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27193*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27203*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv8i16:v8i16 (VLDRD:f64 addrmode5:i32:$addr))
/*27206*/       /*Scope*/ 44, /*->27251*/
/*27207*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*27209*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*27211*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27214*/         OPC_EmitMergeInputChains1_0,
/*27215*/         OPC_EmitInteger, MVT::i32, 14, 
/*27218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27221*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27232*/         OPC_EmitInteger, MVT::i32, 14, 
/*27235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27238*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27248*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv8i16:v8i16 (VLDRD:f64 addrmode5:i32:$addr))
/*27251*/       0, /*End of Scope*/
              /*SwitchType*/ 32|128,3/*416*/,  MVT::v4i32,// ->27671
/*27255*/       OPC_Scope, 44, /*->27301*/ // 6 children in Scope
/*27257*/         OPC_CheckPredicate, 50, // Predicate_extload
/*27259*/         OPC_CheckPredicate, 57, // Predicate_extloadvi16
/*27261*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27264*/         OPC_EmitMergeInputChains1_0,
/*27265*/         OPC_EmitInteger, MVT::i32, 14, 
/*27268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27271*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27282*/         OPC_EmitInteger, MVT::i32, 14, 
/*27285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27288*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27298*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (VLDRD:f64 addrmode5:i32:$addr))
/*27301*/       /*Scope*/ 44, /*->27346*/
/*27302*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*27304*/         OPC_CheckPredicate, 58, // Predicate_zextloadvi16
/*27306*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27309*/         OPC_EmitMergeInputChains1_0,
/*27310*/         OPC_EmitInteger, MVT::i32, 14, 
/*27313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27316*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27327*/         OPC_EmitInteger, MVT::i32, 14, 
/*27330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27333*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27343*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (VLDRD:f64 addrmode5:i32:$addr))
/*27346*/       /*Scope*/ 44, /*->27391*/
/*27347*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*27349*/         OPC_CheckPredicate, 59, // Predicate_sextloadvi16
/*27351*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27354*/         OPC_EmitMergeInputChains1_0,
/*27355*/         OPC_EmitInteger, MVT::i32, 14, 
/*27358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27361*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27372*/         OPC_EmitInteger, MVT::i32, 14, 
/*27375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27378*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27388*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (VLDRD:f64 addrmode5:i32:$addr))
/*27391*/       /*Scope*/ 92, /*->27484*/
/*27392*/         OPC_CheckPredicate, 50, // Predicate_extload
/*27394*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*27396*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27399*/         OPC_EmitMergeInputChains1_0,
/*27400*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*27407*/         OPC_EmitInteger, MVT::i32, 14, 
/*27410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27413*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*27424*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*27427*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*27437*/         OPC_EmitInteger, MVT::i32, 14, 
/*27440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27443*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*27453*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27456*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*27465*/         OPC_EmitInteger, MVT::i32, 14, 
/*27468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27471*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*27481*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*27484*/       /*Scope*/ 92, /*->27577*/
/*27485*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*27487*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*27489*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27492*/         OPC_EmitMergeInputChains1_0,
/*27493*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*27500*/         OPC_EmitInteger, MVT::i32, 14, 
/*27503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27506*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*27517*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*27520*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*27530*/         OPC_EmitInteger, MVT::i32, 14, 
/*27533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27536*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*27546*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27549*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*27558*/         OPC_EmitInteger, MVT::i32, 14, 
/*27561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27564*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*27574*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*27577*/       /*Scope*/ 92, /*->27670*/
/*27578*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*27580*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*27582*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27585*/         OPC_EmitMergeInputChains1_0,
/*27586*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*27593*/         OPC_EmitInteger, MVT::i32, 14, 
/*27596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27599*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*27610*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*27613*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*27623*/         OPC_EmitInteger, MVT::i32, 14, 
/*27626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27629*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*27639*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27642*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*27651*/         OPC_EmitInteger, MVT::i32, 14, 
/*27654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27657*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*27667*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v4i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*27670*/       0, /*End of Scope*/
              /*SwitchType*/ 11|128,6/*779*/,  MVT::v2i64,// ->28453
/*27674*/       OPC_Scope, 44, /*->27720*/ // 9 children in Scope
/*27676*/         OPC_CheckPredicate, 50, // Predicate_extload
/*27678*/         OPC_CheckPredicate, 60, // Predicate_extloadvi32
/*27680*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27683*/         OPC_EmitMergeInputChains1_0,
/*27684*/         OPC_EmitInteger, MVT::i32, 14, 
/*27687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27690*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27701*/         OPC_EmitInteger, MVT::i32, 14, 
/*27704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27707*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27717*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (VLDRD:f64 addrmode5:i32:$addr))
/*27720*/       /*Scope*/ 44, /*->27765*/
/*27721*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*27723*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi32
/*27725*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27728*/         OPC_EmitMergeInputChains1_0,
/*27729*/         OPC_EmitInteger, MVT::i32, 14, 
/*27732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27735*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27746*/         OPC_EmitInteger, MVT::i32, 14, 
/*27749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27752*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27762*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (VLDRD:f64 addrmode5:i32:$addr))
/*27765*/       /*Scope*/ 44, /*->27810*/
/*27766*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*27768*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi32
/*27770*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27773*/         OPC_EmitMergeInputChains1_0,
/*27774*/         OPC_EmitInteger, MVT::i32, 14, 
/*27777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27780*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*27791*/         OPC_EmitInteger, MVT::i32, 14, 
/*27794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27797*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*27807*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (VLDRD:f64 addrmode5:i32:$addr))
/*27810*/       /*Scope*/ 92, /*->27903*/
/*27811*/         OPC_CheckPredicate, 50, // Predicate_extload
/*27813*/         OPC_CheckPredicate, 57, // Predicate_extloadvi16
/*27815*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27818*/         OPC_EmitMergeInputChains1_0,
/*27819*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*27826*/         OPC_EmitInteger, MVT::i32, 14, 
/*27829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27832*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*27843*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*27846*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*27856*/         OPC_EmitInteger, MVT::i32, 14, 
/*27859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27862*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*27872*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27875*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*27884*/         OPC_EmitInteger, MVT::i32, 14, 
/*27887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27890*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*27900*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*27903*/       /*Scope*/ 92, /*->27996*/
/*27904*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*27906*/         OPC_CheckPredicate, 58, // Predicate_zextloadvi16
/*27908*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27911*/         OPC_EmitMergeInputChains1_0,
/*27912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*27919*/         OPC_EmitInteger, MVT::i32, 14, 
/*27922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27925*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*27936*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*27939*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*27949*/         OPC_EmitInteger, MVT::i32, 14, 
/*27952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27955*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*27965*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27968*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*27977*/         OPC_EmitInteger, MVT::i32, 14, 
/*27980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27983*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*27993*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*27996*/       /*Scope*/ 92, /*->28089*/
/*27997*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*27999*/         OPC_CheckPredicate, 59, // Predicate_sextloadvi16
/*28001*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28004*/         OPC_EmitMergeInputChains1_0,
/*28005*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28012*/         OPC_EmitInteger, MVT::i32, 14, 
/*28015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28018*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28029*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28032*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28042*/         OPC_EmitInteger, MVT::i32, 14, 
/*28045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28048*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28058*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28061*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*28070*/         OPC_EmitInteger, MVT::i32, 14, 
/*28073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28076*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*28086*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32))
/*28089*/       /*Scope*/ 120, /*->28210*/
/*28090*/         OPC_CheckPredicate, 50, // Predicate_extload
/*28092*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*28094*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28097*/         OPC_EmitMergeInputChains1_0,
/*28098*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28105*/         OPC_EmitInteger, MVT::i32, 14, 
/*28108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28111*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28122*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28125*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28135*/         OPC_EmitInteger, MVT::i32, 14, 
/*28138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28141*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28151*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28154*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*28163*/         OPC_EmitInteger, MVT::i32, 14, 
/*28166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28169*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*28179*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28182*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 17, 18,  // Results = #19 
/*28191*/         OPC_EmitInteger, MVT::i32, 14, 
/*28194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28197*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 19, 20, 21,  // Results = #22 
/*28207*/         OPC_CompleteMatch, 1, 22, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32))
/*28210*/       /*Scope*/ 120, /*->28331*/
/*28211*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*28213*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*28215*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28218*/         OPC_EmitMergeInputChains1_0,
/*28219*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28226*/         OPC_EmitInteger, MVT::i32, 14, 
/*28229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28232*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28243*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28246*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28256*/         OPC_EmitInteger, MVT::i32, 14, 
/*28259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28262*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28272*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28275*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*28284*/         OPC_EmitInteger, MVT::i32, 14, 
/*28287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28290*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*28300*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28303*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 17, 18,  // Results = #19 
/*28312*/         OPC_EmitInteger, MVT::i32, 14, 
/*28315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28318*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 19, 20, 21,  // Results = #22 
/*28328*/         OPC_CompleteMatch, 1, 22, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32))
/*28331*/       /*Scope*/ 120, /*->28452*/
/*28332*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*28334*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*28336*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28339*/         OPC_EmitMergeInputChains1_0,
/*28340*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28347*/         OPC_EmitInteger, MVT::i32, 14, 
/*28350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28353*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28364*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28367*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28377*/         OPC_EmitInteger, MVT::i32, 14, 
/*28380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28383*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28393*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28396*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*28405*/         OPC_EmitInteger, MVT::i32, 14, 
/*28408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28411*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*28421*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28424*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 17, 18,  // Results = #19 
/*28433*/         OPC_EmitInteger, MVT::i32, 14, 
/*28436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 19, 20, 21,  // Results = #22 
/*28449*/         OPC_CompleteMatch, 1, 22, 
                  // Src: (ld:v2i64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32))
/*28452*/       0, /*End of Scope*/
              /*SwitchType*/ 96|128,1/*224*/,  MVT::v4i16,// ->28680
/*28456*/       OPC_Scope, 73, /*->28531*/ // 3 children in Scope
/*28458*/         OPC_CheckPredicate, 50, // Predicate_extload
/*28460*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*28462*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28465*/         OPC_EmitMergeInputChains1_0,
/*28466*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28473*/         OPC_EmitInteger, MVT::i32, 14, 
/*28476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28479*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28490*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28493*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28503*/         OPC_EmitInteger, MVT::i32, 14, 
/*28506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28509*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28519*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28522*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v4i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28531*/       /*Scope*/ 73, /*->28605*/
/*28532*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*28534*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*28536*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28539*/         OPC_EmitMergeInputChains1_0,
/*28540*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28547*/         OPC_EmitInteger, MVT::i32, 14, 
/*28550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28553*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28564*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28567*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28577*/         OPC_EmitInteger, MVT::i32, 14, 
/*28580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28583*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28593*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28596*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v4i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28605*/       /*Scope*/ 73, /*->28679*/
/*28606*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*28608*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*28610*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28613*/         OPC_EmitMergeInputChains1_0,
/*28614*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28621*/         OPC_EmitInteger, MVT::i32, 14, 
/*28624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28627*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28638*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28641*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28651*/         OPC_EmitInteger, MVT::i32, 14, 
/*28654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28657*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28667*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28670*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v4i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28679*/       0, /*End of Scope*/
              /*SwitchType*/ 96|128,1/*224*/,  MVT::v2i16,// ->28907
/*28683*/       OPC_Scope, 73, /*->28758*/ // 3 children in Scope
/*28685*/         OPC_CheckPredicate, 50, // Predicate_extload
/*28687*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*28689*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28692*/         OPC_EmitMergeInputChains1_0,
/*28693*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28700*/         OPC_EmitInteger, MVT::i32, 14, 
/*28703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28706*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28717*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28720*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28730*/         OPC_EmitInteger, MVT::i32, 14, 
/*28733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28736*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28746*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28749*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i16 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28758*/       /*Scope*/ 73, /*->28832*/
/*28759*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*28761*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*28763*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28766*/         OPC_EmitMergeInputChains1_0,
/*28767*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28774*/         OPC_EmitInteger, MVT::i32, 14, 
/*28777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28780*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28791*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28794*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28804*/         OPC_EmitInteger, MVT::i32, 14, 
/*28807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28810*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28820*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28823*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i16 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28832*/       /*Scope*/ 73, /*->28906*/
/*28833*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*28835*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*28837*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28840*/         OPC_EmitMergeInputChains1_0,
/*28841*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28848*/         OPC_EmitInteger, MVT::i32, 14, 
/*28851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28854*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28865*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28868*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28878*/         OPC_EmitInteger, MVT::i32, 14, 
/*28881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28884*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28894*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28897*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i16, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i16 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i16 (VMOVLsv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28906*/       0, /*End of Scope*/
              /*SwitchType*/ 18|128,4/*530*/,  MVT::v2i32,// ->29440
/*28910*/       OPC_Scope, 73, /*->28985*/ // 6 children in Scope
/*28912*/         OPC_CheckPredicate, 50, // Predicate_extload
/*28914*/         OPC_CheckPredicate, 57, // Predicate_extloadvi16
/*28916*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28919*/         OPC_EmitMergeInputChains1_0,
/*28920*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*28927*/         OPC_EmitInteger, MVT::i32, 14, 
/*28930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28933*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*28944*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*28947*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*28957*/         OPC_EmitInteger, MVT::i32, 14, 
/*28960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28963*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*28973*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28976*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*28985*/       /*Scope*/ 73, /*->29059*/
/*28986*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*28988*/         OPC_CheckPredicate, 58, // Predicate_zextloadvi16
/*28990*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28993*/         OPC_EmitMergeInputChains1_0,
/*28994*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*29001*/         OPC_EmitInteger, MVT::i32, 14, 
/*29004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29007*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*29018*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*29021*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*29031*/         OPC_EmitInteger, MVT::i32, 14, 
/*29034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29037*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*29047*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29050*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*29059*/       /*Scope*/ 73, /*->29133*/
/*29060*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*29062*/         OPC_CheckPredicate, 59, // Predicate_sextloadvi16
/*29064*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29067*/         OPC_EmitMergeInputChains1_0,
/*29068*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*29075*/         OPC_EmitInteger, MVT::i32, 14, 
/*29078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29081*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*29092*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*29095*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*29105*/         OPC_EmitInteger, MVT::i32, 14, 
/*29108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29111*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*29121*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29124*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 12, 13, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)
/*29133*/       /*Scope*/ 101, /*->29235*/
/*29134*/         OPC_CheckPredicate, 50, // Predicate_extload
/*29136*/         OPC_CheckPredicate, 54, // Predicate_extloadvi8
/*29138*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29141*/         OPC_EmitMergeInputChains1_0,
/*29142*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*29149*/         OPC_EmitInteger, MVT::i32, 14, 
/*29152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29155*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*29166*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*29169*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*29179*/         OPC_EmitInteger, MVT::i32, 14, 
/*29182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29185*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*29195*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29198*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*29207*/         OPC_EmitInteger, MVT::i32, 14, 
/*29210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29213*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*29223*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29226*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 17, 18, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32)
/*29235*/       /*Scope*/ 101, /*->29337*/
/*29236*/         OPC_CheckPredicate, 43, // Predicate_zextload
/*29238*/         OPC_CheckPredicate, 55, // Predicate_zextloadvi8
/*29240*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29243*/         OPC_EmitMergeInputChains1_0,
/*29244*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*29251*/         OPC_EmitInteger, MVT::i32, 14, 
/*29254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29257*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*29268*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*29271*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*29281*/         OPC_EmitInteger, MVT::i32, 14, 
/*29284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29287*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*29297*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29300*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*29309*/         OPC_EmitInteger, MVT::i32, 14, 
/*29312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29315*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*29325*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29328*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 17, 18, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32)
/*29337*/       /*Scope*/ 101, /*->29439*/
/*29338*/         OPC_CheckPredicate, 46, // Predicate_sextload
/*29340*/         OPC_CheckPredicate, 56, // Predicate_sextloadvi8
/*29342*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29345*/         OPC_EmitMergeInputChains1_0,
/*29346*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4 
/*29353*/         OPC_EmitInteger, MVT::i32, 14, 
/*29356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29359*/         OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 5, 6,  // Results = #7 
/*29370*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*29373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 7, 8,  // Results = #9 
/*29383*/         OPC_EmitInteger, MVT::i32, 14, 
/*29386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29389*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 10, 11,  // Results = #12 
/*29399*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29402*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 12, 13,  // Results = #14 
/*29411*/         OPC_EmitInteger, MVT::i32, 14, 
/*29414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29417*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 15, 16,  // Results = #17 
/*29427*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29430*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 17, 18, 
                  // Src: (ld:v2i32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (VLDRS:f32 addrmode5:i32:$addr), ssub_0:i32)), dsub_0:i32)), dsub_0:i32)
/*29439*/       0, /*End of Scope*/
              /*SwitchType*/ 21,  MVT::v2f64,// ->29463
/*29442*/       OPC_CheckPredicate, 24, // Predicate_load
/*29444*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*29446*/       OPC_EmitMergeInputChains1_0,
/*29447*/       OPC_EmitInteger, MVT::i32, 14, 
/*29450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
              0, // EndSwitchType
/*29464*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->29668
/*29469*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*29470*/   OPC_MoveChild, 1,
/*29472*/   OPC_Scope, 100, /*->29574*/ // 2 children in Scope
/*29474*/     OPC_CheckInteger, 11, 
/*29476*/     OPC_MoveParent,
/*29477*/     OPC_RecordChild2, // #1 = $cop
/*29478*/     OPC_MoveChild, 2,
/*29480*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29483*/     OPC_MoveParent,
/*29484*/     OPC_RecordChild3, // #2 = $opc1
/*29485*/     OPC_MoveChild, 3,
/*29487*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29490*/     OPC_MoveParent,
/*29491*/     OPC_RecordChild4, // #3 = $CRn
/*29492*/     OPC_MoveChild, 4,
/*29494*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29497*/     OPC_MoveParent,
/*29498*/     OPC_RecordChild5, // #4 = $CRm
/*29499*/     OPC_MoveChild, 5,
/*29501*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29504*/     OPC_MoveParent,
/*29505*/     OPC_RecordChild6, // #5 = $opc2
/*29506*/     OPC_MoveChild, 6,
/*29508*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29511*/     OPC_MoveParent,
/*29512*/     OPC_Scope, 33, /*->29547*/ // 2 children in Scope
/*29514*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29516*/       OPC_EmitMergeInputChains1_0,
/*29517*/       OPC_EmitConvertToTarget, 1,
/*29519*/       OPC_EmitConvertToTarget, 2,
/*29521*/       OPC_EmitConvertToTarget, 3,
/*29523*/       OPC_EmitConvertToTarget, 4,
/*29525*/       OPC_EmitConvertToTarget, 5,
/*29527*/       OPC_EmitInteger, MVT::i32, 14, 
/*29530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*29547*/     /*Scope*/ 25, /*->29573*/
/*29548*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*29550*/       OPC_EmitMergeInputChains1_0,
/*29551*/       OPC_EmitConvertToTarget, 1,
/*29553*/       OPC_EmitConvertToTarget, 2,
/*29555*/       OPC_EmitConvertToTarget, 3,
/*29557*/       OPC_EmitConvertToTarget, 4,
/*29559*/       OPC_EmitConvertToTarget, 5,
/*29561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*29573*/     0, /*End of Scope*/
/*29574*/   /*Scope*/ 92, /*->29667*/
/*29575*/     OPC_CheckInteger, 12, 
/*29577*/     OPC_MoveParent,
/*29578*/     OPC_RecordChild2, // #1 = $cop
/*29579*/     OPC_MoveChild, 2,
/*29581*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29584*/     OPC_MoveParent,
/*29585*/     OPC_RecordChild3, // #2 = $opc1
/*29586*/     OPC_MoveChild, 3,
/*29588*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29591*/     OPC_MoveParent,
/*29592*/     OPC_RecordChild4, // #3 = $CRn
/*29593*/     OPC_MoveChild, 4,
/*29595*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29598*/     OPC_MoveParent,
/*29599*/     OPC_RecordChild5, // #4 = $CRm
/*29600*/     OPC_MoveChild, 5,
/*29602*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29605*/     OPC_MoveParent,
/*29606*/     OPC_RecordChild6, // #5 = $opc2
/*29607*/     OPC_MoveChild, 6,
/*29609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29612*/     OPC_MoveParent,
/*29613*/     OPC_Scope, 25, /*->29640*/ // 2 children in Scope
/*29615*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*29617*/       OPC_EmitMergeInputChains1_0,
/*29618*/       OPC_EmitConvertToTarget, 1,
/*29620*/       OPC_EmitConvertToTarget, 2,
/*29622*/       OPC_EmitConvertToTarget, 3,
/*29624*/       OPC_EmitConvertToTarget, 4,
/*29626*/       OPC_EmitConvertToTarget, 5,
/*29628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*29640*/     /*Scope*/ 25, /*->29666*/
/*29641*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*29643*/       OPC_EmitMergeInputChains1_0,
/*29644*/       OPC_EmitConvertToTarget, 1,
/*29646*/       OPC_EmitConvertToTarget, 2,
/*29648*/       OPC_EmitConvertToTarget, 3,
/*29650*/       OPC_EmitConvertToTarget, 4,
/*29652*/       OPC_EmitConvertToTarget, 5,
/*29654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*29666*/     0, /*End of Scope*/
/*29667*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,7/*899*/,  TARGET_VAL(ISD::XOR),// ->30571
/*29672*/   OPC_Scope, 87|128,1/*215*/, /*->29890*/ // 5 children in Scope
/*29675*/     OPC_RecordChild0, // #0 = $shift
/*29676*/     OPC_Scope, 100, /*->29778*/ // 3 children in Scope
/*29678*/       OPC_MoveChild, 1,
/*29680*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29691*/       OPC_MoveParent,
/*29692*/       OPC_CheckType, MVT::i32,
/*29694*/       OPC_Scope, 27, /*->29723*/ // 3 children in Scope
/*29696*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29698*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*29701*/         OPC_EmitInteger, MVT::i32, 14, 
/*29704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*29723*/       /*Scope*/ 26, /*->29750*/
/*29724*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29726*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*29729*/         OPC_EmitInteger, MVT::i32, 14, 
/*29732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*29750*/       /*Scope*/ 26, /*->29777*/
/*29751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29753*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*29756*/         OPC_EmitInteger, MVT::i32, 14, 
/*29759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*29777*/       0, /*End of Scope*/
/*29778*/     /*Scope*/ 61, /*->29840*/
/*29779*/       OPC_RecordChild1, // #1 = $shift
/*29780*/       OPC_CheckType, MVT::i32,
/*29782*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29784*/       OPC_Scope, 26, /*->29812*/ // 2 children in Scope
/*29786*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*29789*/         OPC_EmitInteger, MVT::i32, 14, 
/*29792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29812*/       /*Scope*/ 26, /*->29839*/
/*29813*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*29816*/         OPC_EmitInteger, MVT::i32, 14, 
/*29819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29839*/       0, /*End of Scope*/
/*29840*/     /*Scope*/ 48, /*->29889*/
/*29841*/       OPC_MoveChild, 0,
/*29843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29846*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*29848*/       OPC_MoveParent,
/*29849*/       OPC_MoveChild, 1,
/*29851*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29862*/       OPC_MoveParent,
/*29863*/       OPC_CheckType, MVT::i32,
/*29865*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29867*/       OPC_EmitConvertToTarget, 0,
/*29869*/       OPC_EmitInteger, MVT::i32, 14, 
/*29872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*29889*/     0, /*End of Scope*/
/*29890*/   /*Scope*/ 49, /*->29940*/
/*29891*/     OPC_MoveChild, 0,
/*29893*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29904*/     OPC_MoveParent,
/*29905*/     OPC_RecordChild1, // #0 = $imm
/*29906*/     OPC_MoveChild, 1,
/*29908*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29911*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*29913*/     OPC_MoveParent,
/*29914*/     OPC_CheckType, MVT::i32,
/*29916*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29918*/     OPC_EmitConvertToTarget, 0,
/*29920*/     OPC_EmitInteger, MVT::i32, 14, 
/*29923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*29940*/   /*Scope*/ 86|128,3/*470*/, /*->30412*/
/*29942*/     OPC_RecordChild0, // #0 = $Rn
/*29943*/     OPC_Scope, 117, /*->30062*/ // 4 children in Scope
/*29945*/       OPC_RecordChild1, // #1 = $shift
/*29946*/       OPC_CheckType, MVT::i32,
/*29948*/       OPC_Scope, 27, /*->29977*/ // 4 children in Scope
/*29950*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29952*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*29955*/         OPC_EmitInteger, MVT::i32, 14, 
/*29958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29977*/       /*Scope*/ 27, /*->30005*/
/*29978*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29980*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*29983*/         OPC_EmitInteger, MVT::i32, 14, 
/*29986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30005*/       /*Scope*/ 27, /*->30033*/
/*30006*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30008*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*30011*/         OPC_EmitInteger, MVT::i32, 14, 
/*30014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*30033*/       /*Scope*/ 27, /*->30061*/
/*30034*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30036*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30039*/         OPC_EmitInteger, MVT::i32, 14, 
/*30042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30061*/       0, /*End of Scope*/
/*30062*/     /*Scope*/ 87, /*->30150*/
/*30063*/       OPC_MoveChild, 1,
/*30065*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30076*/       OPC_MoveParent,
/*30077*/       OPC_CheckType, MVT::i32,
/*30079*/       OPC_Scope, 22, /*->30103*/ // 3 children in Scope
/*30081*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30083*/         OPC_EmitInteger, MVT::i32, 14, 
/*30086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*30103*/       /*Scope*/ 22, /*->30126*/
/*30104*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30106*/         OPC_EmitInteger, MVT::i32, 14, 
/*30109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*30126*/       /*Scope*/ 22, /*->30149*/
/*30127*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30129*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30132*/         OPC_EmitInteger, MVT::i32, 14, 
/*30135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*30149*/       0, /*End of Scope*/
/*30150*/     /*Scope*/ 22|128,1/*150*/, /*->30302*/
/*30152*/       OPC_RecordChild1, // #1 = $imm
/*30153*/       OPC_Scope, 69, /*->30224*/ // 2 children in Scope
/*30155*/         OPC_MoveChild, 1,
/*30157*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30160*/         OPC_Scope, 30, /*->30192*/ // 2 children in Scope
/*30162*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*30164*/           OPC_MoveParent,
/*30165*/           OPC_CheckType, MVT::i32,
/*30167*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30169*/           OPC_EmitConvertToTarget, 1,
/*30171*/           OPC_EmitInteger, MVT::i32, 14, 
/*30174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30192*/         /*Scope*/ 30, /*->30223*/
/*30193*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*30195*/           OPC_MoveParent,
/*30196*/           OPC_CheckType, MVT::i32,
/*30198*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30200*/           OPC_EmitConvertToTarget, 1,
/*30202*/           OPC_EmitInteger, MVT::i32, 14, 
/*30205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*30223*/         0, /*End of Scope*/
/*30224*/       /*Scope*/ 76, /*->30301*/
/*30225*/         OPC_CheckType, MVT::i32,
/*30227*/         OPC_Scope, 23, /*->30252*/ // 3 children in Scope
/*30229*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30231*/           OPC_EmitInteger, MVT::i32, 14, 
/*30234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*30252*/         /*Scope*/ 23, /*->30276*/
/*30253*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30255*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30258*/           OPC_EmitInteger, MVT::i32, 14, 
/*30261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30264*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*30276*/         /*Scope*/ 23, /*->30300*/
/*30277*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30279*/           OPC_EmitInteger, MVT::i32, 14, 
/*30282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30288*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*30300*/         0, /*End of Scope*/
/*30301*/       0, /*End of Scope*/
/*30302*/     /*Scope*/ 108, /*->30411*/
/*30303*/       OPC_MoveChild, 1,
/*30305*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*30308*/       OPC_MoveChild, 0,
/*30310*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*30313*/       OPC_MoveChild, 0,
/*30315*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*30318*/       OPC_MoveParent,
/*30319*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*30321*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->30366
/*30324*/         OPC_MoveParent,
/*30325*/         OPC_MoveParent,
/*30326*/         OPC_CheckType, MVT::v2i32,
/*30328*/         OPC_Scope, 18, /*->30348*/ // 2 children in Scope
/*30330*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30332*/           OPC_EmitInteger, MVT::i32, 14, 
/*30335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30338*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*30348*/         /*Scope*/ 16, /*->30365*/
/*30349*/           OPC_EmitInteger, MVT::i32, 14, 
/*30352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*30365*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->30410
/*30368*/         OPC_MoveParent,
/*30369*/         OPC_MoveParent,
/*30370*/         OPC_CheckType, MVT::v4i32,
/*30372*/         OPC_Scope, 18, /*->30392*/ // 2 children in Scope
/*30374*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30376*/           OPC_EmitInteger, MVT::i32, 14, 
/*30379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30382*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*30392*/         /*Scope*/ 16, /*->30409*/
/*30393*/           OPC_EmitInteger, MVT::i32, 14, 
/*30396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*30409*/         0, /*End of Scope*/
                0, // EndSwitchType
/*30411*/     0, /*End of Scope*/
/*30412*/   /*Scope*/ 110, /*->30523*/
/*30413*/     OPC_MoveChild, 0,
/*30415*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*30418*/     OPC_MoveChild, 0,
/*30420*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*30423*/     OPC_MoveChild, 0,
/*30425*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*30428*/     OPC_MoveParent,
/*30429*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*30431*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->30477
/*30434*/       OPC_MoveParent,
/*30435*/       OPC_MoveParent,
/*30436*/       OPC_RecordChild1, // #0 = $Vm
/*30437*/       OPC_CheckType, MVT::v2i32,
/*30439*/       OPC_Scope, 18, /*->30459*/ // 2 children in Scope
/*30441*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30443*/         OPC_EmitInteger, MVT::i32, 14, 
/*30446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*30459*/       /*Scope*/ 16, /*->30476*/
/*30460*/         OPC_EmitInteger, MVT::i32, 14, 
/*30463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*30476*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->30522
/*30479*/       OPC_MoveParent,
/*30480*/       OPC_MoveParent,
/*30481*/       OPC_RecordChild1, // #0 = $Vm
/*30482*/       OPC_CheckType, MVT::v4i32,
/*30484*/       OPC_Scope, 18, /*->30504*/ // 2 children in Scope
/*30486*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30488*/         OPC_EmitInteger, MVT::i32, 14, 
/*30491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*30504*/       /*Scope*/ 16, /*->30521*/
/*30505*/         OPC_EmitInteger, MVT::i32, 14, 
/*30508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*30521*/       0, /*End of Scope*/
              0, // EndSwitchType
/*30523*/   /*Scope*/ 46, /*->30570*/
/*30524*/     OPC_RecordChild0, // #0 = $Vn
/*30525*/     OPC_RecordChild1, // #1 = $Vm
/*30526*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->30548
/*30529*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30531*/       OPC_EmitInteger, MVT::i32, 14, 
/*30534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->30569
/*30550*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30552*/       OPC_EmitInteger, MVT::i32, 14, 
/*30555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*30570*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39|128,2/*295*/,  TARGET_VAL(ISD::ROTR),// ->30870
/*30575*/   OPC_Scope, 34, /*->30611*/ // 6 children in Scope
/*30577*/     OPC_MoveChild, 0,
/*30579*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*30582*/     OPC_RecordChild0, // #0 = $Rm
/*30583*/     OPC_MoveParent,
/*30584*/     OPC_MoveChild, 1,
/*30586*/     OPC_CheckInteger, 16, 
/*30588*/     OPC_CheckType, MVT::i32,
/*30590*/     OPC_MoveParent,
/*30591*/     OPC_CheckType, MVT::i32,
/*30593*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*30595*/     OPC_EmitInteger, MVT::i32, 14, 
/*30598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*30611*/   /*Scope*/ 30, /*->30642*/
/*30612*/     OPC_RecordNode, // #0 = $src
/*30613*/     OPC_CheckType, MVT::i32,
/*30615*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30617*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*30620*/     OPC_EmitInteger, MVT::i32, 14, 
/*30623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*30642*/   /*Scope*/ 56, /*->30699*/
/*30643*/     OPC_MoveChild, 0,
/*30645*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*30648*/     OPC_RecordChild0, // #0 = $Rm
/*30649*/     OPC_MoveParent,
/*30650*/     OPC_MoveChild, 1,
/*30652*/     OPC_CheckInteger, 16, 
/*30654*/     OPC_CheckType, MVT::i32,
/*30656*/     OPC_MoveParent,
/*30657*/     OPC_CheckType, MVT::i32,
/*30659*/     OPC_Scope, 18, /*->30679*/ // 2 children in Scope
/*30661*/       OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*30663*/       OPC_EmitInteger, MVT::i32, 14, 
/*30666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*30679*/     /*Scope*/ 18, /*->30698*/
/*30680*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30682*/       OPC_EmitInteger, MVT::i32, 14, 
/*30685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*30698*/     0, /*End of Scope*/
/*30699*/   /*Scope*/ 41, /*->30741*/
/*30700*/     OPC_RecordChild0, // #0 = $lhs
/*30701*/     OPC_MoveChild, 1,
/*30703*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*30706*/     OPC_RecordChild0, // #1 = $rhs
/*30707*/     OPC_MoveChild, 1,
/*30709*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30712*/     OPC_CheckPredicate, 63, // Predicate_lo5AllOne
/*30714*/     OPC_MoveParent,
/*30715*/     OPC_CheckType, MVT::i32,
/*30717*/     OPC_MoveParent,
/*30718*/     OPC_CheckType, MVT::i32,
/*30720*/     OPC_EmitInteger, MVT::i32, 14, 
/*30723*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*30741*/   /*Scope*/ 29, /*->30771*/
/*30742*/     OPC_RecordNode, // #0 = $src
/*30743*/     OPC_CheckType, MVT::i32,
/*30745*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30747*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*30750*/     OPC_EmitInteger, MVT::i32, 14, 
/*30753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30756*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*30771*/   /*Scope*/ 97, /*->30869*/
/*30772*/     OPC_RecordChild0, // #0 = $Rm
/*30773*/     OPC_RecordChild1, // #1 = $imm
/*30774*/     OPC_Scope, 37, /*->30813*/ // 2 children in Scope
/*30776*/       OPC_MoveChild, 1,
/*30778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30781*/       OPC_CheckPredicate, 64, // Predicate_imm0_31
/*30783*/       OPC_CheckType, MVT::i32,
/*30785*/       OPC_MoveParent,
/*30786*/       OPC_CheckType, MVT::i32,
/*30788*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30790*/       OPC_EmitConvertToTarget, 1,
/*30792*/       OPC_EmitInteger, MVT::i32, 14, 
/*30795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*30813*/     /*Scope*/ 54, /*->30868*/
/*30814*/       OPC_CheckChild1Type, MVT::i32,
/*30816*/       OPC_CheckType, MVT::i32,
/*30818*/       OPC_Scope, 23, /*->30843*/ // 2 children in Scope
/*30820*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30822*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30825*/         OPC_EmitInteger, MVT::i32, 14, 
/*30828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*30843*/       /*Scope*/ 23, /*->30867*/
/*30844*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30846*/         OPC_EmitInteger, MVT::i32, 14, 
/*30849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*30867*/       0, /*End of Scope*/
/*30868*/     0, /*End of Scope*/
/*30869*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->31403
/*30874*/   OPC_RecordMemRef,
/*30875*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*30876*/   OPC_RecordChild1, // #1 = $src
/*30877*/   OPC_CheckChild1Type, MVT::i32,
/*30879*/   OPC_CheckType, MVT::i32,
/*30881*/   OPC_Scope, 26, /*->30909*/ // 14 children in Scope
/*30883*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_8
/*30885*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30887*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*30890*/     OPC_EmitMergeInputChains1_0,
/*30891*/     OPC_EmitInteger, MVT::i32, 14, 
/*30894*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30897*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*30909*/   /*Scope*/ 26, /*->30936*/
/*30910*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_16
/*30912*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30914*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*30917*/     OPC_EmitMergeInputChains1_0,
/*30918*/     OPC_EmitInteger, MVT::i32, 14, 
/*30921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*30936*/   /*Scope*/ 26, /*->30963*/
/*30937*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_32
/*30939*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30941*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*30944*/     OPC_EmitMergeInputChains1_0,
/*30945*/     OPC_EmitInteger, MVT::i32, 14, 
/*30948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*30963*/   /*Scope*/ 26, /*->30990*/
/*30964*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_8
/*30966*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30968*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*30971*/     OPC_EmitMergeInputChains1_0,
/*30972*/     OPC_EmitInteger, MVT::i32, 14, 
/*30975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*30990*/   /*Scope*/ 26, /*->31017*/
/*30991*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_16
/*30993*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30995*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*30998*/     OPC_EmitMergeInputChains1_0,
/*30999*/     OPC_EmitInteger, MVT::i32, 14, 
/*31002*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*31017*/   /*Scope*/ 26, /*->31044*/
/*31018*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_32
/*31020*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31022*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*31025*/     OPC_EmitMergeInputChains1_0,
/*31026*/     OPC_EmitInteger, MVT::i32, 14, 
/*31029*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31032*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*31044*/   /*Scope*/ 25, /*->31070*/
/*31045*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_8
/*31047*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31049*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*31052*/     OPC_EmitMergeInputChains1_0,
/*31053*/     OPC_EmitInteger, MVT::i32, 14, 
/*31056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*31070*/   /*Scope*/ 25, /*->31096*/
/*31071*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_32
/*31073*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31075*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*31078*/     OPC_EmitMergeInputChains1_0,
/*31079*/     OPC_EmitInteger, MVT::i32, 14, 
/*31082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*31096*/   /*Scope*/ 50, /*->31147*/
/*31097*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_8
/*31099*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31101*/     OPC_Scope, 21, /*->31124*/ // 2 children in Scope
/*31103*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*31106*/       OPC_EmitMergeInputChains1_0,
/*31107*/       OPC_EmitInteger, MVT::i32, 14, 
/*31110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*31124*/     /*Scope*/ 21, /*->31146*/
/*31125*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*31128*/       OPC_EmitMergeInputChains1_0,
/*31129*/       OPC_EmitInteger, MVT::i32, 14, 
/*31132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*31146*/     0, /*End of Scope*/
/*31147*/   /*Scope*/ 50, /*->31198*/
/*31148*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_16
/*31150*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31152*/     OPC_Scope, 21, /*->31175*/ // 2 children in Scope
/*31154*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*31157*/       OPC_EmitMergeInputChains1_0,
/*31158*/       OPC_EmitInteger, MVT::i32, 14, 
/*31161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*31175*/     /*Scope*/ 21, /*->31197*/
/*31176*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*31179*/       OPC_EmitMergeInputChains1_0,
/*31180*/       OPC_EmitInteger, MVT::i32, 14, 
/*31183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*31197*/     0, /*End of Scope*/
/*31198*/   /*Scope*/ 50, /*->31249*/
/*31199*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_32
/*31201*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31203*/     OPC_Scope, 21, /*->31226*/ // 2 children in Scope
/*31205*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*31208*/       OPC_EmitMergeInputChains1_0,
/*31209*/       OPC_EmitInteger, MVT::i32, 14, 
/*31212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*31226*/     /*Scope*/ 21, /*->31248*/
/*31227*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*31230*/       OPC_EmitMergeInputChains1_0,
/*31231*/       OPC_EmitInteger, MVT::i32, 14, 
/*31234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*31248*/     0, /*End of Scope*/
/*31249*/   /*Scope*/ 50, /*->31300*/
/*31250*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_8
/*31252*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31254*/     OPC_Scope, 21, /*->31277*/ // 2 children in Scope
/*31256*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*31259*/       OPC_EmitMergeInputChains1_0,
/*31260*/       OPC_EmitInteger, MVT::i32, 14, 
/*31263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*31277*/     /*Scope*/ 21, /*->31299*/
/*31278*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*31281*/       OPC_EmitMergeInputChains1_0,
/*31282*/       OPC_EmitInteger, MVT::i32, 14, 
/*31285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*31299*/     0, /*End of Scope*/
/*31300*/   /*Scope*/ 50, /*->31351*/
/*31301*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_16
/*31303*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31305*/     OPC_Scope, 21, /*->31328*/ // 2 children in Scope
/*31307*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*31310*/       OPC_EmitMergeInputChains1_0,
/*31311*/       OPC_EmitInteger, MVT::i32, 14, 
/*31314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*31328*/     /*Scope*/ 21, /*->31350*/
/*31329*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*31332*/       OPC_EmitMergeInputChains1_0,
/*31333*/       OPC_EmitInteger, MVT::i32, 14, 
/*31336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*31350*/     0, /*End of Scope*/
/*31351*/   /*Scope*/ 50, /*->31402*/
/*31352*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_32
/*31354*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31356*/     OPC_Scope, 21, /*->31379*/ // 2 children in Scope
/*31358*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*31361*/       OPC_EmitMergeInputChains1_0,
/*31362*/       OPC_EmitInteger, MVT::i32, 14, 
/*31365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*31379*/     /*Scope*/ 21, /*->31401*/
/*31380*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*31383*/       OPC_EmitMergeInputChains1_0,
/*31384*/       OPC_EmitInteger, MVT::i32, 14, 
/*31387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*31401*/     0, /*End of Scope*/
/*31402*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->31937
/*31407*/   OPC_RecordMemRef,
/*31408*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*31409*/   OPC_RecordChild1, // #1 = $ptr
/*31410*/   OPC_CheckChild1Type, MVT::i32,
/*31412*/   OPC_RecordChild2, // #2 = $val
/*31413*/   OPC_CheckChild2Type, MVT::i32,
/*31415*/   OPC_Scope, 26, /*->31443*/ // 14 children in Scope
/*31417*/     OPC_CheckPredicate, 68, // Predicate_atomic_store_8
/*31419*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31421*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*31424*/     OPC_EmitMergeInputChains1_0,
/*31425*/     OPC_EmitInteger, MVT::i32, 14, 
/*31428*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31431*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*31443*/   /*Scope*/ 26, /*->31470*/
/*31444*/     OPC_CheckPredicate, 69, // Predicate_atomic_store_16
/*31446*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31448*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*31451*/     OPC_EmitMergeInputChains1_0,
/*31452*/     OPC_EmitInteger, MVT::i32, 14, 
/*31455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*31470*/   /*Scope*/ 26, /*->31497*/
/*31471*/     OPC_CheckPredicate, 70, // Predicate_atomic_store_32
/*31473*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31475*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*31478*/     OPC_EmitMergeInputChains1_0,
/*31479*/     OPC_EmitInteger, MVT::i32, 14, 
/*31482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*31497*/   /*Scope*/ 26, /*->31524*/
/*31498*/     OPC_CheckPredicate, 68, // Predicate_atomic_store_8
/*31500*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31502*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*31505*/     OPC_EmitMergeInputChains1_0,
/*31506*/     OPC_EmitInteger, MVT::i32, 14, 
/*31509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*31524*/   /*Scope*/ 26, /*->31551*/
/*31525*/     OPC_CheckPredicate, 69, // Predicate_atomic_store_16
/*31527*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31529*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*31532*/     OPC_EmitMergeInputChains1_0,
/*31533*/     OPC_EmitInteger, MVT::i32, 14, 
/*31536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*31551*/   /*Scope*/ 26, /*->31578*/
/*31552*/     OPC_CheckPredicate, 70, // Predicate_atomic_store_32
/*31554*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31556*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*31559*/     OPC_EmitMergeInputChains1_0,
/*31560*/     OPC_EmitInteger, MVT::i32, 14, 
/*31563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*31578*/   /*Scope*/ 25, /*->31604*/
/*31579*/     OPC_CheckPredicate, 68, // Predicate_atomic_store_8
/*31581*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31583*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*31586*/     OPC_EmitMergeInputChains1_0,
/*31587*/     OPC_EmitInteger, MVT::i32, 14, 
/*31590*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31593*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*31604*/   /*Scope*/ 25, /*->31630*/
/*31605*/     OPC_CheckPredicate, 70, // Predicate_atomic_store_32
/*31607*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31609*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*31612*/     OPC_EmitMergeInputChains1_0,
/*31613*/     OPC_EmitInteger, MVT::i32, 14, 
/*31616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*31630*/   /*Scope*/ 50, /*->31681*/
/*31631*/     OPC_CheckPredicate, 68, // Predicate_atomic_store_8
/*31633*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31635*/     OPC_Scope, 21, /*->31658*/ // 2 children in Scope
/*31637*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*31640*/       OPC_EmitMergeInputChains1_0,
/*31641*/       OPC_EmitInteger, MVT::i32, 14, 
/*31644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*31658*/     /*Scope*/ 21, /*->31680*/
/*31659*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*31662*/       OPC_EmitMergeInputChains1_0,
/*31663*/       OPC_EmitInteger, MVT::i32, 14, 
/*31666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*31680*/     0, /*End of Scope*/
/*31681*/   /*Scope*/ 50, /*->31732*/
/*31682*/     OPC_CheckPredicate, 69, // Predicate_atomic_store_16
/*31684*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31686*/     OPC_Scope, 21, /*->31709*/ // 2 children in Scope
/*31688*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*31691*/       OPC_EmitMergeInputChains1_0,
/*31692*/       OPC_EmitInteger, MVT::i32, 14, 
/*31695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*31709*/     /*Scope*/ 21, /*->31731*/
/*31710*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*31713*/       OPC_EmitMergeInputChains1_0,
/*31714*/       OPC_EmitInteger, MVT::i32, 14, 
/*31717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*31731*/     0, /*End of Scope*/
/*31732*/   /*Scope*/ 50, /*->31783*/
/*31733*/     OPC_CheckPredicate, 70, // Predicate_atomic_store_32
/*31735*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31737*/     OPC_Scope, 21, /*->31760*/ // 2 children in Scope
/*31739*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*31742*/       OPC_EmitMergeInputChains1_0,
/*31743*/       OPC_EmitInteger, MVT::i32, 14, 
/*31746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*31760*/     /*Scope*/ 21, /*->31782*/
/*31761*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*31764*/       OPC_EmitMergeInputChains1_0,
/*31765*/       OPC_EmitInteger, MVT::i32, 14, 
/*31768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*31782*/     0, /*End of Scope*/
/*31783*/   /*Scope*/ 50, /*->31834*/
/*31784*/     OPC_CheckPredicate, 68, // Predicate_atomic_store_8
/*31786*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31788*/     OPC_Scope, 21, /*->31811*/ // 2 children in Scope
/*31790*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*31793*/       OPC_EmitMergeInputChains1_0,
/*31794*/       OPC_EmitInteger, MVT::i32, 14, 
/*31797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*31811*/     /*Scope*/ 21, /*->31833*/
/*31812*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*31815*/       OPC_EmitMergeInputChains1_0,
/*31816*/       OPC_EmitInteger, MVT::i32, 14, 
/*31819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*31833*/     0, /*End of Scope*/
/*31834*/   /*Scope*/ 50, /*->31885*/
/*31835*/     OPC_CheckPredicate, 69, // Predicate_atomic_store_16
/*31837*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31839*/     OPC_Scope, 21, /*->31862*/ // 2 children in Scope
/*31841*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*31844*/       OPC_EmitMergeInputChains1_0,
/*31845*/       OPC_EmitInteger, MVT::i32, 14, 
/*31848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*31862*/     /*Scope*/ 21, /*->31884*/
/*31863*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*31866*/       OPC_EmitMergeInputChains1_0,
/*31867*/       OPC_EmitInteger, MVT::i32, 14, 
/*31870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*31884*/     0, /*End of Scope*/
/*31885*/   /*Scope*/ 50, /*->31936*/
/*31886*/     OPC_CheckPredicate, 70, // Predicate_atomic_store_32
/*31888*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31890*/     OPC_Scope, 21, /*->31913*/ // 2 children in Scope
/*31892*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*31895*/       OPC_EmitMergeInputChains1_0,
/*31896*/       OPC_EmitInteger, MVT::i32, 14, 
/*31899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*31913*/     /*Scope*/ 21, /*->31935*/
/*31914*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*31917*/       OPC_EmitMergeInputChains1_0,
/*31918*/       OPC_EmitInteger, MVT::i32, 14, 
/*31921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*31935*/     0, /*End of Scope*/
/*31936*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->32059
/*31940*/   OPC_Scope, 67, /*->32009*/ // 2 children in Scope
/*31942*/     OPC_MoveChild, 0,
/*31944*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*31947*/     OPC_RecordMemRef,
/*31948*/     OPC_RecordNode, // #0 = 'ld' chained node
/*31949*/     OPC_CheckFoldableChainNode,
/*31950*/     OPC_MoveChild, 1,
/*31952*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*31955*/     OPC_RecordChild0, // #1 = $addr
/*31956*/     OPC_MoveChild, 0,
/*31958*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*31961*/     OPC_MoveParent,
/*31962*/     OPC_MoveParent,
/*31963*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*31965*/     OPC_CheckPredicate, 24, // Predicate_load
/*31967*/     OPC_MoveParent,
/*31968*/     OPC_RecordChild1, // #2 = $cp
/*31969*/     OPC_MoveChild, 1,
/*31971*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31974*/     OPC_MoveParent,
/*31975*/     OPC_CheckType, MVT::i32,
/*31977*/     OPC_Scope, 14, /*->31993*/ // 2 children in Scope
/*31979*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31981*/       OPC_EmitMergeInputChains1_0,
/*31982*/       OPC_EmitConvertToTarget, 2,
/*31984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*31993*/     /*Scope*/ 14, /*->32008*/
/*31994*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31996*/       OPC_EmitMergeInputChains1_0,
/*31997*/       OPC_EmitConvertToTarget, 2,
/*31999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*32008*/     0, /*End of Scope*/
/*32009*/   /*Scope*/ 48, /*->32058*/
/*32010*/     OPC_RecordChild0, // #0 = $a
/*32011*/     OPC_RecordChild1, // #1 = $cp
/*32012*/     OPC_MoveChild, 1,
/*32014*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32017*/     OPC_MoveParent,
/*32018*/     OPC_CheckType, MVT::i32,
/*32020*/     OPC_Scope, 21, /*->32043*/ // 2 children in Scope
/*32022*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32024*/       OPC_EmitConvertToTarget, 1,
/*32026*/       OPC_EmitInteger, MVT::i32, 14, 
/*32029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*32043*/     /*Scope*/ 13, /*->32057*/
/*32044*/       OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*32046*/       OPC_EmitConvertToTarget, 1,
/*32048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*32057*/     0, /*End of Scope*/
/*32058*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->32132
/*32062*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*32063*/   OPC_RecordChild1, // #1 = $cc
/*32064*/   OPC_MoveChild, 1,
/*32066*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32069*/   OPC_MoveParent,
/*32070*/   OPC_RecordChild2, // #2 = $lhs1
/*32071*/   OPC_RecordChild3, // #3 = $lhs2
/*32072*/   OPC_Scope, 31, /*->32105*/ // 2 children in Scope
/*32074*/     OPC_MoveChild, 4,
/*32076*/     OPC_CheckInteger, 0, 
/*32078*/     OPC_MoveParent,
/*32079*/     OPC_MoveChild, 5,
/*32081*/     OPC_CheckInteger, 0, 
/*32083*/     OPC_MoveParent,
/*32084*/     OPC_RecordChild6, // #4 = $dst
/*32085*/     OPC_MoveChild, 6,
/*32087*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*32090*/     OPC_MoveParent,
/*32091*/     OPC_EmitMergeInputChains1_0,
/*32092*/     OPC_EmitConvertToTarget, 1,
/*32094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*32105*/   /*Scope*/ 25, /*->32131*/
/*32106*/     OPC_RecordChild4, // #4 = $rhs1
/*32107*/     OPC_RecordChild5, // #5 = $rhs2
/*32108*/     OPC_RecordChild6, // #6 = $dst
/*32109*/     OPC_MoveChild, 6,
/*32111*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*32114*/     OPC_MoveParent,
/*32115*/     OPC_EmitMergeInputChains1_0,
/*32116*/     OPC_EmitConvertToTarget, 1,
/*32118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*32131*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34|128,19/*2466*/,  TARGET_VAL(ISD::SUB),// ->34602
/*32136*/   OPC_Scope, 46|128,1/*174*/, /*->32313*/ // 7 children in Scope
/*32139*/     OPC_RecordChild0, // #0 = $Rn
/*32140*/     OPC_RecordChild1, // #1 = $shift
/*32141*/     OPC_CheckType, MVT::i32,
/*32143*/     OPC_Scope, 110, /*->32255*/ // 2 children in Scope
/*32145*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32147*/       OPC_Scope, 26, /*->32175*/ // 4 children in Scope
/*32149*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32152*/         OPC_EmitInteger, MVT::i32, 14, 
/*32155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32175*/       /*Scope*/ 26, /*->32202*/
/*32176*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32179*/         OPC_EmitInteger, MVT::i32, 14, 
/*32182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32202*/       /*Scope*/ 25, /*->32228*/
/*32203*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32206*/         OPC_EmitInteger, MVT::i32, 14, 
/*32209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32228*/       /*Scope*/ 25, /*->32254*/
/*32229*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32232*/         OPC_EmitInteger, MVT::i32, 14, 
/*32235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32254*/       0, /*End of Scope*/
/*32255*/     /*Scope*/ 56, /*->32312*/
/*32256*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32258*/       OPC_Scope, 25, /*->32285*/ // 2 children in Scope
/*32260*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32263*/         OPC_EmitInteger, MVT::i32, 14, 
/*32266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32285*/       /*Scope*/ 25, /*->32311*/
/*32286*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32289*/         OPC_EmitInteger, MVT::i32, 14, 
/*32292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32311*/       0, /*End of Scope*/
/*32312*/     0, /*End of Scope*/
/*32313*/   /*Scope*/ 30, /*->32344*/
/*32314*/     OPC_MoveChild, 0,
/*32316*/     OPC_CheckInteger, 0, 
/*32318*/     OPC_MoveParent,
/*32319*/     OPC_RecordChild1, // #0 = $Rn
/*32320*/     OPC_CheckType, MVT::i32,
/*32322*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32324*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32327*/     OPC_EmitInteger, MVT::i32, 14, 
/*32330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*32344*/   /*Scope*/ 112|128,2/*368*/, /*->32714*/
/*32346*/     OPC_RecordChild0, // #0 = $Rn
/*32347*/     OPC_Scope, 36, /*->32385*/ // 6 children in Scope
/*32349*/       OPC_RecordChild1, // #1 = $imm
/*32350*/       OPC_MoveChild, 1,
/*32352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32355*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*32357*/       OPC_MoveParent,
/*32358*/       OPC_CheckType, MVT::i32,
/*32360*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32362*/       OPC_EmitConvertToTarget, 1,
/*32364*/       OPC_EmitInteger, MVT::i32, 14, 
/*32367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32385*/     /*Scope*/ 36, /*->32422*/
/*32386*/       OPC_MoveChild, 0,
/*32388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32391*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*32393*/       OPC_MoveParent,
/*32394*/       OPC_RecordChild1, // #1 = $Rn
/*32395*/       OPC_CheckType, MVT::i32,
/*32397*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32399*/       OPC_EmitConvertToTarget, 0,
/*32401*/       OPC_EmitInteger, MVT::i32, 14, 
/*32404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32422*/     /*Scope*/ 66, /*->32489*/
/*32423*/       OPC_RecordChild1, // #1 = $imm
/*32424*/       OPC_MoveChild, 1,
/*32426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32429*/       OPC_Scope, 30, /*->32461*/ // 2 children in Scope
/*32431*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32433*/         OPC_MoveParent,
/*32434*/         OPC_CheckType, MVT::i32,
/*32436*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32438*/         OPC_EmitConvertToTarget, 1,
/*32440*/         OPC_EmitInteger, MVT::i32, 14, 
/*32443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*32461*/       /*Scope*/ 26, /*->32488*/
/*32462*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*32464*/         OPC_MoveParent,
/*32465*/         OPC_CheckType, MVT::i32,
/*32467*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32469*/         OPC_EmitConvertToTarget, 1,
/*32471*/         OPC_EmitInteger, MVT::i32, 14, 
/*32474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32488*/       0, /*End of Scope*/
/*32489*/     /*Scope*/ 36, /*->32526*/
/*32490*/       OPC_MoveChild, 0,
/*32492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32495*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32497*/       OPC_MoveParent,
/*32498*/       OPC_RecordChild1, // #1 = $Rn
/*32499*/       OPC_CheckType, MVT::i32,
/*32501*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32503*/       OPC_EmitConvertToTarget, 0,
/*32505*/       OPC_EmitInteger, MVT::i32, 14, 
/*32508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*32526*/     /*Scope*/ 108, /*->32635*/
/*32527*/       OPC_MoveChild, 1,
/*32529*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->32582
/*32533*/         OPC_RecordChild0, // #1 = $Rn
/*32534*/         OPC_RecordChild1, // #2 = $Rm
/*32535*/         OPC_MoveParent,
/*32536*/         OPC_CheckType, MVT::i32,
/*32538*/         OPC_Scope, 20, /*->32560*/ // 2 children in Scope
/*32540*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*32542*/           OPC_EmitInteger, MVT::i32, 14, 
/*32545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32548*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*32560*/         /*Scope*/ 20, /*->32581*/
/*32561*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32563*/           OPC_EmitInteger, MVT::i32, 14, 
/*32566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32569*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*32581*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->32634
/*32585*/         OPC_RecordChild0, // #1 = $Rn
/*32586*/         OPC_RecordChild1, // #2 = $Rm
/*32587*/         OPC_MoveParent,
/*32588*/         OPC_CheckType, MVT::i32,
/*32590*/         OPC_Scope, 20, /*->32612*/ // 2 children in Scope
/*32592*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*32594*/           OPC_EmitInteger, MVT::i32, 14, 
/*32597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32600*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*32612*/         /*Scope*/ 20, /*->32633*/
/*32613*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*32615*/           OPC_EmitInteger, MVT::i32, 14, 
/*32618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*32633*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*32635*/     /*Scope*/ 77, /*->32713*/
/*32636*/       OPC_RecordChild1, // #1 = $Rm
/*32637*/       OPC_CheckType, MVT::i32,
/*32639*/       OPC_Scope, 23, /*->32664*/ // 3 children in Scope
/*32641*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32643*/         OPC_EmitInteger, MVT::i32, 14, 
/*32646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32664*/       /*Scope*/ 23, /*->32688*/
/*32665*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32667*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32670*/         OPC_EmitInteger, MVT::i32, 14, 
/*32673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32688*/       /*Scope*/ 23, /*->32712*/
/*32689*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32691*/         OPC_EmitInteger, MVT::i32, 14, 
/*32694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*32712*/       0, /*End of Scope*/
/*32713*/     0, /*End of Scope*/
/*32714*/   /*Scope*/ 66|128,1/*194*/, /*->32910*/
/*32716*/     OPC_MoveChild, 0,
/*32718*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32721*/     OPC_MoveChild, 0,
/*32723*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*32726*/     OPC_MoveChild, 0,
/*32728*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*32731*/     OPC_MoveParent,
/*32732*/     OPC_CheckPredicate, 71, // Predicate_NEONimmAllZerosV
/*32734*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->32822
/*32737*/       OPC_MoveParent,
/*32738*/       OPC_MoveParent,
/*32739*/       OPC_RecordChild1, // #0 = $Vm
/*32740*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->32781
/*32743*/         OPC_Scope, 18, /*->32763*/ // 2 children in Scope
/*32745*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32747*/           OPC_EmitInteger, MVT::i32, 14, 
/*32750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*32763*/         /*Scope*/ 16, /*->32780*/
/*32764*/           OPC_EmitInteger, MVT::i32, 14, 
/*32767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32770*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*32780*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->32821
/*32783*/         OPC_Scope, 18, /*->32803*/ // 2 children in Scope
/*32785*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32787*/           OPC_EmitInteger, MVT::i32, 14, 
/*32790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32793*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*32803*/         /*Scope*/ 16, /*->32820*/
/*32804*/           OPC_EmitInteger, MVT::i32, 14, 
/*32807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*32820*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->32909
/*32824*/       OPC_MoveParent,
/*32825*/       OPC_MoveParent,
/*32826*/       OPC_RecordChild1, // #0 = $Vm
/*32827*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->32868
/*32830*/         OPC_Scope, 18, /*->32850*/ // 2 children in Scope
/*32832*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32834*/           OPC_EmitInteger, MVT::i32, 14, 
/*32837*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32840*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*32850*/         /*Scope*/ 16, /*->32867*/
/*32851*/           OPC_EmitInteger, MVT::i32, 14, 
/*32854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*32867*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->32908
/*32870*/         OPC_Scope, 18, /*->32890*/ // 2 children in Scope
/*32872*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32874*/           OPC_EmitInteger, MVT::i32, 14, 
/*32877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32880*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*32890*/         /*Scope*/ 16, /*->32907*/
/*32891*/           OPC_EmitInteger, MVT::i32, 14, 
/*32894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*32907*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*32910*/   /*Scope*/ 71|128,5/*711*/, /*->33623*/
/*32912*/     OPC_RecordChild0, // #0 = $src1
/*32913*/     OPC_MoveChild, 1,
/*32915*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->33430
/*32920*/       OPC_Scope, 9|128,1/*137*/, /*->33060*/ // 4 children in Scope
/*32923*/         OPC_RecordChild0, // #1 = $Vn
/*32924*/         OPC_MoveChild, 1,
/*32926*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*32929*/         OPC_RecordChild0, // #2 = $Vm
/*32930*/         OPC_Scope, 63, /*->32995*/ // 2 children in Scope
/*32932*/           OPC_CheckChild0Type, MVT::v4i16,
/*32934*/           OPC_RecordChild1, // #3 = $lane
/*32935*/           OPC_MoveChild, 1,
/*32937*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32940*/           OPC_MoveParent,
/*32941*/           OPC_MoveParent,
/*32942*/           OPC_MoveParent,
/*32943*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->32969
/*32946*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32948*/             OPC_EmitConvertToTarget, 3,
/*32950*/             OPC_EmitInteger, MVT::i32, 14, 
/*32953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32956*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->32994
/*32971*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32973*/             OPC_EmitConvertToTarget, 3,
/*32975*/             OPC_EmitInteger, MVT::i32, 14, 
/*32978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*32995*/         /*Scope*/ 63, /*->33059*/
/*32996*/           OPC_CheckChild0Type, MVT::v2i32,
/*32998*/           OPC_RecordChild1, // #3 = $lane
/*32999*/           OPC_MoveChild, 1,
/*33001*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33004*/           OPC_MoveParent,
/*33005*/           OPC_MoveParent,
/*33006*/           OPC_MoveParent,
/*33007*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->33033
/*33010*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33012*/             OPC_EmitConvertToTarget, 3,
/*33014*/             OPC_EmitInteger, MVT::i32, 14, 
/*33017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33020*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->33058
/*33035*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33037*/             OPC_EmitConvertToTarget, 3,
/*33039*/             OPC_EmitInteger, MVT::i32, 14, 
/*33042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33045*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*33059*/         0, /*End of Scope*/
/*33060*/       /*Scope*/ 10|128,1/*138*/, /*->33200*/
/*33062*/         OPC_MoveChild, 0,
/*33064*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33067*/         OPC_RecordChild0, // #1 = $Vm
/*33068*/         OPC_Scope, 64, /*->33134*/ // 2 children in Scope
/*33070*/           OPC_CheckChild0Type, MVT::v4i16,
/*33072*/           OPC_RecordChild1, // #2 = $lane
/*33073*/           OPC_MoveChild, 1,
/*33075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33078*/           OPC_MoveParent,
/*33079*/           OPC_MoveParent,
/*33080*/           OPC_RecordChild1, // #3 = $Vn
/*33081*/           OPC_MoveParent,
/*33082*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->33108
/*33085*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33087*/             OPC_EmitConvertToTarget, 2,
/*33089*/             OPC_EmitInteger, MVT::i32, 14, 
/*33092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33095*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->33133
/*33110*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33112*/             OPC_EmitConvertToTarget, 2,
/*33114*/             OPC_EmitInteger, MVT::i32, 14, 
/*33117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33120*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*33134*/         /*Scope*/ 64, /*->33199*/
/*33135*/           OPC_CheckChild0Type, MVT::v2i32,
/*33137*/           OPC_RecordChild1, // #2 = $lane
/*33138*/           OPC_MoveChild, 1,
/*33140*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33143*/           OPC_MoveParent,
/*33144*/           OPC_MoveParent,
/*33145*/           OPC_RecordChild1, // #3 = $Vn
/*33146*/           OPC_MoveParent,
/*33147*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->33173
/*33150*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33152*/             OPC_EmitConvertToTarget, 2,
/*33154*/             OPC_EmitInteger, MVT::i32, 14, 
/*33157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->33198
/*33175*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33177*/             OPC_EmitConvertToTarget, 2,
/*33179*/             OPC_EmitInteger, MVT::i32, 14, 
/*33182*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33185*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*33199*/         0, /*End of Scope*/
/*33200*/       /*Scope*/ 113, /*->33314*/
/*33201*/         OPC_RecordChild0, // #1 = $src2
/*33202*/         OPC_MoveChild, 1,
/*33204*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33207*/         OPC_RecordChild0, // #2 = $src3
/*33208*/         OPC_Scope, 51, /*->33261*/ // 2 children in Scope
/*33210*/           OPC_CheckChild0Type, MVT::v8i16,
/*33212*/           OPC_RecordChild1, // #3 = $lane
/*33213*/           OPC_MoveChild, 1,
/*33215*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33218*/           OPC_MoveParent,
/*33219*/           OPC_MoveParent,
/*33220*/           OPC_MoveParent,
/*33221*/           OPC_CheckType, MVT::v8i16,
/*33223*/           OPC_EmitConvertToTarget, 3,
/*33225*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*33228*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*33237*/           OPC_EmitConvertToTarget, 3,
/*33239*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*33242*/           OPC_EmitInteger, MVT::i32, 14, 
/*33245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*33261*/         /*Scope*/ 51, /*->33313*/
/*33262*/           OPC_CheckChild0Type, MVT::v4i32,
/*33264*/           OPC_RecordChild1, // #3 = $lane
/*33265*/           OPC_MoveChild, 1,
/*33267*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33270*/           OPC_MoveParent,
/*33271*/           OPC_MoveParent,
/*33272*/           OPC_MoveParent,
/*33273*/           OPC_CheckType, MVT::v4i32,
/*33275*/           OPC_EmitConvertToTarget, 3,
/*33277*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*33280*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*33289*/           OPC_EmitConvertToTarget, 3,
/*33291*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*33294*/           OPC_EmitInteger, MVT::i32, 14, 
/*33297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*33313*/         0, /*End of Scope*/
/*33314*/       /*Scope*/ 114, /*->33429*/
/*33315*/         OPC_MoveChild, 0,
/*33317*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33320*/         OPC_RecordChild0, // #1 = $src3
/*33321*/         OPC_Scope, 52, /*->33375*/ // 2 children in Scope
/*33323*/           OPC_CheckChild0Type, MVT::v8i16,
/*33325*/           OPC_RecordChild1, // #2 = $lane
/*33326*/           OPC_MoveChild, 1,
/*33328*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33331*/           OPC_MoveParent,
/*33332*/           OPC_MoveParent,
/*33333*/           OPC_RecordChild1, // #3 = $src2
/*33334*/           OPC_MoveParent,
/*33335*/           OPC_CheckType, MVT::v8i16,
/*33337*/           OPC_EmitConvertToTarget, 2,
/*33339*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*33342*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*33351*/           OPC_EmitConvertToTarget, 2,
/*33353*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*33356*/           OPC_EmitInteger, MVT::i32, 14, 
/*33359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*33375*/         /*Scope*/ 52, /*->33428*/
/*33376*/           OPC_CheckChild0Type, MVT::v4i32,
/*33378*/           OPC_RecordChild1, // #2 = $lane
/*33379*/           OPC_MoveChild, 1,
/*33381*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33384*/           OPC_MoveParent,
/*33385*/           OPC_MoveParent,
/*33386*/           OPC_RecordChild1, // #3 = $src2
/*33387*/           OPC_MoveParent,
/*33388*/           OPC_CheckType, MVT::v4i32,
/*33390*/           OPC_EmitConvertToTarget, 2,
/*33392*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*33395*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*33404*/           OPC_EmitConvertToTarget, 2,
/*33406*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*33409*/           OPC_EmitInteger, MVT::i32, 14, 
/*33412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33415*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*33428*/         0, /*End of Scope*/
/*33429*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->33526
/*33433*/       OPC_RecordChild0, // #1 = $Vn
/*33434*/       OPC_Scope, 44, /*->33480*/ // 2 children in Scope
/*33436*/         OPC_CheckChild0Type, MVT::v4i16,
/*33438*/         OPC_MoveChild, 1,
/*33440*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33443*/         OPC_RecordChild0, // #2 = $Vm
/*33444*/         OPC_CheckChild0Type, MVT::v4i16,
/*33446*/         OPC_RecordChild1, // #3 = $lane
/*33447*/         OPC_MoveChild, 1,
/*33449*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33452*/         OPC_MoveParent,
/*33453*/         OPC_MoveParent,
/*33454*/         OPC_MoveParent,
/*33455*/         OPC_CheckType, MVT::v4i32,
/*33457*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33459*/         OPC_EmitConvertToTarget, 3,
/*33461*/         OPC_EmitInteger, MVT::i32, 14, 
/*33464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*33480*/       /*Scope*/ 44, /*->33525*/
/*33481*/         OPC_CheckChild0Type, MVT::v2i32,
/*33483*/         OPC_MoveChild, 1,
/*33485*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33488*/         OPC_RecordChild0, // #2 = $Vm
/*33489*/         OPC_CheckChild0Type, MVT::v2i32,
/*33491*/         OPC_RecordChild1, // #3 = $lane
/*33492*/         OPC_MoveChild, 1,
/*33494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33497*/         OPC_MoveParent,
/*33498*/         OPC_MoveParent,
/*33499*/         OPC_MoveParent,
/*33500*/         OPC_CheckType, MVT::v2i64,
/*33502*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33504*/         OPC_EmitConvertToTarget, 3,
/*33506*/         OPC_EmitInteger, MVT::i32, 14, 
/*33509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*33525*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->33622
/*33529*/       OPC_RecordChild0, // #1 = $Vn
/*33530*/       OPC_Scope, 44, /*->33576*/ // 2 children in Scope
/*33532*/         OPC_CheckChild0Type, MVT::v4i16,
/*33534*/         OPC_MoveChild, 1,
/*33536*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33539*/         OPC_RecordChild0, // #2 = $Vm
/*33540*/         OPC_CheckChild0Type, MVT::v4i16,
/*33542*/         OPC_RecordChild1, // #3 = $lane
/*33543*/         OPC_MoveChild, 1,
/*33545*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33548*/         OPC_MoveParent,
/*33549*/         OPC_MoveParent,
/*33550*/         OPC_MoveParent,
/*33551*/         OPC_CheckType, MVT::v4i32,
/*33553*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33555*/         OPC_EmitConvertToTarget, 3,
/*33557*/         OPC_EmitInteger, MVT::i32, 14, 
/*33560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33563*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*33576*/       /*Scope*/ 44, /*->33621*/
/*33577*/         OPC_CheckChild0Type, MVT::v2i32,
/*33579*/         OPC_MoveChild, 1,
/*33581*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33584*/         OPC_RecordChild0, // #2 = $Vm
/*33585*/         OPC_CheckChild0Type, MVT::v2i32,
/*33587*/         OPC_RecordChild1, // #3 = $lane
/*33588*/         OPC_MoveChild, 1,
/*33590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33593*/         OPC_MoveParent,
/*33594*/         OPC_MoveParent,
/*33595*/         OPC_MoveParent,
/*33596*/         OPC_CheckType, MVT::v2i64,
/*33598*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33600*/         OPC_EmitConvertToTarget, 3,
/*33602*/         OPC_EmitInteger, MVT::i32, 14, 
/*33605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*33621*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*33623*/   /*Scope*/ 59|128,2/*315*/, /*->33940*/
/*33625*/     OPC_MoveChild, 0,
/*33627*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->33723
/*33631*/       OPC_MoveChild, 0,
/*33633*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*33636*/       OPC_MoveParent,
/*33637*/       OPC_CheckPredicate, 71, // Predicate_NEONimmAllZerosV
/*33639*/       OPC_MoveParent,
/*33640*/       OPC_RecordChild1, // #0 = $Vm
/*33641*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->33682
/*33644*/         OPC_Scope, 18, /*->33664*/ // 2 children in Scope
/*33646*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33648*/           OPC_EmitInteger, MVT::i32, 14, 
/*33651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*33664*/         /*Scope*/ 16, /*->33681*/
/*33665*/           OPC_EmitInteger, MVT::i32, 14, 
/*33668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33671*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*33681*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->33722
/*33684*/         OPC_Scope, 18, /*->33704*/ // 2 children in Scope
/*33686*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33688*/           OPC_EmitInteger, MVT::i32, 14, 
/*33691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*33704*/         /*Scope*/ 16, /*->33721*/
/*33705*/           OPC_EmitInteger, MVT::i32, 14, 
/*33708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*33721*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->33831
/*33726*/       OPC_RecordChild0, // #0 = $Vn
/*33727*/       OPC_Scope, 33, /*->33762*/ // 3 children in Scope
/*33729*/         OPC_CheckChild0Type, MVT::v8i8,
/*33731*/         OPC_MoveParent,
/*33732*/         OPC_MoveChild, 1,
/*33734*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*33737*/         OPC_RecordChild0, // #1 = $Vm
/*33738*/         OPC_CheckChild0Type, MVT::v8i8,
/*33740*/         OPC_MoveParent,
/*33741*/         OPC_CheckType, MVT::v8i16,
/*33743*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33745*/         OPC_EmitInteger, MVT::i32, 14, 
/*33748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33762*/       /*Scope*/ 33, /*->33796*/
/*33763*/         OPC_CheckChild0Type, MVT::v4i16,
/*33765*/         OPC_MoveParent,
/*33766*/         OPC_MoveChild, 1,
/*33768*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*33771*/         OPC_RecordChild0, // #1 = $Vm
/*33772*/         OPC_CheckChild0Type, MVT::v4i16,
/*33774*/         OPC_MoveParent,
/*33775*/         OPC_CheckType, MVT::v4i32,
/*33777*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33779*/         OPC_EmitInteger, MVT::i32, 14, 
/*33782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33796*/       /*Scope*/ 33, /*->33830*/
/*33797*/         OPC_CheckChild0Type, MVT::v2i32,
/*33799*/         OPC_MoveParent,
/*33800*/         OPC_MoveChild, 1,
/*33802*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*33805*/         OPC_RecordChild0, // #1 = $Vm
/*33806*/         OPC_CheckChild0Type, MVT::v2i32,
/*33808*/         OPC_MoveParent,
/*33809*/         OPC_CheckType, MVT::v2i64,
/*33811*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33813*/         OPC_EmitInteger, MVT::i32, 14, 
/*33816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33830*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->33939
/*33834*/       OPC_RecordChild0, // #0 = $Vn
/*33835*/       OPC_Scope, 33, /*->33870*/ // 3 children in Scope
/*33837*/         OPC_CheckChild0Type, MVT::v8i8,
/*33839*/         OPC_MoveParent,
/*33840*/         OPC_MoveChild, 1,
/*33842*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33845*/         OPC_RecordChild0, // #1 = $Vm
/*33846*/         OPC_CheckChild0Type, MVT::v8i8,
/*33848*/         OPC_MoveParent,
/*33849*/         OPC_CheckType, MVT::v8i16,
/*33851*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33853*/         OPC_EmitInteger, MVT::i32, 14, 
/*33856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33870*/       /*Scope*/ 33, /*->33904*/
/*33871*/         OPC_CheckChild0Type, MVT::v4i16,
/*33873*/         OPC_MoveParent,
/*33874*/         OPC_MoveChild, 1,
/*33876*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33879*/         OPC_RecordChild0, // #1 = $Vm
/*33880*/         OPC_CheckChild0Type, MVT::v4i16,
/*33882*/         OPC_MoveParent,
/*33883*/         OPC_CheckType, MVT::v4i32,
/*33885*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33887*/         OPC_EmitInteger, MVT::i32, 14, 
/*33890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33904*/       /*Scope*/ 33, /*->33938*/
/*33905*/         OPC_CheckChild0Type, MVT::v2i32,
/*33907*/         OPC_MoveParent,
/*33908*/         OPC_MoveChild, 1,
/*33910*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33913*/         OPC_RecordChild0, // #1 = $Vm
/*33914*/         OPC_CheckChild0Type, MVT::v2i32,
/*33916*/         OPC_MoveParent,
/*33917*/         OPC_CheckType, MVT::v2i64,
/*33919*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33921*/         OPC_EmitInteger, MVT::i32, 14, 
/*33924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33938*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*33940*/   /*Scope*/ 19|128,5/*659*/, /*->34601*/
/*33942*/     OPC_RecordChild0, // #0 = $src1
/*33943*/     OPC_Scope, 97|128,3/*481*/, /*->34427*/ // 2 children in Scope
/*33946*/       OPC_MoveChild, 1,
/*33948*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->34090
/*33953*/         OPC_RecordChild0, // #1 = $Vn
/*33954*/         OPC_RecordChild1, // #2 = $Vm
/*33955*/         OPC_MoveParent,
/*33956*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->33979
/*33959*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33961*/           OPC_EmitInteger, MVT::i32, 14, 
/*33964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->34001
/*33981*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*33983*/           OPC_EmitInteger, MVT::i32, 14, 
/*33986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->34023
/*34003*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34005*/           OPC_EmitInteger, MVT::i32, 14, 
/*34008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->34045
/*34025*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34027*/           OPC_EmitInteger, MVT::i32, 14, 
/*34030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->34067
/*34047*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34049*/           OPC_EmitInteger, MVT::i32, 14, 
/*34052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->34089
/*34069*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34071*/           OPC_EmitInteger, MVT::i32, 14, 
/*34074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->34177
/*34093*/         OPC_RecordChild0, // #1 = $Vn
/*34094*/         OPC_Scope, 26, /*->34122*/ // 3 children in Scope
/*34096*/           OPC_CheckChild0Type, MVT::v8i8,
/*34098*/           OPC_RecordChild1, // #2 = $Vm
/*34099*/           OPC_MoveParent,
/*34100*/           OPC_CheckType, MVT::v8i16,
/*34102*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34104*/           OPC_EmitInteger, MVT::i32, 14, 
/*34107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34122*/         /*Scope*/ 26, /*->34149*/
/*34123*/           OPC_CheckChild0Type, MVT::v4i16,
/*34125*/           OPC_RecordChild1, // #2 = $Vm
/*34126*/           OPC_MoveParent,
/*34127*/           OPC_CheckType, MVT::v4i32,
/*34129*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34131*/           OPC_EmitInteger, MVT::i32, 14, 
/*34134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34149*/         /*Scope*/ 26, /*->34176*/
/*34150*/           OPC_CheckChild0Type, MVT::v2i32,
/*34152*/           OPC_RecordChild1, // #2 = $Vm
/*34153*/           OPC_MoveParent,
/*34154*/           OPC_CheckType, MVT::v2i64,
/*34156*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34158*/           OPC_EmitInteger, MVT::i32, 14, 
/*34161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34176*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->34264
/*34180*/         OPC_RecordChild0, // #1 = $Vn
/*34181*/         OPC_Scope, 26, /*->34209*/ // 3 children in Scope
/*34183*/           OPC_CheckChild0Type, MVT::v8i8,
/*34185*/           OPC_RecordChild1, // #2 = $Vm
/*34186*/           OPC_MoveParent,
/*34187*/           OPC_CheckType, MVT::v8i16,
/*34189*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34191*/           OPC_EmitInteger, MVT::i32, 14, 
/*34194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34209*/         /*Scope*/ 26, /*->34236*/
/*34210*/           OPC_CheckChild0Type, MVT::v4i16,
/*34212*/           OPC_RecordChild1, // #2 = $Vm
/*34213*/           OPC_MoveParent,
/*34214*/           OPC_CheckType, MVT::v4i32,
/*34216*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34218*/           OPC_EmitInteger, MVT::i32, 14, 
/*34221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34224*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34236*/         /*Scope*/ 26, /*->34263*/
/*34237*/           OPC_CheckChild0Type, MVT::v2i32,
/*34239*/           OPC_RecordChild1, // #2 = $Vm
/*34240*/           OPC_MoveParent,
/*34241*/           OPC_CheckType, MVT::v2i64,
/*34243*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34245*/           OPC_EmitInteger, MVT::i32, 14, 
/*34248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34263*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->34345
/*34267*/         OPC_RecordChild0, // #1 = $Vm
/*34268*/         OPC_Scope, 24, /*->34294*/ // 3 children in Scope
/*34270*/           OPC_CheckChild0Type, MVT::v8i8,
/*34272*/           OPC_MoveParent,
/*34273*/           OPC_CheckType, MVT::v8i16,
/*34275*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34277*/           OPC_EmitInteger, MVT::i32, 14, 
/*34280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*34294*/         /*Scope*/ 24, /*->34319*/
/*34295*/           OPC_CheckChild0Type, MVT::v4i16,
/*34297*/           OPC_MoveParent,
/*34298*/           OPC_CheckType, MVT::v4i32,
/*34300*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34302*/           OPC_EmitInteger, MVT::i32, 14, 
/*34305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*34319*/         /*Scope*/ 24, /*->34344*/
/*34320*/           OPC_CheckChild0Type, MVT::v2i32,
/*34322*/           OPC_MoveParent,
/*34323*/           OPC_CheckType, MVT::v2i64,
/*34325*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34327*/           OPC_EmitInteger, MVT::i32, 14, 
/*34330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*34344*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->34426
/*34348*/         OPC_RecordChild0, // #1 = $Vm
/*34349*/         OPC_Scope, 24, /*->34375*/ // 3 children in Scope
/*34351*/           OPC_CheckChild0Type, MVT::v8i8,
/*34353*/           OPC_MoveParent,
/*34354*/           OPC_CheckType, MVT::v8i16,
/*34356*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34358*/           OPC_EmitInteger, MVT::i32, 14, 
/*34361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*34375*/         /*Scope*/ 24, /*->34400*/
/*34376*/           OPC_CheckChild0Type, MVT::v4i16,
/*34378*/           OPC_MoveParent,
/*34379*/           OPC_CheckType, MVT::v4i32,
/*34381*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34383*/           OPC_EmitInteger, MVT::i32, 14, 
/*34386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34389*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*34400*/         /*Scope*/ 24, /*->34425*/
/*34401*/           OPC_CheckChild0Type, MVT::v2i32,
/*34403*/           OPC_MoveParent,
/*34404*/           OPC_CheckType, MVT::v2i64,
/*34406*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34408*/           OPC_EmitInteger, MVT::i32, 14, 
/*34411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*34425*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*34427*/     /*Scope*/ 43|128,1/*171*/, /*->34600*/
/*34429*/       OPC_RecordChild1, // #1 = $Vm
/*34430*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->34452
/*34433*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34435*/         OPC_EmitInteger, MVT::i32, 14, 
/*34438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->34473
/*34454*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34456*/         OPC_EmitInteger, MVT::i32, 14, 
/*34459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->34494
/*34475*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34477*/         OPC_EmitInteger, MVT::i32, 14, 
/*34480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->34515
/*34496*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34498*/         OPC_EmitInteger, MVT::i32, 14, 
/*34501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->34536
/*34517*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34519*/         OPC_EmitInteger, MVT::i32, 14, 
/*34522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->34557
/*34538*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34540*/         OPC_EmitInteger, MVT::i32, 14, 
/*34543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->34578
/*34559*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34561*/         OPC_EmitInteger, MVT::i32, 14, 
/*34564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->34599
/*34580*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34582*/         OPC_EmitInteger, MVT::i32, 14, 
/*34585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*34600*/     0, /*End of Scope*/
/*34601*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 126|128,2/*382*/,  TARGET_VAL(ARMISD::ADDC),// ->34988
/*34606*/   OPC_RecordChild0, // #0 = $Rn
/*34607*/   OPC_RecordChild1, // #1 = $shift
/*34608*/   OPC_Scope, 27|128,1/*155*/, /*->34766*/ // 3 children in Scope
/*34611*/     OPC_CheckType, MVT::i32,
/*34613*/     OPC_Scope, 75, /*->34690*/ // 4 children in Scope
/*34615*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34617*/       OPC_Scope, 23, /*->34642*/ // 3 children in Scope
/*34619*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34622*/         OPC_EmitInteger, MVT::i32, 14, 
/*34625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34642*/       /*Scope*/ 23, /*->34666*/
/*34643*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34646*/         OPC_EmitInteger, MVT::i32, 14, 
/*34649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34666*/       /*Scope*/ 22, /*->34689*/
/*34667*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34670*/         OPC_EmitInteger, MVT::i32, 14, 
/*34673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34689*/       0, /*End of Scope*/
/*34690*/     /*Scope*/ 24, /*->34715*/
/*34691*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34693*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34696*/       OPC_EmitInteger, MVT::i32, 14, 
/*34699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34715*/     /*Scope*/ 24, /*->34740*/
/*34716*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34718*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34721*/       OPC_EmitInteger, MVT::i32, 14, 
/*34724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34740*/     /*Scope*/ 24, /*->34765*/
/*34741*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34743*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34746*/       OPC_EmitInteger, MVT::i32, 14, 
/*34749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34765*/     0, /*End of Scope*/
/*34766*/   /*Scope*/ 28|128,1/*156*/, /*->34924*/
/*34768*/     OPC_MoveChild, 1,
/*34770*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34773*/     OPC_Scope, 30, /*->34805*/ // 5 children in Scope
/*34775*/       OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*34777*/       OPC_MoveParent,
/*34778*/       OPC_CheckType, MVT::i32,
/*34780*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34782*/       OPC_EmitConvertToTarget, 1,
/*34784*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*34787*/       OPC_EmitInteger, MVT::i32, 14, 
/*34790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*34805*/     /*Scope*/ 27, /*->34833*/
/*34806*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*34808*/       OPC_MoveParent,
/*34809*/       OPC_CheckType, MVT::i32,
/*34811*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34813*/       OPC_EmitConvertToTarget, 1,
/*34815*/       OPC_EmitInteger, MVT::i32, 14, 
/*34818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34833*/     /*Scope*/ 30, /*->34864*/
/*34834*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*34836*/       OPC_MoveParent,
/*34837*/       OPC_CheckType, MVT::i32,
/*34839*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34841*/       OPC_EmitConvertToTarget, 1,
/*34843*/       OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*34846*/       OPC_EmitInteger, MVT::i32, 14, 
/*34849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*34864*/     /*Scope*/ 27, /*->34892*/
/*34865*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34867*/       OPC_MoveParent,
/*34868*/       OPC_CheckType, MVT::i32,
/*34870*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34872*/       OPC_EmitConvertToTarget, 1,
/*34874*/       OPC_EmitInteger, MVT::i32, 14, 
/*34877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*34892*/     /*Scope*/ 30, /*->34923*/
/*34893*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*34895*/       OPC_MoveParent,
/*34896*/       OPC_CheckType, MVT::i32,
/*34898*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34900*/       OPC_EmitConvertToTarget, 1,
/*34902*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*34905*/       OPC_EmitInteger, MVT::i32, 14, 
/*34908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*34923*/     0, /*End of Scope*/
/*34924*/   /*Scope*/ 62, /*->34987*/
/*34925*/     OPC_CheckType, MVT::i32,
/*34927*/     OPC_Scope, 20, /*->34949*/ // 2 children in Scope
/*34929*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34931*/       OPC_EmitInteger, MVT::i32, 14, 
/*34934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34949*/     /*Scope*/ 36, /*->34986*/
/*34950*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34952*/       OPC_EmitInteger, MVT::i32, 14, 
/*34955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34958*/       OPC_Scope, 12, /*->34972*/ // 2 children in Scope
/*34960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*34972*/       /*Scope*/ 12, /*->34985*/
/*34973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*34985*/       0, /*End of Scope*/
/*34986*/     0, /*End of Scope*/
/*34987*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->35339
/*34992*/   OPC_RecordChild0, // #0 = $Rn
/*34993*/   OPC_Scope, 64|128,1/*192*/, /*->35188*/ // 5 children in Scope
/*34996*/     OPC_RecordChild1, // #1 = $shift
/*34997*/     OPC_Scope, 26|128,1/*154*/, /*->35154*/ // 2 children in Scope
/*35000*/       OPC_CheckType, MVT::i32,
/*35002*/       OPC_Scope, 98, /*->35102*/ // 2 children in Scope
/*35004*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35006*/         OPC_Scope, 23, /*->35031*/ // 4 children in Scope
/*35008*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*35011*/           OPC_EmitInteger, MVT::i32, 14, 
/*35014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35017*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35031*/         /*Scope*/ 23, /*->35055*/
/*35032*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*35035*/           OPC_EmitInteger, MVT::i32, 14, 
/*35038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35055*/         /*Scope*/ 22, /*->35078*/
/*35056*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*35059*/           OPC_EmitInteger, MVT::i32, 14, 
/*35062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35078*/         /*Scope*/ 22, /*->35101*/
/*35079*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*35082*/           OPC_EmitInteger, MVT::i32, 14, 
/*35085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35088*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35101*/         0, /*End of Scope*/
/*35102*/       /*Scope*/ 50, /*->35153*/
/*35103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35105*/         OPC_Scope, 22, /*->35129*/ // 2 children in Scope
/*35107*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35110*/           OPC_EmitInteger, MVT::i32, 14, 
/*35113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35116*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35129*/         /*Scope*/ 22, /*->35152*/
/*35130*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35133*/           OPC_EmitInteger, MVT::i32, 14, 
/*35136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35152*/         0, /*End of Scope*/
/*35153*/       0, /*End of Scope*/
/*35154*/     /*Scope*/ 32, /*->35187*/
/*35155*/       OPC_MoveChild, 1,
/*35157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35160*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35162*/       OPC_MoveParent,
/*35163*/       OPC_CheckType, MVT::i32,
/*35165*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35167*/       OPC_EmitConvertToTarget, 1,
/*35169*/       OPC_EmitInteger, MVT::i32, 14, 
/*35172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35187*/     0, /*End of Scope*/
/*35188*/   /*Scope*/ 33, /*->35222*/
/*35189*/     OPC_MoveChild, 0,
/*35191*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35194*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*35196*/     OPC_MoveParent,
/*35197*/     OPC_RecordChild1, // #1 = $Rn
/*35198*/     OPC_CheckType, MVT::i32,
/*35200*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35202*/     OPC_EmitConvertToTarget, 0,
/*35204*/     OPC_EmitInteger, MVT::i32, 14, 
/*35207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35222*/   /*Scope*/ 33, /*->35256*/
/*35223*/     OPC_RecordChild1, // #1 = $imm
/*35224*/     OPC_MoveChild, 1,
/*35226*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35229*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35231*/     OPC_MoveParent,
/*35232*/     OPC_CheckType, MVT::i32,
/*35234*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35236*/     OPC_EmitConvertToTarget, 1,
/*35238*/     OPC_EmitInteger, MVT::i32, 14, 
/*35241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*35256*/   /*Scope*/ 33, /*->35290*/
/*35257*/     OPC_MoveChild, 0,
/*35259*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35262*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35264*/     OPC_MoveParent,
/*35265*/     OPC_RecordChild1, // #1 = $Rn
/*35266*/     OPC_CheckType, MVT::i32,
/*35268*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35270*/     OPC_EmitConvertToTarget, 0,
/*35272*/     OPC_EmitInteger, MVT::i32, 14, 
/*35275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, GPRnopc:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*35290*/   /*Scope*/ 47, /*->35338*/
/*35291*/     OPC_RecordChild1, // #1 = $Rm
/*35292*/     OPC_CheckType, MVT::i32,
/*35294*/     OPC_Scope, 20, /*->35316*/ // 2 children in Scope
/*35296*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35298*/       OPC_EmitInteger, MVT::i32, 14, 
/*35301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35316*/     /*Scope*/ 20, /*->35337*/
/*35317*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35319*/       OPC_EmitInteger, MVT::i32, 14, 
/*35322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*35337*/     0, /*End of Scope*/
/*35338*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 112|128,2/*368*/,  TARGET_VAL(ARMISD::ADDE),// ->35711
/*35343*/   OPC_RecordChild0, // #0 = $Rn
/*35344*/   OPC_RecordChild1, // #1 = $shift
/*35345*/   OPC_Scope, 103, /*->35450*/ // 3 children in Scope
/*35347*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*35348*/     OPC_CheckType, MVT::i32,
/*35350*/     OPC_Scope, 65, /*->35417*/ // 2 children in Scope
/*35352*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35354*/       OPC_Scope, 30, /*->35386*/ // 2 children in Scope
/*35356*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*35359*/         OPC_EmitInteger, MVT::i32, 14, 
/*35362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*35386*/       /*Scope*/ 29, /*->35416*/
/*35387*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*35390*/         OPC_EmitInteger, MVT::i32, 14, 
/*35393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35399*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35416*/       0, /*End of Scope*/
/*35417*/     /*Scope*/ 31, /*->35449*/
/*35418*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35420*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*35423*/       OPC_EmitInteger, MVT::i32, 14, 
/*35426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35432*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35449*/     0, /*End of Scope*/
/*35450*/   /*Scope*/ 68|128,1/*196*/, /*->35648*/
/*35452*/     OPC_MoveChild, 1,
/*35454*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35457*/     OPC_Scope, 38, /*->35497*/ // 5 children in Scope
/*35459*/       OPC_CheckPredicate, 72, // Predicate_imm0_255_not
/*35461*/       OPC_MoveParent,
/*35462*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35463*/       OPC_CheckType, MVT::i32,
/*35465*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35467*/       OPC_EmitConvertToTarget, 1,
/*35469*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*35472*/       OPC_EmitInteger, MVT::i32, 14, 
/*35475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35481*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*35497*/     /*Scope*/ 35, /*->35533*/
/*35498*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35500*/       OPC_MoveParent,
/*35501*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35502*/       OPC_CheckType, MVT::i32,
/*35504*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35506*/       OPC_EmitConvertToTarget, 1,
/*35508*/       OPC_EmitInteger, MVT::i32, 14, 
/*35511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35517*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35533*/     /*Scope*/ 38, /*->35572*/
/*35534*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*35536*/       OPC_MoveParent,
/*35537*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35538*/       OPC_CheckType, MVT::i32,
/*35540*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35542*/       OPC_EmitConvertToTarget, 1,
/*35544*/       OPC_EmitNodeXForm, 10, 3, // so_imm_not_XFORM
/*35547*/       OPC_EmitInteger, MVT::i32, 14, 
/*35550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35556*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*35572*/     /*Scope*/ 35, /*->35608*/
/*35573*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35575*/       OPC_MoveParent,
/*35576*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35577*/       OPC_CheckType, MVT::i32,
/*35579*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35581*/       OPC_EmitConvertToTarget, 1,
/*35583*/       OPC_EmitInteger, MVT::i32, 14, 
/*35586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35592*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35608*/     /*Scope*/ 38, /*->35647*/
/*35609*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*35611*/       OPC_MoveParent,
/*35612*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35613*/       OPC_CheckType, MVT::i32,
/*35615*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35617*/       OPC_EmitConvertToTarget, 1,
/*35619*/       OPC_EmitNodeXForm, 9, 3, // t2_so_imm_not_XFORM
/*35622*/       OPC_EmitInteger, MVT::i32, 14, 
/*35625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35631*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*35647*/     0, /*End of Scope*/
/*35648*/   /*Scope*/ 61, /*->35710*/
/*35649*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*35650*/     OPC_CheckType, MVT::i32,
/*35652*/     OPC_Scope, 27, /*->35681*/ // 2 children in Scope
/*35654*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35656*/       OPC_EmitInteger, MVT::i32, 14, 
/*35659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35665*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35681*/     /*Scope*/ 27, /*->35709*/
/*35682*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35684*/       OPC_EmitInteger, MVT::i32, 14, 
/*35687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35693*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35709*/     0, /*End of Scope*/
/*35710*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->36079
/*35715*/   OPC_RecordChild0, // #0 = $Rn
/*35716*/   OPC_Scope, 82|128,1/*210*/, /*->35929*/ // 3 children in Scope
/*35719*/     OPC_RecordChild1, // #1 = $shift
/*35720*/     OPC_Scope, 36|128,1/*164*/, /*->35887*/ // 2 children in Scope
/*35723*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35724*/       OPC_CheckType, MVT::i32,
/*35726*/       OPC_Scope, 126, /*->35854*/ // 2 children in Scope
/*35728*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35730*/         OPC_Scope, 30, /*->35762*/ // 4 children in Scope
/*35732*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*35735*/           OPC_EmitInteger, MVT::i32, 14, 
/*35738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35744*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*35762*/         /*Scope*/ 30, /*->35793*/
/*35763*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*35766*/           OPC_EmitInteger, MVT::i32, 14, 
/*35769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35772*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35775*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35778*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35793*/         /*Scope*/ 29, /*->35823*/
/*35794*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*35797*/           OPC_EmitInteger, MVT::i32, 14, 
/*35800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35806*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35809*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35823*/         /*Scope*/ 29, /*->35853*/
/*35824*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*35827*/           OPC_EmitInteger, MVT::i32, 14, 
/*35830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35836*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35853*/         0, /*End of Scope*/
/*35854*/       /*Scope*/ 31, /*->35886*/
/*35855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35857*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*35860*/         OPC_EmitInteger, MVT::i32, 14, 
/*35863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35869*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35886*/       0, /*End of Scope*/
/*35887*/     /*Scope*/ 40, /*->35928*/
/*35888*/       OPC_MoveChild, 1,
/*35890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35893*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35895*/       OPC_MoveParent,
/*35896*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35897*/       OPC_CheckType, MVT::i32,
/*35899*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35901*/       OPC_EmitConvertToTarget, 1,
/*35903*/       OPC_EmitInteger, MVT::i32, 14, 
/*35906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35912*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35928*/     0, /*End of Scope*/
/*35929*/   /*Scope*/ 41, /*->35971*/
/*35930*/     OPC_MoveChild, 0,
/*35932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35935*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*35937*/     OPC_MoveParent,
/*35938*/     OPC_RecordChild1, // #1 = $Rn
/*35939*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*35940*/     OPC_CheckType, MVT::i32,
/*35942*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35944*/     OPC_EmitConvertToTarget, 0,
/*35946*/     OPC_EmitInteger, MVT::i32, 14, 
/*35949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35955*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*35958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35971*/   /*Scope*/ 106, /*->36078*/
/*35972*/     OPC_RecordChild1, // #1 = $imm
/*35973*/     OPC_Scope, 40, /*->36015*/ // 2 children in Scope
/*35975*/       OPC_MoveChild, 1,
/*35977*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35980*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35982*/       OPC_MoveParent,
/*35983*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*35984*/       OPC_CheckType, MVT::i32,
/*35986*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35988*/       OPC_EmitConvertToTarget, 1,
/*35990*/       OPC_EmitInteger, MVT::i32, 14, 
/*35993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35999*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*36002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36015*/     /*Scope*/ 61, /*->36077*/
/*36016*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*36017*/       OPC_CheckType, MVT::i32,
/*36019*/       OPC_Scope, 27, /*->36048*/ // 2 children in Scope
/*36021*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36023*/         OPC_EmitInteger, MVT::i32, 14, 
/*36026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36032*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*36035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36048*/       /*Scope*/ 27, /*->36076*/
/*36049*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36051*/         OPC_EmitInteger, MVT::i32, 14, 
/*36054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36060*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*36063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36076*/       0, /*End of Scope*/
/*36077*/     0, /*End of Scope*/
/*36078*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::CMP),// ->36306
/*36083*/   OPC_RecordChild0, // #0 = $Rn
/*36084*/   OPC_CheckChild0Type, MVT::i32,
/*36086*/   OPC_RecordChild1, // #1 = $shift
/*36087*/   OPC_Scope, 49, /*->36138*/ // 6 children in Scope
/*36089*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36091*/     OPC_Scope, 22, /*->36115*/ // 2 children in Scope
/*36093*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36096*/       OPC_EmitInteger, MVT::i32, 14, 
/*36099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*36115*/     /*Scope*/ 21, /*->36137*/
/*36116*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36119*/       OPC_EmitInteger, MVT::i32, 14, 
/*36122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36137*/     0, /*End of Scope*/
/*36138*/   /*Scope*/ 23, /*->36162*/
/*36139*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36141*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36144*/     OPC_EmitInteger, MVT::i32, 14, 
/*36147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36162*/   /*Scope*/ 82, /*->36245*/
/*36163*/     OPC_MoveChild, 1,
/*36165*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36168*/     OPC_Scope, 24, /*->36194*/ // 3 children in Scope
/*36170*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36172*/       OPC_MoveParent,
/*36173*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36175*/       OPC_EmitConvertToTarget, 1,
/*36177*/       OPC_EmitInteger, MVT::i32, 14, 
/*36180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36194*/     /*Scope*/ 24, /*->36219*/
/*36195*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*36197*/       OPC_MoveParent,
/*36198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36200*/       OPC_EmitConvertToTarget, 1,
/*36202*/       OPC_EmitInteger, MVT::i32, 14, 
/*36205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*36219*/     /*Scope*/ 24, /*->36244*/
/*36220*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36222*/       OPC_MoveParent,
/*36223*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36225*/       OPC_EmitConvertToTarget, 1,
/*36227*/       OPC_EmitInteger, MVT::i32, 14, 
/*36230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*36244*/     0, /*End of Scope*/
/*36245*/   /*Scope*/ 19, /*->36265*/
/*36246*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36248*/     OPC_EmitInteger, MVT::i32, 14, 
/*36251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36265*/   /*Scope*/ 19, /*->36285*/
/*36266*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36268*/     OPC_EmitInteger, MVT::i32, 14, 
/*36271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36285*/   /*Scope*/ 19, /*->36305*/
/*36286*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36288*/     OPC_EmitInteger, MVT::i32, 14, 
/*36291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36305*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->36502
/*36310*/   OPC_Scope, 58, /*->36370*/ // 2 children in Scope
/*36312*/     OPC_RecordNode, // #0 = $src
/*36313*/     OPC_CheckType, MVT::i32,
/*36315*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36317*/     OPC_Scope, 25, /*->36344*/ // 2 children in Scope
/*36319*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*36322*/       OPC_EmitInteger, MVT::i32, 14, 
/*36325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*36344*/     /*Scope*/ 24, /*->36369*/
/*36345*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*36348*/       OPC_EmitInteger, MVT::i32, 14, 
/*36351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*36369*/     0, /*End of Scope*/
/*36370*/   /*Scope*/ 1|128,1/*129*/, /*->36501*/
/*36372*/     OPC_RecordChild0, // #0 = $Rm
/*36373*/     OPC_RecordChild1, // #1 = $imm
/*36374*/     OPC_Scope, 69, /*->36445*/ // 2 children in Scope
/*36376*/       OPC_MoveChild, 1,
/*36378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36381*/       OPC_CheckType, MVT::i32,
/*36383*/       OPC_Scope, 30, /*->36415*/ // 2 children in Scope
/*36385*/         OPC_CheckPredicate, 64, // Predicate_imm0_31
/*36387*/         OPC_MoveParent,
/*36388*/         OPC_CheckType, MVT::i32,
/*36390*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36392*/         OPC_EmitConvertToTarget, 1,
/*36394*/         OPC_EmitInteger, MVT::i32, 14, 
/*36397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*36415*/       /*Scope*/ 28, /*->36444*/
/*36416*/         OPC_MoveParent,
/*36417*/         OPC_CheckType, MVT::i32,
/*36419*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36421*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36424*/         OPC_EmitConvertToTarget, 1,
/*36426*/         OPC_EmitInteger, MVT::i32, 14, 
/*36429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*36444*/       0, /*End of Scope*/
/*36445*/     /*Scope*/ 54, /*->36500*/
/*36446*/       OPC_CheckChild1Type, MVT::i32,
/*36448*/       OPC_CheckType, MVT::i32,
/*36450*/       OPC_Scope, 23, /*->36475*/ // 2 children in Scope
/*36452*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36454*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36457*/         OPC_EmitInteger, MVT::i32, 14, 
/*36460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36475*/       /*Scope*/ 23, /*->36499*/
/*36476*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36478*/         OPC_EmitInteger, MVT::i32, 14, 
/*36481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36499*/       0, /*End of Scope*/
/*36500*/     0, /*End of Scope*/
/*36501*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->36701
/*36506*/   OPC_Scope, 58, /*->36566*/ // 2 children in Scope
/*36508*/     OPC_RecordNode, // #0 = $src
/*36509*/     OPC_CheckType, MVT::i32,
/*36511*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36513*/     OPC_Scope, 25, /*->36540*/ // 2 children in Scope
/*36515*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*36518*/       OPC_EmitInteger, MVT::i32, 14, 
/*36521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*36540*/     /*Scope*/ 24, /*->36565*/
/*36541*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*36544*/       OPC_EmitInteger, MVT::i32, 14, 
/*36547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*36565*/     0, /*End of Scope*/
/*36566*/   /*Scope*/ 4|128,1/*132*/, /*->36700*/
/*36568*/     OPC_RecordChild0, // #0 = $Rm
/*36569*/     OPC_RecordChild1, // #1 = $imm5
/*36570*/     OPC_Scope, 72, /*->36644*/ // 2 children in Scope
/*36572*/       OPC_MoveChild, 1,
/*36574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36577*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*36579*/       OPC_CheckType, MVT::i32,
/*36581*/       OPC_MoveParent,
/*36582*/       OPC_CheckType, MVT::i32,
/*36584*/       OPC_Scope, 28, /*->36614*/ // 2 children in Scope
/*36586*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36588*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36591*/         OPC_EmitConvertToTarget, 1,
/*36593*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*36596*/         OPC_EmitInteger, MVT::i32, 14, 
/*36599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*36614*/       /*Scope*/ 28, /*->36643*/
/*36615*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36617*/         OPC_EmitConvertToTarget, 1,
/*36619*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*36622*/         OPC_EmitInteger, MVT::i32, 14, 
/*36625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*36643*/       0, /*End of Scope*/
/*36644*/     /*Scope*/ 54, /*->36699*/
/*36645*/       OPC_CheckChild1Type, MVT::i32,
/*36647*/       OPC_CheckType, MVT::i32,
/*36649*/       OPC_Scope, 23, /*->36674*/ // 2 children in Scope
/*36651*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36653*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36656*/         OPC_EmitInteger, MVT::i32, 14, 
/*36659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36674*/       /*Scope*/ 23, /*->36698*/
/*36675*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36677*/         OPC_EmitInteger, MVT::i32, 14, 
/*36680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36698*/       0, /*End of Scope*/
/*36699*/     0, /*End of Scope*/
/*36700*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->47405
/*36705*/   OPC_MoveChild, 0,
/*36707*/   OPC_Scope, 65, /*->36774*/ // 76 children in Scope
/*36709*/     OPC_CheckInteger, 119, 
/*36711*/     OPC_MoveParent,
/*36712*/     OPC_RecordChild1, // #0 = $a
/*36713*/     OPC_RecordChild2, // #1 = $pos
/*36714*/     OPC_MoveChild, 2,
/*36716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36719*/     OPC_MoveParent,
/*36720*/     OPC_Scope, 25, /*->36747*/ // 2 children in Scope
/*36722*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*36724*/       OPC_EmitConvertToTarget, 1,
/*36726*/       OPC_EmitInteger, MVT::i32, 0, 
/*36729*/       OPC_EmitInteger, MVT::i32, 14, 
/*36732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*36747*/     /*Scope*/ 25, /*->36773*/
/*36748*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36750*/       OPC_EmitConvertToTarget, 1,
/*36752*/       OPC_EmitInteger, MVT::i32, 0, 
/*36755*/       OPC_EmitInteger, MVT::i32, 14, 
/*36758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*36773*/     0, /*End of Scope*/
/*36774*/   /*Scope*/ 65, /*->36840*/
/*36775*/     OPC_CheckInteger, 122, 
/*36777*/     OPC_MoveParent,
/*36778*/     OPC_RecordChild1, // #0 = $a
/*36779*/     OPC_RecordChild2, // #1 = $pos
/*36780*/     OPC_MoveChild, 2,
/*36782*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36785*/     OPC_MoveParent,
/*36786*/     OPC_Scope, 25, /*->36813*/ // 2 children in Scope
/*36788*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*36790*/       OPC_EmitConvertToTarget, 1,
/*36792*/       OPC_EmitInteger, MVT::i32, 0, 
/*36795*/       OPC_EmitInteger, MVT::i32, 14, 
/*36798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*36813*/     /*Scope*/ 25, /*->36839*/
/*36814*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36816*/       OPC_EmitConvertToTarget, 1,
/*36818*/       OPC_EmitInteger, MVT::i32, 0, 
/*36821*/       OPC_EmitInteger, MVT::i32, 14, 
/*36824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*36839*/     0, /*End of Scope*/
/*36840*/   /*Scope*/ 47, /*->36888*/
/*36841*/     OPC_CheckInteger, 116, 
/*36843*/     OPC_MoveParent,
/*36844*/     OPC_RecordChild1, // #0 = $Rm
/*36845*/     OPC_RecordChild2, // #1 = $Rn
/*36846*/     OPC_Scope, 19, /*->36867*/ // 2 children in Scope
/*36848*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36850*/       OPC_EmitInteger, MVT::i32, 14, 
/*36853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*36867*/     /*Scope*/ 19, /*->36887*/
/*36868*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*36870*/       OPC_EmitInteger, MVT::i32, 14, 
/*36873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36887*/     0, /*End of Scope*/
/*36888*/   /*Scope*/ 47, /*->36936*/
/*36889*/     OPC_CheckInteger, 117, 
/*36891*/     OPC_MoveParent,
/*36892*/     OPC_RecordChild1, // #0 = $Rm
/*36893*/     OPC_RecordChild2, // #1 = $Rn
/*36894*/     OPC_Scope, 19, /*->36915*/ // 2 children in Scope
/*36896*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36898*/       OPC_EmitInteger, MVT::i32, 14, 
/*36901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*36915*/     /*Scope*/ 19, /*->36935*/
/*36916*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*36918*/       OPC_EmitInteger, MVT::i32, 14, 
/*36921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36935*/     0, /*End of Scope*/
/*36936*/   /*Scope*/ 20, /*->36957*/
/*36937*/     OPC_CheckInteger, 5, 
/*36939*/     OPC_MoveParent,
/*36940*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*36942*/     OPC_EmitInteger, MVT::i32, 14, 
/*36945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*36957*/   /*Scope*/ 48, /*->37006*/
/*36958*/     OPC_CheckInteger, 123, 
/*36960*/     OPC_MoveParent,
/*36961*/     OPC_RecordChild1, // #0 = $Dm
/*36962*/     OPC_Scope, 20, /*->36984*/ // 2 children in Scope
/*36964*/       OPC_CheckChild1Type, MVT::f64,
/*36966*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*36968*/       OPC_EmitInteger, MVT::i32, 14, 
/*36971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*36984*/     /*Scope*/ 20, /*->37005*/
/*36985*/       OPC_CheckChild1Type, MVT::f32,
/*36987*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*36989*/       OPC_EmitInteger, MVT::i32, 14, 
/*36992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*37005*/     0, /*End of Scope*/
/*37006*/   /*Scope*/ 48, /*->37055*/
/*37007*/     OPC_CheckInteger, 124, 
/*37009*/     OPC_MoveParent,
/*37010*/     OPC_RecordChild1, // #0 = $Dm
/*37011*/     OPC_Scope, 20, /*->37033*/ // 2 children in Scope
/*37013*/       OPC_CheckChild1Type, MVT::f64,
/*37015*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*37017*/       OPC_EmitInteger, MVT::i32, 14, 
/*37020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*37033*/     /*Scope*/ 20, /*->37054*/
/*37034*/       OPC_CheckChild1Type, MVT::f32,
/*37036*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*37038*/       OPC_EmitInteger, MVT::i32, 14, 
/*37041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*37054*/     0, /*End of Scope*/
/*37055*/   /*Scope*/ 55|128,5/*695*/, /*->37752*/
/*37057*/     OPC_CheckInteger, 63, 
/*37059*/     OPC_MoveParent,
/*37060*/     OPC_Scope, 55|128,1/*183*/, /*->37246*/ // 5 children in Scope
/*37063*/       OPC_RecordChild1, // #0 = $Vn
/*37064*/       OPC_Scope, 44, /*->37110*/ // 4 children in Scope
/*37066*/         OPC_CheckChild1Type, MVT::v4i16,
/*37068*/         OPC_MoveChild, 2,
/*37070*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37073*/         OPC_RecordChild0, // #1 = $Vm
/*37074*/         OPC_CheckChild0Type, MVT::v4i16,
/*37076*/         OPC_RecordChild1, // #2 = $lane
/*37077*/         OPC_MoveChild, 1,
/*37079*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37082*/         OPC_MoveParent,
/*37083*/         OPC_CheckType, MVT::v4i16,
/*37085*/         OPC_MoveParent,
/*37086*/         OPC_CheckType, MVT::v4i16,
/*37088*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37090*/         OPC_EmitConvertToTarget, 2,
/*37092*/         OPC_EmitInteger, MVT::i32, 14, 
/*37095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37110*/       /*Scope*/ 44, /*->37155*/
/*37111*/         OPC_CheckChild1Type, MVT::v2i32,
/*37113*/         OPC_MoveChild, 2,
/*37115*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37118*/         OPC_RecordChild0, // #1 = $Vm
/*37119*/         OPC_CheckChild0Type, MVT::v2i32,
/*37121*/         OPC_RecordChild1, // #2 = $lane
/*37122*/         OPC_MoveChild, 1,
/*37124*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37127*/         OPC_MoveParent,
/*37128*/         OPC_CheckType, MVT::v2i32,
/*37130*/         OPC_MoveParent,
/*37131*/         OPC_CheckType, MVT::v2i32,
/*37133*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37135*/         OPC_EmitConvertToTarget, 2,
/*37137*/         OPC_EmitInteger, MVT::i32, 14, 
/*37140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37155*/       /*Scope*/ 44, /*->37200*/
/*37156*/         OPC_CheckChild1Type, MVT::v8i16,
/*37158*/         OPC_MoveChild, 2,
/*37160*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37163*/         OPC_RecordChild0, // #1 = $Vm
/*37164*/         OPC_CheckChild0Type, MVT::v4i16,
/*37166*/         OPC_RecordChild1, // #2 = $lane
/*37167*/         OPC_MoveChild, 1,
/*37169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37172*/         OPC_MoveParent,
/*37173*/         OPC_CheckType, MVT::v8i16,
/*37175*/         OPC_MoveParent,
/*37176*/         OPC_CheckType, MVT::v8i16,
/*37178*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37180*/         OPC_EmitConvertToTarget, 2,
/*37182*/         OPC_EmitInteger, MVT::i32, 14, 
/*37185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37200*/       /*Scope*/ 44, /*->37245*/
/*37201*/         OPC_CheckChild1Type, MVT::v4i32,
/*37203*/         OPC_MoveChild, 2,
/*37205*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37208*/         OPC_RecordChild0, // #1 = $Vm
/*37209*/         OPC_CheckChild0Type, MVT::v2i32,
/*37211*/         OPC_RecordChild1, // #2 = $lane
/*37212*/         OPC_MoveChild, 1,
/*37214*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37217*/         OPC_MoveParent,
/*37218*/         OPC_CheckType, MVT::v4i32,
/*37220*/         OPC_MoveParent,
/*37221*/         OPC_CheckType, MVT::v4i32,
/*37223*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37225*/         OPC_EmitConvertToTarget, 2,
/*37227*/         OPC_EmitInteger, MVT::i32, 14, 
/*37230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37245*/       0, /*End of Scope*/
/*37246*/     /*Scope*/ 24|128,1/*152*/, /*->37400*/
/*37248*/       OPC_MoveChild, 1,
/*37250*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37253*/       OPC_RecordChild0, // #0 = $Vm
/*37254*/       OPC_Scope, 71, /*->37327*/ // 2 children in Scope
/*37256*/         OPC_CheckChild0Type, MVT::v4i16,
/*37258*/         OPC_RecordChild1, // #1 = $lane
/*37259*/         OPC_MoveChild, 1,
/*37261*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37264*/         OPC_MoveParent,
/*37265*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->37296
/*37268*/           OPC_MoveParent,
/*37269*/           OPC_RecordChild2, // #2 = $Vn
/*37270*/           OPC_CheckChild2Type, MVT::v4i16,
/*37272*/           OPC_CheckType, MVT::v4i16,
/*37274*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37276*/           OPC_EmitConvertToTarget, 1,
/*37278*/           OPC_EmitInteger, MVT::i32, 14, 
/*37281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37284*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 63:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->37326
/*37298*/           OPC_MoveParent,
/*37299*/           OPC_RecordChild2, // #2 = $Vn
/*37300*/           OPC_CheckChild2Type, MVT::v8i16,
/*37302*/           OPC_CheckType, MVT::v8i16,
/*37304*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37306*/           OPC_EmitConvertToTarget, 1,
/*37308*/           OPC_EmitInteger, MVT::i32, 14, 
/*37311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*37327*/       /*Scope*/ 71, /*->37399*/
/*37328*/         OPC_CheckChild0Type, MVT::v2i32,
/*37330*/         OPC_RecordChild1, // #1 = $lane
/*37331*/         OPC_MoveChild, 1,
/*37333*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37336*/         OPC_MoveParent,
/*37337*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->37368
/*37340*/           OPC_MoveParent,
/*37341*/           OPC_RecordChild2, // #2 = $Vn
/*37342*/           OPC_CheckChild2Type, MVT::v2i32,
/*37344*/           OPC_CheckType, MVT::v2i32,
/*37346*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37348*/           OPC_EmitConvertToTarget, 1,
/*37350*/           OPC_EmitInteger, MVT::i32, 14, 
/*37353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 63:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->37398
/*37370*/           OPC_MoveParent,
/*37371*/           OPC_RecordChild2, // #2 = $Vn
/*37372*/           OPC_CheckChild2Type, MVT::v4i32,
/*37374*/           OPC_CheckType, MVT::v4i32,
/*37376*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37378*/           OPC_EmitConvertToTarget, 1,
/*37380*/           OPC_EmitInteger, MVT::i32, 14, 
/*37383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*37399*/       0, /*End of Scope*/
/*37400*/     /*Scope*/ 123, /*->37524*/
/*37401*/       OPC_RecordChild1, // #0 = $src1
/*37402*/       OPC_Scope, 59, /*->37463*/ // 2 children in Scope
/*37404*/         OPC_CheckChild1Type, MVT::v8i16,
/*37406*/         OPC_MoveChild, 2,
/*37408*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37411*/         OPC_RecordChild0, // #1 = $src2
/*37412*/         OPC_CheckChild0Type, MVT::v8i16,
/*37414*/         OPC_RecordChild1, // #2 = $lane
/*37415*/         OPC_MoveChild, 1,
/*37417*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37420*/         OPC_MoveParent,
/*37421*/         OPC_CheckType, MVT::v8i16,
/*37423*/         OPC_MoveParent,
/*37424*/         OPC_CheckType, MVT::v8i16,
/*37426*/         OPC_EmitConvertToTarget, 2,
/*37428*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*37431*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*37440*/         OPC_EmitConvertToTarget, 2,
/*37442*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*37445*/         OPC_EmitInteger, MVT::i32, 14, 
/*37448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37463*/       /*Scope*/ 59, /*->37523*/
/*37464*/         OPC_CheckChild1Type, MVT::v4i32,
/*37466*/         OPC_MoveChild, 2,
/*37468*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37471*/         OPC_RecordChild0, // #1 = $src2
/*37472*/         OPC_CheckChild0Type, MVT::v4i32,
/*37474*/         OPC_RecordChild1, // #2 = $lane
/*37475*/         OPC_MoveChild, 1,
/*37477*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37480*/         OPC_MoveParent,
/*37481*/         OPC_CheckType, MVT::v4i32,
/*37483*/         OPC_MoveParent,
/*37484*/         OPC_CheckType, MVT::v4i32,
/*37486*/         OPC_EmitConvertToTarget, 2,
/*37488*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*37491*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*37500*/         OPC_EmitConvertToTarget, 2,
/*37502*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*37505*/         OPC_EmitInteger, MVT::i32, 14, 
/*37508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37523*/       0, /*End of Scope*/
/*37524*/     /*Scope*/ 118, /*->37643*/
/*37525*/       OPC_MoveChild, 1,
/*37527*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37530*/       OPC_RecordChild0, // #0 = $src2
/*37531*/       OPC_Scope, 54, /*->37587*/ // 2 children in Scope
/*37533*/         OPC_CheckChild0Type, MVT::v8i16,
/*37535*/         OPC_RecordChild1, // #1 = $lane
/*37536*/         OPC_MoveChild, 1,
/*37538*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37541*/         OPC_MoveParent,
/*37542*/         OPC_CheckType, MVT::v8i16,
/*37544*/         OPC_MoveParent,
/*37545*/         OPC_RecordChild2, // #2 = $src1
/*37546*/         OPC_CheckChild2Type, MVT::v8i16,
/*37548*/         OPC_CheckType, MVT::v8i16,
/*37550*/         OPC_EmitConvertToTarget, 1,
/*37552*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*37555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*37564*/         OPC_EmitConvertToTarget, 1,
/*37566*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*37569*/         OPC_EmitInteger, MVT::i32, 14, 
/*37572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37587*/       /*Scope*/ 54, /*->37642*/
/*37588*/         OPC_CheckChild0Type, MVT::v4i32,
/*37590*/         OPC_RecordChild1, // #1 = $lane
/*37591*/         OPC_MoveChild, 1,
/*37593*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37596*/         OPC_MoveParent,
/*37597*/         OPC_CheckType, MVT::v4i32,
/*37599*/         OPC_MoveParent,
/*37600*/         OPC_RecordChild2, // #2 = $src1
/*37601*/         OPC_CheckChild2Type, MVT::v4i32,
/*37603*/         OPC_CheckType, MVT::v4i32,
/*37605*/         OPC_EmitConvertToTarget, 1,
/*37607*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*37610*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*37619*/         OPC_EmitConvertToTarget, 1,
/*37621*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*37624*/         OPC_EmitInteger, MVT::i32, 14, 
/*37627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37642*/       0, /*End of Scope*/
/*37643*/     /*Scope*/ 107, /*->37751*/
/*37644*/       OPC_RecordChild1, // #0 = $Vn
/*37645*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->37672
/*37648*/         OPC_CheckChild1Type, MVT::v4i16,
/*37650*/         OPC_RecordChild2, // #1 = $Vm
/*37651*/         OPC_CheckChild2Type, MVT::v4i16,
/*37653*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37655*/         OPC_EmitInteger, MVT::i32, 14, 
/*37658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->37698
/*37674*/         OPC_CheckChild1Type, MVT::v2i32,
/*37676*/         OPC_RecordChild2, // #1 = $Vm
/*37677*/         OPC_CheckChild2Type, MVT::v2i32,
/*37679*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37681*/         OPC_EmitInteger, MVT::i32, 14, 
/*37684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->37724
/*37700*/         OPC_CheckChild1Type, MVT::v8i16,
/*37702*/         OPC_RecordChild2, // #1 = $Vm
/*37703*/         OPC_CheckChild2Type, MVT::v8i16,
/*37705*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37707*/         OPC_EmitInteger, MVT::i32, 14, 
/*37710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->37750
/*37726*/         OPC_CheckChild1Type, MVT::v4i32,
/*37728*/         OPC_RecordChild2, // #1 = $Vm
/*37729*/         OPC_CheckChild2Type, MVT::v4i32,
/*37731*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37733*/         OPC_EmitInteger, MVT::i32, 14, 
/*37736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*37751*/     0, /*End of Scope*/
/*37752*/   /*Scope*/ 55|128,5/*695*/, /*->38449*/
/*37754*/     OPC_CheckInteger, 69, 
/*37756*/     OPC_MoveParent,
/*37757*/     OPC_Scope, 55|128,1/*183*/, /*->37943*/ // 5 children in Scope
/*37760*/       OPC_RecordChild1, // #0 = $Vn
/*37761*/       OPC_Scope, 44, /*->37807*/ // 4 children in Scope
/*37763*/         OPC_CheckChild1Type, MVT::v4i16,
/*37765*/         OPC_MoveChild, 2,
/*37767*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37770*/         OPC_RecordChild0, // #1 = $Vm
/*37771*/         OPC_CheckChild0Type, MVT::v4i16,
/*37773*/         OPC_RecordChild1, // #2 = $lane
/*37774*/         OPC_MoveChild, 1,
/*37776*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37779*/         OPC_MoveParent,
/*37780*/         OPC_CheckType, MVT::v4i16,
/*37782*/         OPC_MoveParent,
/*37783*/         OPC_CheckType, MVT::v4i16,
/*37785*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37787*/         OPC_EmitConvertToTarget, 2,
/*37789*/         OPC_EmitInteger, MVT::i32, 14, 
/*37792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37807*/       /*Scope*/ 44, /*->37852*/
/*37808*/         OPC_CheckChild1Type, MVT::v2i32,
/*37810*/         OPC_MoveChild, 2,
/*37812*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37815*/         OPC_RecordChild0, // #1 = $Vm
/*37816*/         OPC_CheckChild0Type, MVT::v2i32,
/*37818*/         OPC_RecordChild1, // #2 = $lane
/*37819*/         OPC_MoveChild, 1,
/*37821*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37824*/         OPC_MoveParent,
/*37825*/         OPC_CheckType, MVT::v2i32,
/*37827*/         OPC_MoveParent,
/*37828*/         OPC_CheckType, MVT::v2i32,
/*37830*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37832*/         OPC_EmitConvertToTarget, 2,
/*37834*/         OPC_EmitInteger, MVT::i32, 14, 
/*37837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37852*/       /*Scope*/ 44, /*->37897*/
/*37853*/         OPC_CheckChild1Type, MVT::v8i16,
/*37855*/         OPC_MoveChild, 2,
/*37857*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37860*/         OPC_RecordChild0, // #1 = $Vm
/*37861*/         OPC_CheckChild0Type, MVT::v4i16,
/*37863*/         OPC_RecordChild1, // #2 = $lane
/*37864*/         OPC_MoveChild, 1,
/*37866*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37869*/         OPC_MoveParent,
/*37870*/         OPC_CheckType, MVT::v8i16,
/*37872*/         OPC_MoveParent,
/*37873*/         OPC_CheckType, MVT::v8i16,
/*37875*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37877*/         OPC_EmitConvertToTarget, 2,
/*37879*/         OPC_EmitInteger, MVT::i32, 14, 
/*37882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37897*/       /*Scope*/ 44, /*->37942*/
/*37898*/         OPC_CheckChild1Type, MVT::v4i32,
/*37900*/         OPC_MoveChild, 2,
/*37902*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37905*/         OPC_RecordChild0, // #1 = $Vm
/*37906*/         OPC_CheckChild0Type, MVT::v2i32,
/*37908*/         OPC_RecordChild1, // #2 = $lane
/*37909*/         OPC_MoveChild, 1,
/*37911*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37914*/         OPC_MoveParent,
/*37915*/         OPC_CheckType, MVT::v4i32,
/*37917*/         OPC_MoveParent,
/*37918*/         OPC_CheckType, MVT::v4i32,
/*37920*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37922*/         OPC_EmitConvertToTarget, 2,
/*37924*/         OPC_EmitInteger, MVT::i32, 14, 
/*37927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37942*/       0, /*End of Scope*/
/*37943*/     /*Scope*/ 24|128,1/*152*/, /*->38097*/
/*37945*/       OPC_MoveChild, 1,
/*37947*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37950*/       OPC_RecordChild0, // #0 = $Vm
/*37951*/       OPC_Scope, 71, /*->38024*/ // 2 children in Scope
/*37953*/         OPC_CheckChild0Type, MVT::v4i16,
/*37955*/         OPC_RecordChild1, // #1 = $lane
/*37956*/         OPC_MoveChild, 1,
/*37958*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37961*/         OPC_MoveParent,
/*37962*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->37993
/*37965*/           OPC_MoveParent,
/*37966*/           OPC_RecordChild2, // #2 = $Vn
/*37967*/           OPC_CheckChild2Type, MVT::v4i16,
/*37969*/           OPC_CheckType, MVT::v4i16,
/*37971*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37973*/           OPC_EmitConvertToTarget, 1,
/*37975*/           OPC_EmitInteger, MVT::i32, 14, 
/*37978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 69:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->38023
/*37995*/           OPC_MoveParent,
/*37996*/           OPC_RecordChild2, // #2 = $Vn
/*37997*/           OPC_CheckChild2Type, MVT::v8i16,
/*37999*/           OPC_CheckType, MVT::v8i16,
/*38001*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38003*/           OPC_EmitConvertToTarget, 1,
/*38005*/           OPC_EmitInteger, MVT::i32, 14, 
/*38008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*38024*/       /*Scope*/ 71, /*->38096*/
/*38025*/         OPC_CheckChild0Type, MVT::v2i32,
/*38027*/         OPC_RecordChild1, // #1 = $lane
/*38028*/         OPC_MoveChild, 1,
/*38030*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38033*/         OPC_MoveParent,
/*38034*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->38065
/*38037*/           OPC_MoveParent,
/*38038*/           OPC_RecordChild2, // #2 = $Vn
/*38039*/           OPC_CheckChild2Type, MVT::v2i32,
/*38041*/           OPC_CheckType, MVT::v2i32,
/*38043*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38045*/           OPC_EmitConvertToTarget, 1,
/*38047*/           OPC_EmitInteger, MVT::i32, 14, 
/*38050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38053*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 69:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->38095
/*38067*/           OPC_MoveParent,
/*38068*/           OPC_RecordChild2, // #2 = $Vn
/*38069*/           OPC_CheckChild2Type, MVT::v4i32,
/*38071*/           OPC_CheckType, MVT::v4i32,
/*38073*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38075*/           OPC_EmitConvertToTarget, 1,
/*38077*/           OPC_EmitInteger, MVT::i32, 14, 
/*38080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*38096*/       0, /*End of Scope*/
/*38097*/     /*Scope*/ 123, /*->38221*/
/*38098*/       OPC_RecordChild1, // #0 = $src1
/*38099*/       OPC_Scope, 59, /*->38160*/ // 2 children in Scope
/*38101*/         OPC_CheckChild1Type, MVT::v8i16,
/*38103*/         OPC_MoveChild, 2,
/*38105*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38108*/         OPC_RecordChild0, // #1 = $src2
/*38109*/         OPC_CheckChild0Type, MVT::v8i16,
/*38111*/         OPC_RecordChild1, // #2 = $lane
/*38112*/         OPC_MoveChild, 1,
/*38114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38117*/         OPC_MoveParent,
/*38118*/         OPC_CheckType, MVT::v8i16,
/*38120*/         OPC_MoveParent,
/*38121*/         OPC_CheckType, MVT::v8i16,
/*38123*/         OPC_EmitConvertToTarget, 2,
/*38125*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*38128*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*38137*/         OPC_EmitConvertToTarget, 2,
/*38139*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*38142*/         OPC_EmitInteger, MVT::i32, 14, 
/*38145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*38160*/       /*Scope*/ 59, /*->38220*/
/*38161*/         OPC_CheckChild1Type, MVT::v4i32,
/*38163*/         OPC_MoveChild, 2,
/*38165*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38168*/         OPC_RecordChild0, // #1 = $src2
/*38169*/         OPC_CheckChild0Type, MVT::v4i32,
/*38171*/         OPC_RecordChild1, // #2 = $lane
/*38172*/         OPC_MoveChild, 1,
/*38174*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38177*/         OPC_MoveParent,
/*38178*/         OPC_CheckType, MVT::v4i32,
/*38180*/         OPC_MoveParent,
/*38181*/         OPC_CheckType, MVT::v4i32,
/*38183*/         OPC_EmitConvertToTarget, 2,
/*38185*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*38188*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*38197*/         OPC_EmitConvertToTarget, 2,
/*38199*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*38202*/         OPC_EmitInteger, MVT::i32, 14, 
/*38205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*38220*/       0, /*End of Scope*/
/*38221*/     /*Scope*/ 118, /*->38340*/
/*38222*/       OPC_MoveChild, 1,
/*38224*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38227*/       OPC_RecordChild0, // #0 = $src2
/*38228*/       OPC_Scope, 54, /*->38284*/ // 2 children in Scope
/*38230*/         OPC_CheckChild0Type, MVT::v8i16,
/*38232*/         OPC_RecordChild1, // #1 = $lane
/*38233*/         OPC_MoveChild, 1,
/*38235*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38238*/         OPC_MoveParent,
/*38239*/         OPC_CheckType, MVT::v8i16,
/*38241*/         OPC_MoveParent,
/*38242*/         OPC_RecordChild2, // #2 = $src1
/*38243*/         OPC_CheckChild2Type, MVT::v8i16,
/*38245*/         OPC_CheckType, MVT::v8i16,
/*38247*/         OPC_EmitConvertToTarget, 1,
/*38249*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*38252*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*38261*/         OPC_EmitConvertToTarget, 1,
/*38263*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*38266*/         OPC_EmitInteger, MVT::i32, 14, 
/*38269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*38284*/       /*Scope*/ 54, /*->38339*/
/*38285*/         OPC_CheckChild0Type, MVT::v4i32,
/*38287*/         OPC_RecordChild1, // #1 = $lane
/*38288*/         OPC_MoveChild, 1,
/*38290*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38293*/         OPC_MoveParent,
/*38294*/         OPC_CheckType, MVT::v4i32,
/*38296*/         OPC_MoveParent,
/*38297*/         OPC_RecordChild2, // #2 = $src1
/*38298*/         OPC_CheckChild2Type, MVT::v4i32,
/*38300*/         OPC_CheckType, MVT::v4i32,
/*38302*/         OPC_EmitConvertToTarget, 1,
/*38304*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*38307*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*38316*/         OPC_EmitConvertToTarget, 1,
/*38318*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*38321*/         OPC_EmitInteger, MVT::i32, 14, 
/*38324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*38339*/       0, /*End of Scope*/
/*38340*/     /*Scope*/ 107, /*->38448*/
/*38341*/       OPC_RecordChild1, // #0 = $Vn
/*38342*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->38369
/*38345*/         OPC_CheckChild1Type, MVT::v4i16,
/*38347*/         OPC_RecordChild2, // #1 = $Vm
/*38348*/         OPC_CheckChild2Type, MVT::v4i16,
/*38350*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38352*/         OPC_EmitInteger, MVT::i32, 14, 
/*38355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->38395
/*38371*/         OPC_CheckChild1Type, MVT::v2i32,
/*38373*/         OPC_RecordChild2, // #1 = $Vm
/*38374*/         OPC_CheckChild2Type, MVT::v2i32,
/*38376*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38378*/         OPC_EmitInteger, MVT::i32, 14, 
/*38381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->38421
/*38397*/         OPC_CheckChild1Type, MVT::v8i16,
/*38399*/         OPC_RecordChild2, // #1 = $Vm
/*38400*/         OPC_CheckChild2Type, MVT::v8i16,
/*38402*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38404*/         OPC_EmitInteger, MVT::i32, 14, 
/*38407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->38447
/*38423*/         OPC_CheckChild1Type, MVT::v4i32,
/*38425*/         OPC_RecordChild2, // #1 = $Vm
/*38426*/         OPC_CheckChild2Type, MVT::v4i32,
/*38428*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38430*/         OPC_EmitInteger, MVT::i32, 14, 
/*38433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*38448*/     0, /*End of Scope*/
/*38449*/   /*Scope*/ 116|128,1/*244*/, /*->38695*/
/*38451*/     OPC_CheckInteger, 64, 
/*38453*/     OPC_MoveParent,
/*38454*/     OPC_Scope, 93, /*->38549*/ // 3 children in Scope
/*38456*/       OPC_RecordChild1, // #0 = $Vn
/*38457*/       OPC_Scope, 44, /*->38503*/ // 2 children in Scope
/*38459*/         OPC_CheckChild1Type, MVT::v4i16,
/*38461*/         OPC_MoveChild, 2,
/*38463*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38466*/         OPC_RecordChild0, // #1 = $Vm
/*38467*/         OPC_CheckChild0Type, MVT::v4i16,
/*38469*/         OPC_RecordChild1, // #2 = $lane
/*38470*/         OPC_MoveChild, 1,
/*38472*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38475*/         OPC_MoveParent,
/*38476*/         OPC_CheckType, MVT::v4i16,
/*38478*/         OPC_MoveParent,
/*38479*/         OPC_CheckType, MVT::v4i32,
/*38481*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38483*/         OPC_EmitConvertToTarget, 2,
/*38485*/         OPC_EmitInteger, MVT::i32, 14, 
/*38488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38503*/       /*Scope*/ 44, /*->38548*/
/*38504*/         OPC_CheckChild1Type, MVT::v2i32,
/*38506*/         OPC_MoveChild, 2,
/*38508*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38511*/         OPC_RecordChild0, // #1 = $Vm
/*38512*/         OPC_CheckChild0Type, MVT::v2i32,
/*38514*/         OPC_RecordChild1, // #2 = $lane
/*38515*/         OPC_MoveChild, 1,
/*38517*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38520*/         OPC_MoveParent,
/*38521*/         OPC_CheckType, MVT::v2i32,
/*38523*/         OPC_MoveParent,
/*38524*/         OPC_CheckType, MVT::v2i64,
/*38526*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38528*/         OPC_EmitConvertToTarget, 2,
/*38530*/         OPC_EmitInteger, MVT::i32, 14, 
/*38533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38548*/       0, /*End of Scope*/
/*38549*/     /*Scope*/ 88, /*->38638*/
/*38550*/       OPC_MoveChild, 1,
/*38552*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38555*/       OPC_RecordChild0, // #0 = $Vm
/*38556*/       OPC_Scope, 39, /*->38597*/ // 2 children in Scope
/*38558*/         OPC_CheckChild0Type, MVT::v4i16,
/*38560*/         OPC_RecordChild1, // #1 = $lane
/*38561*/         OPC_MoveChild, 1,
/*38563*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38566*/         OPC_MoveParent,
/*38567*/         OPC_CheckType, MVT::v4i16,
/*38569*/         OPC_MoveParent,
/*38570*/         OPC_RecordChild2, // #2 = $Vn
/*38571*/         OPC_CheckChild2Type, MVT::v4i16,
/*38573*/         OPC_CheckType, MVT::v4i32,
/*38575*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38577*/         OPC_EmitConvertToTarget, 1,
/*38579*/         OPC_EmitInteger, MVT::i32, 14, 
/*38582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38597*/       /*Scope*/ 39, /*->38637*/
/*38598*/         OPC_CheckChild0Type, MVT::v2i32,
/*38600*/         OPC_RecordChild1, // #1 = $lane
/*38601*/         OPC_MoveChild, 1,
/*38603*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38606*/         OPC_MoveParent,
/*38607*/         OPC_CheckType, MVT::v2i32,
/*38609*/         OPC_MoveParent,
/*38610*/         OPC_RecordChild2, // #2 = $Vn
/*38611*/         OPC_CheckChild2Type, MVT::v2i32,
/*38613*/         OPC_CheckType, MVT::v2i64,
/*38615*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38617*/         OPC_EmitConvertToTarget, 1,
/*38619*/         OPC_EmitInteger, MVT::i32, 14, 
/*38622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38637*/       0, /*End of Scope*/
/*38638*/     /*Scope*/ 55, /*->38694*/
/*38639*/       OPC_RecordChild1, // #0 = $Vn
/*38640*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->38667
/*38643*/         OPC_CheckChild1Type, MVT::v4i16,
/*38645*/         OPC_RecordChild2, // #1 = $Vm
/*38646*/         OPC_CheckChild2Type, MVT::v4i16,
/*38648*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38650*/         OPC_EmitInteger, MVT::i32, 14, 
/*38653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->38693
/*38669*/         OPC_CheckChild1Type, MVT::v2i32,
/*38671*/         OPC_RecordChild2, // #1 = $Vm
/*38672*/         OPC_CheckChild2Type, MVT::v2i32,
/*38674*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38676*/         OPC_EmitInteger, MVT::i32, 14, 
/*38679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*38694*/     0, /*End of Scope*/
/*38695*/   /*Scope*/ 62|128,2/*318*/, /*->39015*/
/*38697*/     OPC_CheckInteger, 61, 
/*38699*/     OPC_MoveParent,
/*38700*/     OPC_RecordChild1, // #0 = $src1
/*38701*/     OPC_Scope, 77, /*->38780*/ // 4 children in Scope
/*38703*/       OPC_CheckChild1Type, MVT::v4i32,
/*38705*/       OPC_RecordChild2, // #1 = $Vn
/*38706*/       OPC_CheckChild2Type, MVT::v4i16,
/*38708*/       OPC_Scope, 43, /*->38753*/ // 2 children in Scope
/*38710*/         OPC_MoveChild, 3,
/*38712*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38715*/         OPC_RecordChild0, // #2 = $Vm
/*38716*/         OPC_CheckChild0Type, MVT::v4i16,
/*38718*/         OPC_RecordChild1, // #3 = $lane
/*38719*/         OPC_MoveChild, 1,
/*38721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38724*/         OPC_MoveParent,
/*38725*/         OPC_CheckType, MVT::v4i16,
/*38727*/         OPC_MoveParent,
/*38728*/         OPC_CheckType, MVT::v4i32,
/*38730*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38732*/         OPC_EmitConvertToTarget, 3,
/*38734*/         OPC_EmitInteger, MVT::i32, 14, 
/*38737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38753*/       /*Scope*/ 25, /*->38779*/
/*38754*/         OPC_RecordChild3, // #2 = $Vm
/*38755*/         OPC_CheckChild3Type, MVT::v4i16,
/*38757*/         OPC_CheckType, MVT::v4i32,
/*38759*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38761*/         OPC_EmitInteger, MVT::i32, 14, 
/*38764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38779*/       0, /*End of Scope*/
/*38780*/     /*Scope*/ 77, /*->38858*/
/*38781*/       OPC_CheckChild1Type, MVT::v2i64,
/*38783*/       OPC_RecordChild2, // #1 = $Vn
/*38784*/       OPC_CheckChild2Type, MVT::v2i32,
/*38786*/       OPC_Scope, 43, /*->38831*/ // 2 children in Scope
/*38788*/         OPC_MoveChild, 3,
/*38790*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38793*/         OPC_RecordChild0, // #2 = $Vm
/*38794*/         OPC_CheckChild0Type, MVT::v2i32,
/*38796*/         OPC_RecordChild1, // #3 = $lane
/*38797*/         OPC_MoveChild, 1,
/*38799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38802*/         OPC_MoveParent,
/*38803*/         OPC_CheckType, MVT::v2i32,
/*38805*/         OPC_MoveParent,
/*38806*/         OPC_CheckType, MVT::v2i64,
/*38808*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38810*/         OPC_EmitConvertToTarget, 3,
/*38812*/         OPC_EmitInteger, MVT::i32, 14, 
/*38815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38831*/       /*Scope*/ 25, /*->38857*/
/*38832*/         OPC_RecordChild3, // #2 = $Vm
/*38833*/         OPC_CheckChild3Type, MVT::v2i32,
/*38835*/         OPC_CheckType, MVT::v2i64,
/*38837*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38839*/         OPC_EmitInteger, MVT::i32, 14, 
/*38842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38857*/       0, /*End of Scope*/
/*38858*/     /*Scope*/ 77, /*->38936*/
/*38859*/       OPC_CheckChild1Type, MVT::v4i16,
/*38861*/       OPC_RecordChild2, // #1 = $src1
/*38862*/       OPC_CheckChild2Type, MVT::v4i32,
/*38864*/       OPC_Scope, 43, /*->38909*/ // 2 children in Scope
/*38866*/         OPC_MoveChild, 3,
/*38868*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38871*/         OPC_RecordChild0, // #2 = $Vm
/*38872*/         OPC_CheckChild0Type, MVT::v4i16,
/*38874*/         OPC_RecordChild1, // #3 = $lane
/*38875*/         OPC_MoveChild, 1,
/*38877*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38880*/         OPC_MoveParent,
/*38881*/         OPC_CheckType, MVT::v4i16,
/*38883*/         OPC_MoveParent,
/*38884*/         OPC_CheckType, MVT::v4i32,
/*38886*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38888*/         OPC_EmitConvertToTarget, 3,
/*38890*/         OPC_EmitInteger, MVT::i32, 14, 
/*38893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38909*/       /*Scope*/ 25, /*->38935*/
/*38910*/         OPC_RecordChild3, // #2 = $Vm
/*38911*/         OPC_CheckChild3Type, MVT::v4i16,
/*38913*/         OPC_CheckType, MVT::v4i32,
/*38915*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38917*/         OPC_EmitInteger, MVT::i32, 14, 
/*38920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38935*/       0, /*End of Scope*/
/*38936*/     /*Scope*/ 77, /*->39014*/
/*38937*/       OPC_CheckChild1Type, MVT::v2i32,
/*38939*/       OPC_RecordChild2, // #1 = $src1
/*38940*/       OPC_CheckChild2Type, MVT::v2i64,
/*38942*/       OPC_Scope, 43, /*->38987*/ // 2 children in Scope
/*38944*/         OPC_MoveChild, 3,
/*38946*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38949*/         OPC_RecordChild0, // #2 = $Vm
/*38950*/         OPC_CheckChild0Type, MVT::v2i32,
/*38952*/         OPC_RecordChild1, // #3 = $lane
/*38953*/         OPC_MoveChild, 1,
/*38955*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38958*/         OPC_MoveParent,
/*38959*/         OPC_CheckType, MVT::v2i32,
/*38961*/         OPC_MoveParent,
/*38962*/         OPC_CheckType, MVT::v2i64,
/*38964*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38966*/         OPC_EmitConvertToTarget, 3,
/*38968*/         OPC_EmitInteger, MVT::i32, 14, 
/*38971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38987*/       /*Scope*/ 25, /*->39013*/
/*38988*/         OPC_RecordChild3, // #2 = $Vm
/*38989*/         OPC_CheckChild3Type, MVT::v2i32,
/*38991*/         OPC_CheckType, MVT::v2i64,
/*38993*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38995*/         OPC_EmitInteger, MVT::i32, 14, 
/*38998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39013*/       0, /*End of Scope*/
/*39014*/     0, /*End of Scope*/
/*39015*/   /*Scope*/ 62|128,2/*318*/, /*->39335*/
/*39017*/     OPC_CheckInteger, 62, 
/*39019*/     OPC_MoveParent,
/*39020*/     OPC_RecordChild1, // #0 = $src1
/*39021*/     OPC_Scope, 77, /*->39100*/ // 4 children in Scope
/*39023*/       OPC_CheckChild1Type, MVT::v4i32,
/*39025*/       OPC_RecordChild2, // #1 = $Vn
/*39026*/       OPC_CheckChild2Type, MVT::v4i16,
/*39028*/       OPC_Scope, 43, /*->39073*/ // 2 children in Scope
/*39030*/         OPC_MoveChild, 3,
/*39032*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39035*/         OPC_RecordChild0, // #2 = $Vm
/*39036*/         OPC_CheckChild0Type, MVT::v4i16,
/*39038*/         OPC_RecordChild1, // #3 = $lane
/*39039*/         OPC_MoveChild, 1,
/*39041*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39044*/         OPC_MoveParent,
/*39045*/         OPC_CheckType, MVT::v4i16,
/*39047*/         OPC_MoveParent,
/*39048*/         OPC_CheckType, MVT::v4i32,
/*39050*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39052*/         OPC_EmitConvertToTarget, 3,
/*39054*/         OPC_EmitInteger, MVT::i32, 14, 
/*39057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39073*/       /*Scope*/ 25, /*->39099*/
/*39074*/         OPC_RecordChild3, // #2 = $Vm
/*39075*/         OPC_CheckChild3Type, MVT::v4i16,
/*39077*/         OPC_CheckType, MVT::v4i32,
/*39079*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39081*/         OPC_EmitInteger, MVT::i32, 14, 
/*39084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39099*/       0, /*End of Scope*/
/*39100*/     /*Scope*/ 77, /*->39178*/
/*39101*/       OPC_CheckChild1Type, MVT::v2i64,
/*39103*/       OPC_RecordChild2, // #1 = $Vn
/*39104*/       OPC_CheckChild2Type, MVT::v2i32,
/*39106*/       OPC_Scope, 43, /*->39151*/ // 2 children in Scope
/*39108*/         OPC_MoveChild, 3,
/*39110*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39113*/         OPC_RecordChild0, // #2 = $Vm
/*39114*/         OPC_CheckChild0Type, MVT::v2i32,
/*39116*/         OPC_RecordChild1, // #3 = $lane
/*39117*/         OPC_MoveChild, 1,
/*39119*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39122*/         OPC_MoveParent,
/*39123*/         OPC_CheckType, MVT::v2i32,
/*39125*/         OPC_MoveParent,
/*39126*/         OPC_CheckType, MVT::v2i64,
/*39128*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39130*/         OPC_EmitConvertToTarget, 3,
/*39132*/         OPC_EmitInteger, MVT::i32, 14, 
/*39135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39151*/       /*Scope*/ 25, /*->39177*/
/*39152*/         OPC_RecordChild3, // #2 = $Vm
/*39153*/         OPC_CheckChild3Type, MVT::v2i32,
/*39155*/         OPC_CheckType, MVT::v2i64,
/*39157*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39159*/         OPC_EmitInteger, MVT::i32, 14, 
/*39162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39177*/       0, /*End of Scope*/
/*39178*/     /*Scope*/ 77, /*->39256*/
/*39179*/       OPC_CheckChild1Type, MVT::v4i16,
/*39181*/       OPC_RecordChild2, // #1 = $src1
/*39182*/       OPC_CheckChild2Type, MVT::v4i32,
/*39184*/       OPC_Scope, 43, /*->39229*/ // 2 children in Scope
/*39186*/         OPC_MoveChild, 3,
/*39188*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39191*/         OPC_RecordChild0, // #2 = $Vm
/*39192*/         OPC_CheckChild0Type, MVT::v4i16,
/*39194*/         OPC_RecordChild1, // #3 = $lane
/*39195*/         OPC_MoveChild, 1,
/*39197*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39200*/         OPC_MoveParent,
/*39201*/         OPC_CheckType, MVT::v4i16,
/*39203*/         OPC_MoveParent,
/*39204*/         OPC_CheckType, MVT::v4i32,
/*39206*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39208*/         OPC_EmitConvertToTarget, 3,
/*39210*/         OPC_EmitInteger, MVT::i32, 14, 
/*39213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39216*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39229*/       /*Scope*/ 25, /*->39255*/
/*39230*/         OPC_RecordChild3, // #2 = $Vm
/*39231*/         OPC_CheckChild3Type, MVT::v4i16,
/*39233*/         OPC_CheckType, MVT::v4i32,
/*39235*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39237*/         OPC_EmitInteger, MVT::i32, 14, 
/*39240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39255*/       0, /*End of Scope*/
/*39256*/     /*Scope*/ 77, /*->39334*/
/*39257*/       OPC_CheckChild1Type, MVT::v2i32,
/*39259*/       OPC_RecordChild2, // #1 = $src1
/*39260*/       OPC_CheckChild2Type, MVT::v2i64,
/*39262*/       OPC_Scope, 43, /*->39307*/ // 2 children in Scope
/*39264*/         OPC_MoveChild, 3,
/*39266*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39269*/         OPC_RecordChild0, // #2 = $Vm
/*39270*/         OPC_CheckChild0Type, MVT::v2i32,
/*39272*/         OPC_RecordChild1, // #3 = $lane
/*39273*/         OPC_MoveChild, 1,
/*39275*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39278*/         OPC_MoveParent,
/*39279*/         OPC_CheckType, MVT::v2i32,
/*39281*/         OPC_MoveParent,
/*39282*/         OPC_CheckType, MVT::v2i64,
/*39284*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39286*/         OPC_EmitConvertToTarget, 3,
/*39288*/         OPC_EmitInteger, MVT::i32, 14, 
/*39291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39307*/       /*Scope*/ 25, /*->39333*/
/*39308*/         OPC_RecordChild3, // #2 = $Vm
/*39309*/         OPC_CheckChild3Type, MVT::v2i32,
/*39311*/         OPC_CheckType, MVT::v2i64,
/*39313*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39315*/         OPC_EmitInteger, MVT::i32, 14, 
/*39318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39333*/       0, /*End of Scope*/
/*39334*/     0, /*End of Scope*/
/*39335*/   /*Scope*/ 72, /*->39408*/
/*39336*/     OPC_CheckInteger, 24, 
/*39338*/     OPC_MoveParent,
/*39339*/     OPC_RecordChild1, // #0 = $Vm
/*39340*/     OPC_Scope, 32, /*->39374*/ // 2 children in Scope
/*39342*/       OPC_CheckChild1Type, MVT::v2f32,
/*39344*/       OPC_RecordChild2, // #1 = $SIMM
/*39345*/       OPC_MoveChild, 2,
/*39347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39350*/       OPC_MoveParent,
/*39351*/       OPC_CheckType, MVT::v2i32,
/*39353*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39355*/       OPC_EmitConvertToTarget, 1,
/*39357*/       OPC_EmitInteger, MVT::i32, 14, 
/*39360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*39374*/     /*Scope*/ 32, /*->39407*/
/*39375*/       OPC_CheckChild1Type, MVT::v4f32,
/*39377*/       OPC_RecordChild2, // #1 = $SIMM
/*39378*/       OPC_MoveChild, 2,
/*39380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39383*/       OPC_MoveParent,
/*39384*/       OPC_CheckType, MVT::v4i32,
/*39386*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39388*/       OPC_EmitConvertToTarget, 1,
/*39390*/       OPC_EmitInteger, MVT::i32, 14, 
/*39393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*39407*/     0, /*End of Scope*/
/*39408*/   /*Scope*/ 72, /*->39481*/
/*39409*/     OPC_CheckInteger, 25, 
/*39411*/     OPC_MoveParent,
/*39412*/     OPC_RecordChild1, // #0 = $Vm
/*39413*/     OPC_Scope, 32, /*->39447*/ // 2 children in Scope
/*39415*/       OPC_CheckChild1Type, MVT::v2f32,
/*39417*/       OPC_RecordChild2, // #1 = $SIMM
/*39418*/       OPC_MoveChild, 2,
/*39420*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39423*/       OPC_MoveParent,
/*39424*/       OPC_CheckType, MVT::v2i32,
/*39426*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39428*/       OPC_EmitConvertToTarget, 1,
/*39430*/       OPC_EmitInteger, MVT::i32, 14, 
/*39433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*39447*/     /*Scope*/ 32, /*->39480*/
/*39448*/       OPC_CheckChild1Type, MVT::v4f32,
/*39450*/       OPC_RecordChild2, // #1 = $SIMM
/*39451*/       OPC_MoveChild, 2,
/*39453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39456*/       OPC_MoveParent,
/*39457*/       OPC_CheckType, MVT::v4i32,
/*39459*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39461*/       OPC_EmitConvertToTarget, 1,
/*39463*/       OPC_EmitInteger, MVT::i32, 14, 
/*39466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*39480*/     0, /*End of Scope*/
/*39481*/   /*Scope*/ 34|128,1/*162*/, /*->39645*/
/*39483*/     OPC_CheckInteger, 30, 
/*39485*/     OPC_MoveParent,
/*39486*/     OPC_RecordChild1, // #0 = $Vn
/*39487*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39514
/*39490*/       OPC_CheckChild1Type, MVT::v4i16,
/*39492*/       OPC_RecordChild2, // #1 = $Vm
/*39493*/       OPC_CheckChild2Type, MVT::v4i16,
/*39495*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39497*/       OPC_EmitInteger, MVT::i32, 14, 
/*39500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39540
/*39516*/       OPC_CheckChild1Type, MVT::v2i32,
/*39518*/       OPC_RecordChild2, // #1 = $Vm
/*39519*/       OPC_CheckChild2Type, MVT::v2i32,
/*39521*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39523*/       OPC_EmitInteger, MVT::i32, 14, 
/*39526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39566
/*39542*/       OPC_CheckChild1Type, MVT::v8i16,
/*39544*/       OPC_RecordChild2, // #1 = $Vm
/*39545*/       OPC_CheckChild2Type, MVT::v8i16,
/*39547*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39549*/       OPC_EmitInteger, MVT::i32, 14, 
/*39552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39592
/*39568*/       OPC_CheckChild1Type, MVT::v4i32,
/*39570*/       OPC_RecordChild2, // #1 = $Vm
/*39571*/       OPC_CheckChild2Type, MVT::v4i32,
/*39573*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39575*/       OPC_EmitInteger, MVT::i32, 14, 
/*39578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39618
/*39594*/       OPC_CheckChild1Type, MVT::v8i8,
/*39596*/       OPC_RecordChild2, // #1 = $Vm
/*39597*/       OPC_CheckChild2Type, MVT::v8i8,
/*39599*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39601*/       OPC_EmitInteger, MVT::i32, 14, 
/*39604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39644
/*39620*/       OPC_CheckChild1Type, MVT::v16i8,
/*39622*/       OPC_RecordChild2, // #1 = $Vm
/*39623*/       OPC_CheckChild2Type, MVT::v16i8,
/*39625*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39627*/       OPC_EmitInteger, MVT::i32, 14, 
/*39630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39645*/   /*Scope*/ 34|128,1/*162*/, /*->39809*/
/*39647*/     OPC_CheckInteger, 31, 
/*39649*/     OPC_MoveParent,
/*39650*/     OPC_RecordChild1, // #0 = $Vn
/*39651*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39678
/*39654*/       OPC_CheckChild1Type, MVT::v4i16,
/*39656*/       OPC_RecordChild2, // #1 = $Vm
/*39657*/       OPC_CheckChild2Type, MVT::v4i16,
/*39659*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39661*/       OPC_EmitInteger, MVT::i32, 14, 
/*39664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39704
/*39680*/       OPC_CheckChild1Type, MVT::v2i32,
/*39682*/       OPC_RecordChild2, // #1 = $Vm
/*39683*/       OPC_CheckChild2Type, MVT::v2i32,
/*39685*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39687*/       OPC_EmitInteger, MVT::i32, 14, 
/*39690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39730
/*39706*/       OPC_CheckChild1Type, MVT::v8i16,
/*39708*/       OPC_RecordChild2, // #1 = $Vm
/*39709*/       OPC_CheckChild2Type, MVT::v8i16,
/*39711*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39713*/       OPC_EmitInteger, MVT::i32, 14, 
/*39716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39756
/*39732*/       OPC_CheckChild1Type, MVT::v4i32,
/*39734*/       OPC_RecordChild2, // #1 = $Vm
/*39735*/       OPC_CheckChild2Type, MVT::v4i32,
/*39737*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39739*/       OPC_EmitInteger, MVT::i32, 14, 
/*39742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39782
/*39758*/       OPC_CheckChild1Type, MVT::v8i8,
/*39760*/       OPC_RecordChild2, // #1 = $Vm
/*39761*/       OPC_CheckChild2Type, MVT::v8i8,
/*39763*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39765*/       OPC_EmitInteger, MVT::i32, 14, 
/*39768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39808
/*39784*/       OPC_CheckChild1Type, MVT::v16i8,
/*39786*/       OPC_RecordChild2, // #1 = $Vm
/*39787*/       OPC_CheckChild2Type, MVT::v16i8,
/*39789*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39791*/       OPC_EmitInteger, MVT::i32, 14, 
/*39794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39809*/   /*Scope*/ 34|128,1/*162*/, /*->39973*/
/*39811*/     OPC_CheckInteger, 86, 
/*39813*/     OPC_MoveParent,
/*39814*/     OPC_RecordChild1, // #0 = $Vn
/*39815*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39842
/*39818*/       OPC_CheckChild1Type, MVT::v4i16,
/*39820*/       OPC_RecordChild2, // #1 = $Vm
/*39821*/       OPC_CheckChild2Type, MVT::v4i16,
/*39823*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39825*/       OPC_EmitInteger, MVT::i32, 14, 
/*39828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39868
/*39844*/       OPC_CheckChild1Type, MVT::v2i32,
/*39846*/       OPC_RecordChild2, // #1 = $Vm
/*39847*/       OPC_CheckChild2Type, MVT::v2i32,
/*39849*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39851*/       OPC_EmitInteger, MVT::i32, 14, 
/*39854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39894
/*39870*/       OPC_CheckChild1Type, MVT::v8i16,
/*39872*/       OPC_RecordChild2, // #1 = $Vm
/*39873*/       OPC_CheckChild2Type, MVT::v8i16,
/*39875*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39877*/       OPC_EmitInteger, MVT::i32, 14, 
/*39880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39920
/*39896*/       OPC_CheckChild1Type, MVT::v4i32,
/*39898*/       OPC_RecordChild2, // #1 = $Vm
/*39899*/       OPC_CheckChild2Type, MVT::v4i32,
/*39901*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39903*/       OPC_EmitInteger, MVT::i32, 14, 
/*39906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39946
/*39922*/       OPC_CheckChild1Type, MVT::v8i8,
/*39924*/       OPC_RecordChild2, // #1 = $Vm
/*39925*/       OPC_CheckChild2Type, MVT::v8i8,
/*39927*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39929*/       OPC_EmitInteger, MVT::i32, 14, 
/*39932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39972
/*39948*/       OPC_CheckChild1Type, MVT::v16i8,
/*39950*/       OPC_RecordChild2, // #1 = $Vm
/*39951*/       OPC_CheckChild2Type, MVT::v16i8,
/*39953*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39955*/       OPC_EmitInteger, MVT::i32, 14, 
/*39958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 86:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39973*/   /*Scope*/ 34|128,1/*162*/, /*->40137*/
/*39975*/     OPC_CheckInteger, 87, 
/*39977*/     OPC_MoveParent,
/*39978*/     OPC_RecordChild1, // #0 = $Vn
/*39979*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40006
/*39982*/       OPC_CheckChild1Type, MVT::v4i16,
/*39984*/       OPC_RecordChild2, // #1 = $Vm
/*39985*/       OPC_CheckChild2Type, MVT::v4i16,
/*39987*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39989*/       OPC_EmitInteger, MVT::i32, 14, 
/*39992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40032
/*40008*/       OPC_CheckChild1Type, MVT::v2i32,
/*40010*/       OPC_RecordChild2, // #1 = $Vm
/*40011*/       OPC_CheckChild2Type, MVT::v2i32,
/*40013*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40015*/       OPC_EmitInteger, MVT::i32, 14, 
/*40018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40058
/*40034*/       OPC_CheckChild1Type, MVT::v8i16,
/*40036*/       OPC_RecordChild2, // #1 = $Vm
/*40037*/       OPC_CheckChild2Type, MVT::v8i16,
/*40039*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40041*/       OPC_EmitInteger, MVT::i32, 14, 
/*40044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40084
/*40060*/       OPC_CheckChild1Type, MVT::v4i32,
/*40062*/       OPC_RecordChild2, // #1 = $Vm
/*40063*/       OPC_CheckChild2Type, MVT::v4i32,
/*40065*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40067*/       OPC_EmitInteger, MVT::i32, 14, 
/*40070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40110
/*40086*/       OPC_CheckChild1Type, MVT::v8i8,
/*40088*/       OPC_RecordChild2, // #1 = $Vm
/*40089*/       OPC_CheckChild2Type, MVT::v8i8,
/*40091*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40093*/       OPC_EmitInteger, MVT::i32, 14, 
/*40096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40136
/*40112*/       OPC_CheckChild1Type, MVT::v16i8,
/*40114*/       OPC_RecordChild2, // #1 = $Vm
/*40115*/       OPC_CheckChild2Type, MVT::v16i8,
/*40117*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40119*/       OPC_EmitInteger, MVT::i32, 14, 
/*40122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*40137*/   /*Scope*/ 86|128,1/*214*/, /*->40353*/
/*40139*/     OPC_CheckInteger, 59, 
/*40141*/     OPC_MoveParent,
/*40142*/     OPC_RecordChild1, // #0 = $Vn
/*40143*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->40170
/*40146*/       OPC_CheckChild1Type, MVT::v4i16,
/*40148*/       OPC_RecordChild2, // #1 = $Vm
/*40149*/       OPC_CheckChild2Type, MVT::v4i16,
/*40151*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40153*/       OPC_EmitInteger, MVT::i32, 14, 
/*40156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40196
/*40172*/       OPC_CheckChild1Type, MVT::v2i32,
/*40174*/       OPC_RecordChild2, // #1 = $Vm
/*40175*/       OPC_CheckChild2Type, MVT::v2i32,
/*40177*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40179*/       OPC_EmitInteger, MVT::i32, 14, 
/*40182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40222
/*40198*/       OPC_CheckChild1Type, MVT::v8i16,
/*40200*/       OPC_RecordChild2, // #1 = $Vm
/*40201*/       OPC_CheckChild2Type, MVT::v8i16,
/*40203*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40205*/       OPC_EmitInteger, MVT::i32, 14, 
/*40208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40248
/*40224*/       OPC_CheckChild1Type, MVT::v4i32,
/*40226*/       OPC_RecordChild2, // #1 = $Vm
/*40227*/       OPC_CheckChild2Type, MVT::v4i32,
/*40229*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40231*/       OPC_EmitInteger, MVT::i32, 14, 
/*40234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40274
/*40250*/       OPC_CheckChild1Type, MVT::v8i8,
/*40252*/       OPC_RecordChild2, // #1 = $Vm
/*40253*/       OPC_CheckChild2Type, MVT::v8i8,
/*40255*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40257*/       OPC_EmitInteger, MVT::i32, 14, 
/*40260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40300
/*40276*/       OPC_CheckChild1Type, MVT::v16i8,
/*40278*/       OPC_RecordChild2, // #1 = $Vm
/*40279*/       OPC_CheckChild2Type, MVT::v16i8,
/*40281*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40283*/       OPC_EmitInteger, MVT::i32, 14, 
/*40286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->40326
/*40302*/       OPC_CheckChild1Type, MVT::v1i64,
/*40304*/       OPC_RecordChild2, // #1 = $Vm
/*40305*/       OPC_CheckChild2Type, MVT::v1i64,
/*40307*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40309*/       OPC_EmitInteger, MVT::i32, 14, 
/*40312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 59:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->40352
/*40328*/       OPC_CheckChild1Type, MVT::v2i64,
/*40330*/       OPC_RecordChild2, // #1 = $Vm
/*40331*/       OPC_CheckChild2Type, MVT::v2i64,
/*40333*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40335*/       OPC_EmitInteger, MVT::i32, 14, 
/*40338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 59:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*40353*/   /*Scope*/ 86|128,1/*214*/, /*->40569*/
/*40355*/     OPC_CheckInteger, 60, 
/*40357*/     OPC_MoveParent,
/*40358*/     OPC_RecordChild1, // #0 = $Vn
/*40359*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->40386
/*40362*/       OPC_CheckChild1Type, MVT::v4i16,
/*40364*/       OPC_RecordChild2, // #1 = $Vm
/*40365*/       OPC_CheckChild2Type, MVT::v4i16,
/*40367*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40369*/       OPC_EmitInteger, MVT::i32, 14, 
/*40372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40412
/*40388*/       OPC_CheckChild1Type, MVT::v2i32,
/*40390*/       OPC_RecordChild2, // #1 = $Vm
/*40391*/       OPC_CheckChild2Type, MVT::v2i32,
/*40393*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40395*/       OPC_EmitInteger, MVT::i32, 14, 
/*40398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40438
/*40414*/       OPC_CheckChild1Type, MVT::v8i16,
/*40416*/       OPC_RecordChild2, // #1 = $Vm
/*40417*/       OPC_CheckChild2Type, MVT::v8i16,
/*40419*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40421*/       OPC_EmitInteger, MVT::i32, 14, 
/*40424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40464
/*40440*/       OPC_CheckChild1Type, MVT::v4i32,
/*40442*/       OPC_RecordChild2, // #1 = $Vm
/*40443*/       OPC_CheckChild2Type, MVT::v4i32,
/*40445*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40447*/       OPC_EmitInteger, MVT::i32, 14, 
/*40450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40490
/*40466*/       OPC_CheckChild1Type, MVT::v8i8,
/*40468*/       OPC_RecordChild2, // #1 = $Vm
/*40469*/       OPC_CheckChild2Type, MVT::v8i8,
/*40471*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40473*/       OPC_EmitInteger, MVT::i32, 14, 
/*40476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40516
/*40492*/       OPC_CheckChild1Type, MVT::v16i8,
/*40494*/       OPC_RecordChild2, // #1 = $Vm
/*40495*/       OPC_CheckChild2Type, MVT::v16i8,
/*40497*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40499*/       OPC_EmitInteger, MVT::i32, 14, 
/*40502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->40542
/*40518*/       OPC_CheckChild1Type, MVT::v1i64,
/*40520*/       OPC_RecordChild2, // #1 = $Vm
/*40521*/       OPC_CheckChild2Type, MVT::v1i64,
/*40523*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40525*/       OPC_EmitInteger, MVT::i32, 14, 
/*40528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->40568
/*40544*/       OPC_CheckChild1Type, MVT::v2i64,
/*40546*/       OPC_RecordChild2, // #1 = $Vm
/*40547*/       OPC_CheckChild2Type, MVT::v2i64,
/*40549*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40551*/       OPC_EmitInteger, MVT::i32, 14, 
/*40554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*40569*/   /*Scope*/ 84, /*->40654*/
/*40570*/     OPC_CheckInteger, 20, 
/*40572*/     OPC_MoveParent,
/*40573*/     OPC_RecordChild1, // #0 = $Vn
/*40574*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->40601
/*40577*/       OPC_CheckChild1Type, MVT::v8i16,
/*40579*/       OPC_RecordChild2, // #1 = $Vm
/*40580*/       OPC_CheckChild2Type, MVT::v8i16,
/*40582*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40584*/       OPC_EmitInteger, MVT::i32, 14, 
/*40587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40627
/*40603*/       OPC_CheckChild1Type, MVT::v4i32,
/*40605*/       OPC_RecordChild2, // #1 = $Vm
/*40606*/       OPC_CheckChild2Type, MVT::v4i32,
/*40608*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40610*/       OPC_EmitInteger, MVT::i32, 14, 
/*40613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40653
/*40629*/       OPC_CheckChild1Type, MVT::v2i64,
/*40631*/       OPC_RecordChild2, // #1 = $Vm
/*40632*/       OPC_CheckChild2Type, MVT::v2i64,
/*40634*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40636*/       OPC_EmitInteger, MVT::i32, 14, 
/*40639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*40654*/   /*Scope*/ 84, /*->40739*/
/*40655*/     OPC_CheckInteger, 83, 
/*40657*/     OPC_MoveParent,
/*40658*/     OPC_RecordChild1, // #0 = $Vn
/*40659*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->40686
/*40662*/       OPC_CheckChild1Type, MVT::v8i16,
/*40664*/       OPC_RecordChild2, // #1 = $Vm
/*40665*/       OPC_CheckChild2Type, MVT::v8i16,
/*40667*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40669*/       OPC_EmitInteger, MVT::i32, 14, 
/*40672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40712
/*40688*/       OPC_CheckChild1Type, MVT::v4i32,
/*40690*/       OPC_RecordChild2, // #1 = $Vm
/*40691*/       OPC_CheckChild2Type, MVT::v4i32,
/*40693*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40695*/       OPC_EmitInteger, MVT::i32, 14, 
/*40698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40738
/*40714*/       OPC_CheckChild1Type, MVT::v2i64,
/*40716*/       OPC_RecordChild2, // #1 = $Vm
/*40717*/       OPC_CheckChild2Type, MVT::v2i64,
/*40719*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40721*/       OPC_EmitInteger, MVT::i32, 14, 
/*40724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*40739*/   /*Scope*/ 58, /*->40798*/
/*40740*/     OPC_CheckInteger, 48, 
/*40742*/     OPC_MoveParent,
/*40743*/     OPC_RecordChild1, // #0 = $Vn
/*40744*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->40771
/*40747*/       OPC_CheckChild1Type, MVT::v8i8,
/*40749*/       OPC_RecordChild2, // #1 = $Vm
/*40750*/       OPC_CheckChild2Type, MVT::v8i8,
/*40752*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40754*/       OPC_EmitInteger, MVT::i32, 14, 
/*40757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40797
/*40773*/       OPC_CheckChild1Type, MVT::v16i8,
/*40775*/       OPC_RecordChild2, // #1 = $Vm
/*40776*/       OPC_CheckChild2Type, MVT::v16i8,
/*40778*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40780*/       OPC_EmitInteger, MVT::i32, 14, 
/*40783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*40798*/   /*Scope*/ 30, /*->40829*/
/*40799*/     OPC_CheckInteger, 45, 
/*40801*/     OPC_MoveParent,
/*40802*/     OPC_RecordChild1, // #0 = $Vn
/*40803*/     OPC_CheckChild1Type, MVT::v8i8,
/*40805*/     OPC_RecordChild2, // #1 = $Vm
/*40806*/     OPC_CheckChild2Type, MVT::v8i8,
/*40808*/     OPC_CheckType, MVT::v8i16,
/*40810*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40812*/     OPC_EmitInteger, MVT::i32, 14, 
/*40815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40829*/   /*Scope*/ 34|128,1/*162*/, /*->40993*/
/*40831*/     OPC_CheckInteger, 32, 
/*40833*/     OPC_MoveParent,
/*40834*/     OPC_RecordChild1, // #0 = $Vn
/*40835*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40862
/*40838*/       OPC_CheckChild1Type, MVT::v4i16,
/*40840*/       OPC_RecordChild2, // #1 = $Vm
/*40841*/       OPC_CheckChild2Type, MVT::v4i16,
/*40843*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40845*/       OPC_EmitInteger, MVT::i32, 14, 
/*40848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40888
/*40864*/       OPC_CheckChild1Type, MVT::v2i32,
/*40866*/       OPC_RecordChild2, // #1 = $Vm
/*40867*/       OPC_CheckChild2Type, MVT::v2i32,
/*40869*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40871*/       OPC_EmitInteger, MVT::i32, 14, 
/*40874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40914
/*40890*/       OPC_CheckChild1Type, MVT::v8i16,
/*40892*/       OPC_RecordChild2, // #1 = $Vm
/*40893*/       OPC_CheckChild2Type, MVT::v8i16,
/*40895*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40897*/       OPC_EmitInteger, MVT::i32, 14, 
/*40900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40940
/*40916*/       OPC_CheckChild1Type, MVT::v4i32,
/*40918*/       OPC_RecordChild2, // #1 = $Vm
/*40919*/       OPC_CheckChild2Type, MVT::v4i32,
/*40921*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40923*/       OPC_EmitInteger, MVT::i32, 14, 
/*40926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->40966
/*40942*/       OPC_CheckChild1Type, MVT::v8i8,
/*40944*/       OPC_RecordChild2, // #1 = $Vm
/*40945*/       OPC_CheckChild2Type, MVT::v8i8,
/*40947*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40949*/       OPC_EmitInteger, MVT::i32, 14, 
/*40952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->40992
/*40968*/       OPC_CheckChild1Type, MVT::v16i8,
/*40970*/       OPC_RecordChild2, // #1 = $Vm
/*40971*/       OPC_CheckChild2Type, MVT::v16i8,
/*40973*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40975*/       OPC_EmitInteger, MVT::i32, 14, 
/*40978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*40993*/   /*Scope*/ 34|128,1/*162*/, /*->41157*/
/*40995*/     OPC_CheckInteger, 33, 
/*40997*/     OPC_MoveParent,
/*40998*/     OPC_RecordChild1, // #0 = $Vn
/*40999*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41026
/*41002*/       OPC_CheckChild1Type, MVT::v4i16,
/*41004*/       OPC_RecordChild2, // #1 = $Vm
/*41005*/       OPC_CheckChild2Type, MVT::v4i16,
/*41007*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41009*/       OPC_EmitInteger, MVT::i32, 14, 
/*41012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41052
/*41028*/       OPC_CheckChild1Type, MVT::v2i32,
/*41030*/       OPC_RecordChild2, // #1 = $Vm
/*41031*/       OPC_CheckChild2Type, MVT::v2i32,
/*41033*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41035*/       OPC_EmitInteger, MVT::i32, 14, 
/*41038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41078
/*41054*/       OPC_CheckChild1Type, MVT::v8i16,
/*41056*/       OPC_RecordChild2, // #1 = $Vm
/*41057*/       OPC_CheckChild2Type, MVT::v8i16,
/*41059*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41061*/       OPC_EmitInteger, MVT::i32, 14, 
/*41064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41104
/*41080*/       OPC_CheckChild1Type, MVT::v4i32,
/*41082*/       OPC_RecordChild2, // #1 = $Vm
/*41083*/       OPC_CheckChild2Type, MVT::v4i32,
/*41085*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41087*/       OPC_EmitInteger, MVT::i32, 14, 
/*41090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41130
/*41106*/       OPC_CheckChild1Type, MVT::v8i8,
/*41108*/       OPC_RecordChild2, // #1 = $Vm
/*41109*/       OPC_CheckChild2Type, MVT::v8i8,
/*41111*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41113*/       OPC_EmitInteger, MVT::i32, 14, 
/*41116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41156
/*41132*/       OPC_CheckChild1Type, MVT::v16i8,
/*41134*/       OPC_RecordChild2, // #1 = $Vm
/*41135*/       OPC_CheckChild2Type, MVT::v16i8,
/*41137*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41139*/       OPC_EmitInteger, MVT::i32, 14, 
/*41142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41157*/   /*Scope*/ 86|128,1/*214*/, /*->41373*/
/*41159*/     OPC_CheckInteger, 81, 
/*41161*/     OPC_MoveParent,
/*41162*/     OPC_RecordChild1, // #0 = $Vn
/*41163*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41190
/*41166*/       OPC_CheckChild1Type, MVT::v4i16,
/*41168*/       OPC_RecordChild2, // #1 = $Vm
/*41169*/       OPC_CheckChild2Type, MVT::v4i16,
/*41171*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41173*/       OPC_EmitInteger, MVT::i32, 14, 
/*41176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41216
/*41192*/       OPC_CheckChild1Type, MVT::v2i32,
/*41194*/       OPC_RecordChild2, // #1 = $Vm
/*41195*/       OPC_CheckChild2Type, MVT::v2i32,
/*41197*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41199*/       OPC_EmitInteger, MVT::i32, 14, 
/*41202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41242
/*41218*/       OPC_CheckChild1Type, MVT::v8i16,
/*41220*/       OPC_RecordChild2, // #1 = $Vm
/*41221*/       OPC_CheckChild2Type, MVT::v8i16,
/*41223*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41225*/       OPC_EmitInteger, MVT::i32, 14, 
/*41228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41268
/*41244*/       OPC_CheckChild1Type, MVT::v4i32,
/*41246*/       OPC_RecordChild2, // #1 = $Vm
/*41247*/       OPC_CheckChild2Type, MVT::v4i32,
/*41249*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41251*/       OPC_EmitInteger, MVT::i32, 14, 
/*41254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41294
/*41270*/       OPC_CheckChild1Type, MVT::v8i8,
/*41272*/       OPC_RecordChild2, // #1 = $Vm
/*41273*/       OPC_CheckChild2Type, MVT::v8i8,
/*41275*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41277*/       OPC_EmitInteger, MVT::i32, 14, 
/*41280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41320
/*41296*/       OPC_CheckChild1Type, MVT::v16i8,
/*41298*/       OPC_RecordChild2, // #1 = $Vm
/*41299*/       OPC_CheckChild2Type, MVT::v16i8,
/*41301*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41303*/       OPC_EmitInteger, MVT::i32, 14, 
/*41306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41346
/*41322*/       OPC_CheckChild1Type, MVT::v1i64,
/*41324*/       OPC_RecordChild2, // #1 = $Vm
/*41325*/       OPC_CheckChild2Type, MVT::v1i64,
/*41327*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41329*/       OPC_EmitInteger, MVT::i32, 14, 
/*41332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41372
/*41348*/       OPC_CheckChild1Type, MVT::v2i64,
/*41350*/       OPC_RecordChild2, // #1 = $Vm
/*41351*/       OPC_CheckChild2Type, MVT::v2i64,
/*41353*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41355*/       OPC_EmitInteger, MVT::i32, 14, 
/*41358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*41373*/   /*Scope*/ 86|128,1/*214*/, /*->41589*/
/*41375*/     OPC_CheckInteger, 82, 
/*41377*/     OPC_MoveParent,
/*41378*/     OPC_RecordChild1, // #0 = $Vn
/*41379*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41406
/*41382*/       OPC_CheckChild1Type, MVT::v4i16,
/*41384*/       OPC_RecordChild2, // #1 = $Vm
/*41385*/       OPC_CheckChild2Type, MVT::v4i16,
/*41387*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41389*/       OPC_EmitInteger, MVT::i32, 14, 
/*41392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41395*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41432
/*41408*/       OPC_CheckChild1Type, MVT::v2i32,
/*41410*/       OPC_RecordChild2, // #1 = $Vm
/*41411*/       OPC_CheckChild2Type, MVT::v2i32,
/*41413*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41415*/       OPC_EmitInteger, MVT::i32, 14, 
/*41418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41458
/*41434*/       OPC_CheckChild1Type, MVT::v8i16,
/*41436*/       OPC_RecordChild2, // #1 = $Vm
/*41437*/       OPC_CheckChild2Type, MVT::v8i16,
/*41439*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41441*/       OPC_EmitInteger, MVT::i32, 14, 
/*41444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41484
/*41460*/       OPC_CheckChild1Type, MVT::v4i32,
/*41462*/       OPC_RecordChild2, // #1 = $Vm
/*41463*/       OPC_CheckChild2Type, MVT::v4i32,
/*41465*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41467*/       OPC_EmitInteger, MVT::i32, 14, 
/*41470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41510
/*41486*/       OPC_CheckChild1Type, MVT::v8i8,
/*41488*/       OPC_RecordChild2, // #1 = $Vm
/*41489*/       OPC_CheckChild2Type, MVT::v8i8,
/*41491*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41493*/       OPC_EmitInteger, MVT::i32, 14, 
/*41496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41536
/*41512*/       OPC_CheckChild1Type, MVT::v16i8,
/*41514*/       OPC_RecordChild2, // #1 = $Vm
/*41515*/       OPC_CheckChild2Type, MVT::v16i8,
/*41517*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41519*/       OPC_EmitInteger, MVT::i32, 14, 
/*41522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41562
/*41538*/       OPC_CheckChild1Type, MVT::v1i64,
/*41540*/       OPC_RecordChild2, // #1 = $Vm
/*41541*/       OPC_CheckChild2Type, MVT::v1i64,
/*41543*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41545*/       OPC_EmitInteger, MVT::i32, 14, 
/*41548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41588
/*41564*/       OPC_CheckChild1Type, MVT::v2i64,
/*41566*/       OPC_RecordChild2, // #1 = $Vm
/*41567*/       OPC_CheckChild2Type, MVT::v2i64,
/*41569*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41571*/       OPC_EmitInteger, MVT::i32, 14, 
/*41574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*41589*/   /*Scope*/ 84, /*->41674*/
/*41590*/     OPC_CheckInteger, 107, 
/*41592*/     OPC_MoveParent,
/*41593*/     OPC_RecordChild1, // #0 = $Vn
/*41594*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->41621
/*41597*/       OPC_CheckChild1Type, MVT::v8i16,
/*41599*/       OPC_RecordChild2, // #1 = $Vm
/*41600*/       OPC_CheckChild2Type, MVT::v8i16,
/*41602*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41604*/       OPC_EmitInteger, MVT::i32, 14, 
/*41607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 107:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41647
/*41623*/       OPC_CheckChild1Type, MVT::v4i32,
/*41625*/       OPC_RecordChild2, // #1 = $Vm
/*41626*/       OPC_CheckChild2Type, MVT::v4i32,
/*41628*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41630*/       OPC_EmitInteger, MVT::i32, 14, 
/*41633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 107:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41673
/*41649*/       OPC_CheckChild1Type, MVT::v2i64,
/*41651*/       OPC_RecordChild2, // #1 = $Vm
/*41652*/       OPC_CheckChild2Type, MVT::v2i64,
/*41654*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41656*/       OPC_EmitInteger, MVT::i32, 14, 
/*41659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 107:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*41674*/   /*Scope*/ 84, /*->41759*/
/*41675*/     OPC_CheckInteger, 93, 
/*41677*/     OPC_MoveParent,
/*41678*/     OPC_RecordChild1, // #0 = $Vn
/*41679*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->41706
/*41682*/       OPC_CheckChild1Type, MVT::v8i16,
/*41684*/       OPC_RecordChild2, // #1 = $Vm
/*41685*/       OPC_CheckChild2Type, MVT::v8i16,
/*41687*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41689*/       OPC_EmitInteger, MVT::i32, 14, 
/*41692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 93:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->41732
/*41708*/       OPC_CheckChild1Type, MVT::v4i32,
/*41710*/       OPC_RecordChild2, // #1 = $Vm
/*41711*/       OPC_CheckChild2Type, MVT::v4i32,
/*41713*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41715*/       OPC_EmitInteger, MVT::i32, 14, 
/*41718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 93:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41758
/*41734*/       OPC_CheckChild1Type, MVT::v2i64,
/*41736*/       OPC_RecordChild2, // #1 = $Vm
/*41737*/       OPC_CheckChild2Type, MVT::v2i64,
/*41739*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41741*/       OPC_EmitInteger, MVT::i32, 14, 
/*41744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 93:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*41759*/   /*Scope*/ 24, /*->41784*/
/*41760*/     OPC_CheckInteger, 16, 
/*41762*/     OPC_MoveParent,
/*41763*/     OPC_RecordChild1, // #0 = $Vn
/*41764*/     OPC_RecordChild2, // #1 = $Vm
/*41765*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41767*/     OPC_EmitInteger, MVT::i32, 14, 
/*41770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*41784*/   /*Scope*/ 24, /*->41809*/
/*41785*/     OPC_CheckInteger, 17, 
/*41787*/     OPC_MoveParent,
/*41788*/     OPC_RecordChild1, // #0 = $Vn
/*41789*/     OPC_RecordChild2, // #1 = $Vm
/*41790*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41792*/     OPC_EmitInteger, MVT::i32, 14, 
/*41795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*41809*/   /*Scope*/ 24, /*->41834*/
/*41810*/     OPC_CheckInteger, 18, 
/*41812*/     OPC_MoveParent,
/*41813*/     OPC_RecordChild1, // #0 = $Vn
/*41814*/     OPC_RecordChild2, // #1 = $Vm
/*41815*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41817*/     OPC_EmitInteger, MVT::i32, 14, 
/*41820*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41823*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*41834*/   /*Scope*/ 24, /*->41859*/
/*41835*/     OPC_CheckInteger, 19, 
/*41837*/     OPC_MoveParent,
/*41838*/     OPC_RecordChild1, // #0 = $Vn
/*41839*/     OPC_RecordChild2, // #1 = $Vm
/*41840*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41842*/     OPC_EmitInteger, MVT::i32, 14, 
/*41845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*41859*/   /*Scope*/ 86|128,1/*214*/, /*->42075*/
/*41861*/     OPC_CheckInteger, 13, 
/*41863*/     OPC_MoveParent,
/*41864*/     OPC_RecordChild1, // #0 = $Vn
/*41865*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41892
/*41868*/       OPC_CheckChild1Type, MVT::v4i16,
/*41870*/       OPC_RecordChild2, // #1 = $Vm
/*41871*/       OPC_CheckChild2Type, MVT::v4i16,
/*41873*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41875*/       OPC_EmitInteger, MVT::i32, 14, 
/*41878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41918
/*41894*/       OPC_CheckChild1Type, MVT::v2i32,
/*41896*/       OPC_RecordChild2, // #1 = $Vm
/*41897*/       OPC_CheckChild2Type, MVT::v2i32,
/*41899*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41901*/       OPC_EmitInteger, MVT::i32, 14, 
/*41904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41944
/*41920*/       OPC_CheckChild1Type, MVT::v8i16,
/*41922*/       OPC_RecordChild2, // #1 = $Vm
/*41923*/       OPC_CheckChild2Type, MVT::v8i16,
/*41925*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41927*/       OPC_EmitInteger, MVT::i32, 14, 
/*41930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41970
/*41946*/       OPC_CheckChild1Type, MVT::v4i32,
/*41948*/       OPC_RecordChild2, // #1 = $Vm
/*41949*/       OPC_CheckChild2Type, MVT::v4i32,
/*41951*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41953*/       OPC_EmitInteger, MVT::i32, 14, 
/*41956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41996
/*41972*/       OPC_CheckChild1Type, MVT::v8i8,
/*41974*/       OPC_RecordChild2, // #1 = $Vm
/*41975*/       OPC_CheckChild2Type, MVT::v8i8,
/*41977*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41979*/       OPC_EmitInteger, MVT::i32, 14, 
/*41982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42022
/*41998*/       OPC_CheckChild1Type, MVT::v16i8,
/*42000*/       OPC_RecordChild2, // #1 = $Vm
/*42001*/       OPC_CheckChild2Type, MVT::v16i8,
/*42003*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42005*/       OPC_EmitInteger, MVT::i32, 14, 
/*42008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->42048
/*42024*/       OPC_CheckChild1Type, MVT::v2f32,
/*42026*/       OPC_RecordChild2, // #1 = $Vm
/*42027*/       OPC_CheckChild2Type, MVT::v2f32,
/*42029*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42031*/       OPC_EmitInteger, MVT::i32, 14, 
/*42034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->42074
/*42050*/       OPC_CheckChild1Type, MVT::v4f32,
/*42052*/       OPC_RecordChild2, // #1 = $Vm
/*42053*/       OPC_CheckChild2Type, MVT::v4f32,
/*42055*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42057*/       OPC_EmitInteger, MVT::i32, 14, 
/*42060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*42075*/   /*Scope*/ 34|128,1/*162*/, /*->42239*/
/*42077*/     OPC_CheckInteger, 14, 
/*42079*/     OPC_MoveParent,
/*42080*/     OPC_RecordChild1, // #0 = $Vn
/*42081*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42108
/*42084*/       OPC_CheckChild1Type, MVT::v4i16,
/*42086*/       OPC_RecordChild2, // #1 = $Vm
/*42087*/       OPC_CheckChild2Type, MVT::v4i16,
/*42089*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42091*/       OPC_EmitInteger, MVT::i32, 14, 
/*42094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42134
/*42110*/       OPC_CheckChild1Type, MVT::v2i32,
/*42112*/       OPC_RecordChild2, // #1 = $Vm
/*42113*/       OPC_CheckChild2Type, MVT::v2i32,
/*42115*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42117*/       OPC_EmitInteger, MVT::i32, 14, 
/*42120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42160
/*42136*/       OPC_CheckChild1Type, MVT::v8i16,
/*42138*/       OPC_RecordChild2, // #1 = $Vm
/*42139*/       OPC_CheckChild2Type, MVT::v8i16,
/*42141*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42143*/       OPC_EmitInteger, MVT::i32, 14, 
/*42146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42186
/*42162*/       OPC_CheckChild1Type, MVT::v4i32,
/*42164*/       OPC_RecordChild2, // #1 = $Vm
/*42165*/       OPC_CheckChild2Type, MVT::v4i32,
/*42167*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42169*/       OPC_EmitInteger, MVT::i32, 14, 
/*42172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42212
/*42188*/       OPC_CheckChild1Type, MVT::v8i8,
/*42190*/       OPC_RecordChild2, // #1 = $Vm
/*42191*/       OPC_CheckChild2Type, MVT::v8i8,
/*42193*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42195*/       OPC_EmitInteger, MVT::i32, 14, 
/*42198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42238
/*42214*/       OPC_CheckChild1Type, MVT::v16i8,
/*42216*/       OPC_RecordChild2, // #1 = $Vm
/*42217*/       OPC_CheckChild2Type, MVT::v16i8,
/*42219*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42221*/       OPC_EmitInteger, MVT::i32, 14, 
/*42224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42239*/   /*Scope*/ 86|128,1/*214*/, /*->42455*/
/*42241*/     OPC_CheckInteger, 41, 
/*42243*/     OPC_MoveParent,
/*42244*/     OPC_RecordChild1, // #0 = $Vn
/*42245*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42272
/*42248*/       OPC_CheckChild1Type, MVT::v4i16,
/*42250*/       OPC_RecordChild2, // #1 = $Vm
/*42251*/       OPC_CheckChild2Type, MVT::v4i16,
/*42253*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42255*/       OPC_EmitInteger, MVT::i32, 14, 
/*42258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42298
/*42274*/       OPC_CheckChild1Type, MVT::v2i32,
/*42276*/       OPC_RecordChild2, // #1 = $Vm
/*42277*/       OPC_CheckChild2Type, MVT::v2i32,
/*42279*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42281*/       OPC_EmitInteger, MVT::i32, 14, 
/*42284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42324
/*42300*/       OPC_CheckChild1Type, MVT::v8i16,
/*42302*/       OPC_RecordChild2, // #1 = $Vm
/*42303*/       OPC_CheckChild2Type, MVT::v8i16,
/*42305*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42307*/       OPC_EmitInteger, MVT::i32, 14, 
/*42310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42350
/*42326*/       OPC_CheckChild1Type, MVT::v4i32,
/*42328*/       OPC_RecordChild2, // #1 = $Vm
/*42329*/       OPC_CheckChild2Type, MVT::v4i32,
/*42331*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42333*/       OPC_EmitInteger, MVT::i32, 14, 
/*42336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42376
/*42352*/       OPC_CheckChild1Type, MVT::v8i8,
/*42354*/       OPC_RecordChild2, // #1 = $Vm
/*42355*/       OPC_CheckChild2Type, MVT::v8i8,
/*42357*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42359*/       OPC_EmitInteger, MVT::i32, 14, 
/*42362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 41:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42402
/*42378*/       OPC_CheckChild1Type, MVT::v16i8,
/*42380*/       OPC_RecordChild2, // #1 = $Vm
/*42381*/       OPC_CheckChild2Type, MVT::v16i8,
/*42383*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42385*/       OPC_EmitInteger, MVT::i32, 14, 
/*42388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 41:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->42428
/*42404*/       OPC_CheckChild1Type, MVT::v2f32,
/*42406*/       OPC_RecordChild2, // #1 = $Vm
/*42407*/       OPC_CheckChild2Type, MVT::v2f32,
/*42409*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42411*/       OPC_EmitInteger, MVT::i32, 14, 
/*42414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 41:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->42454
/*42430*/       OPC_CheckChild1Type, MVT::v4f32,
/*42432*/       OPC_RecordChild2, // #1 = $Vm
/*42433*/       OPC_CheckChild2Type, MVT::v4f32,
/*42435*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42437*/       OPC_EmitInteger, MVT::i32, 14, 
/*42440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 41:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*42455*/   /*Scope*/ 34|128,1/*162*/, /*->42619*/
/*42457*/     OPC_CheckInteger, 42, 
/*42459*/     OPC_MoveParent,
/*42460*/     OPC_RecordChild1, // #0 = $Vn
/*42461*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42488
/*42464*/       OPC_CheckChild1Type, MVT::v4i16,
/*42466*/       OPC_RecordChild2, // #1 = $Vm
/*42467*/       OPC_CheckChild2Type, MVT::v4i16,
/*42469*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42471*/       OPC_EmitInteger, MVT::i32, 14, 
/*42474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42514
/*42490*/       OPC_CheckChild1Type, MVT::v2i32,
/*42492*/       OPC_RecordChild2, // #1 = $Vm
/*42493*/       OPC_CheckChild2Type, MVT::v2i32,
/*42495*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42497*/       OPC_EmitInteger, MVT::i32, 14, 
/*42500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42540
/*42516*/       OPC_CheckChild1Type, MVT::v8i16,
/*42518*/       OPC_RecordChild2, // #1 = $Vm
/*42519*/       OPC_CheckChild2Type, MVT::v8i16,
/*42521*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42523*/       OPC_EmitInteger, MVT::i32, 14, 
/*42526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42566
/*42542*/       OPC_CheckChild1Type, MVT::v4i32,
/*42544*/       OPC_RecordChild2, // #1 = $Vm
/*42545*/       OPC_CheckChild2Type, MVT::v4i32,
/*42547*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42549*/       OPC_EmitInteger, MVT::i32, 14, 
/*42552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42592
/*42568*/       OPC_CheckChild1Type, MVT::v8i8,
/*42570*/       OPC_RecordChild2, // #1 = $Vm
/*42571*/       OPC_CheckChild2Type, MVT::v8i8,
/*42573*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42575*/       OPC_EmitInteger, MVT::i32, 14, 
/*42578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42618
/*42594*/       OPC_CheckChild1Type, MVT::v16i8,
/*42596*/       OPC_RecordChild2, // #1 = $Vm
/*42597*/       OPC_CheckChild2Type, MVT::v16i8,
/*42599*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42601*/       OPC_EmitInteger, MVT::i32, 14, 
/*42604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42619*/   /*Scope*/ 86|128,1/*214*/, /*->42835*/
/*42621*/     OPC_CheckInteger, 43, 
/*42623*/     OPC_MoveParent,
/*42624*/     OPC_RecordChild1, // #0 = $Vn
/*42625*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42652
/*42628*/       OPC_CheckChild1Type, MVT::v4i16,
/*42630*/       OPC_RecordChild2, // #1 = $Vm
/*42631*/       OPC_CheckChild2Type, MVT::v4i16,
/*42633*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42635*/       OPC_EmitInteger, MVT::i32, 14, 
/*42638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42678
/*42654*/       OPC_CheckChild1Type, MVT::v2i32,
/*42656*/       OPC_RecordChild2, // #1 = $Vm
/*42657*/       OPC_CheckChild2Type, MVT::v2i32,
/*42659*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42661*/       OPC_EmitInteger, MVT::i32, 14, 
/*42664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42704
/*42680*/       OPC_CheckChild1Type, MVT::v8i16,
/*42682*/       OPC_RecordChild2, // #1 = $Vm
/*42683*/       OPC_CheckChild2Type, MVT::v8i16,
/*42685*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42687*/       OPC_EmitInteger, MVT::i32, 14, 
/*42690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42730
/*42706*/       OPC_CheckChild1Type, MVT::v4i32,
/*42708*/       OPC_RecordChild2, // #1 = $Vm
/*42709*/       OPC_CheckChild2Type, MVT::v4i32,
/*42711*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42713*/       OPC_EmitInteger, MVT::i32, 14, 
/*42716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42756
/*42732*/       OPC_CheckChild1Type, MVT::v8i8,
/*42734*/       OPC_RecordChild2, // #1 = $Vm
/*42735*/       OPC_CheckChild2Type, MVT::v8i8,
/*42737*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42739*/       OPC_EmitInteger, MVT::i32, 14, 
/*42742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42782
/*42758*/       OPC_CheckChild1Type, MVT::v16i8,
/*42760*/       OPC_RecordChild2, // #1 = $Vm
/*42761*/       OPC_CheckChild2Type, MVT::v16i8,
/*42763*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42765*/       OPC_EmitInteger, MVT::i32, 14, 
/*42768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->42808
/*42784*/       OPC_CheckChild1Type, MVT::v2f32,
/*42786*/       OPC_RecordChild2, // #1 = $Vm
/*42787*/       OPC_CheckChild2Type, MVT::v2f32,
/*42789*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42791*/       OPC_EmitInteger, MVT::i32, 14, 
/*42794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->42834
/*42810*/       OPC_CheckChild1Type, MVT::v4f32,
/*42812*/       OPC_RecordChild2, // #1 = $Vm
/*42813*/       OPC_CheckChild2Type, MVT::v4f32,
/*42815*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42817*/       OPC_EmitInteger, MVT::i32, 14, 
/*42820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 43:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*42835*/   /*Scope*/ 34|128,1/*162*/, /*->42999*/
/*42837*/     OPC_CheckInteger, 44, 
/*42839*/     OPC_MoveParent,
/*42840*/     OPC_RecordChild1, // #0 = $Vn
/*42841*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42868
/*42844*/       OPC_CheckChild1Type, MVT::v4i16,
/*42846*/       OPC_RecordChild2, // #1 = $Vm
/*42847*/       OPC_CheckChild2Type, MVT::v4i16,
/*42849*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42851*/       OPC_EmitInteger, MVT::i32, 14, 
/*42854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42894
/*42870*/       OPC_CheckChild1Type, MVT::v2i32,
/*42872*/       OPC_RecordChild2, // #1 = $Vm
/*42873*/       OPC_CheckChild2Type, MVT::v2i32,
/*42875*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42877*/       OPC_EmitInteger, MVT::i32, 14, 
/*42880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42920
/*42896*/       OPC_CheckChild1Type, MVT::v8i16,
/*42898*/       OPC_RecordChild2, // #1 = $Vm
/*42899*/       OPC_CheckChild2Type, MVT::v8i16,
/*42901*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42903*/       OPC_EmitInteger, MVT::i32, 14, 
/*42906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42946
/*42922*/       OPC_CheckChild1Type, MVT::v4i32,
/*42924*/       OPC_RecordChild2, // #1 = $Vm
/*42925*/       OPC_CheckChild2Type, MVT::v4i32,
/*42927*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42929*/       OPC_EmitInteger, MVT::i32, 14, 
/*42932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42972
/*42948*/       OPC_CheckChild1Type, MVT::v8i8,
/*42950*/       OPC_RecordChild2, // #1 = $Vm
/*42951*/       OPC_CheckChild2Type, MVT::v8i8,
/*42953*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42955*/       OPC_EmitInteger, MVT::i32, 14, 
/*42958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42998
/*42974*/       OPC_CheckChild1Type, MVT::v16i8,
/*42976*/       OPC_RecordChild2, // #1 = $Vm
/*42977*/       OPC_CheckChild2Type, MVT::v16i8,
/*42979*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42981*/       OPC_EmitInteger, MVT::i32, 14, 
/*42984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42999*/   /*Scope*/ 110, /*->43110*/
/*43000*/     OPC_CheckInteger, 51, 
/*43002*/     OPC_MoveParent,
/*43003*/     OPC_RecordChild1, // #0 = $Vn
/*43004*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->43031
/*43007*/       OPC_CheckChild1Type, MVT::v8i8,
/*43009*/       OPC_RecordChild2, // #1 = $Vm
/*43010*/       OPC_CheckChild2Type, MVT::v8i8,
/*43012*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43014*/       OPC_EmitInteger, MVT::i32, 14, 
/*43017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 51:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43057
/*43033*/       OPC_CheckChild1Type, MVT::v4i16,
/*43035*/       OPC_RecordChild2, // #1 = $Vm
/*43036*/       OPC_CheckChild2Type, MVT::v4i16,
/*43038*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43040*/       OPC_EmitInteger, MVT::i32, 14, 
/*43043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43083
/*43059*/       OPC_CheckChild1Type, MVT::v2i32,
/*43061*/       OPC_RecordChild2, // #1 = $Vm
/*43062*/       OPC_CheckChild2Type, MVT::v2i32,
/*43064*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43066*/       OPC_EmitInteger, MVT::i32, 14, 
/*43069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->43109
/*43085*/       OPC_CheckChild1Type, MVT::v2f32,
/*43087*/       OPC_RecordChild2, // #1 = $Vm
/*43088*/       OPC_CheckChild2Type, MVT::v2f32,
/*43090*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43092*/       OPC_EmitInteger, MVT::i32, 14, 
/*43095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 51:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*43110*/   /*Scope*/ 10|128,1/*138*/, /*->43250*/
/*43112*/     OPC_CheckInteger, 52, 
/*43114*/     OPC_MoveParent,
/*43115*/     OPC_RecordChild1, // #0 = $Vm
/*43116*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->43139
/*43119*/       OPC_CheckChild1Type, MVT::v8i8,
/*43121*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43123*/       OPC_EmitInteger, MVT::i32, 14, 
/*43126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43161
/*43141*/       OPC_CheckChild1Type, MVT::v4i16,
/*43143*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43145*/       OPC_EmitInteger, MVT::i32, 14, 
/*43148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->43183
/*43163*/       OPC_CheckChild1Type, MVT::v2i32,
/*43165*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43167*/       OPC_EmitInteger, MVT::i32, 14, 
/*43170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 52:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43205
/*43185*/       OPC_CheckChild1Type, MVT::v16i8,
/*43187*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43189*/       OPC_EmitInteger, MVT::i32, 14, 
/*43192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43227
/*43207*/       OPC_CheckChild1Type, MVT::v8i16,
/*43209*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43211*/       OPC_EmitInteger, MVT::i32, 14, 
/*43214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->43249
/*43229*/       OPC_CheckChild1Type, MVT::v4i32,
/*43231*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43233*/       OPC_EmitInteger, MVT::i32, 14, 
/*43236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 52:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43250*/   /*Scope*/ 10|128,1/*138*/, /*->43390*/
/*43252*/     OPC_CheckInteger, 53, 
/*43254*/     OPC_MoveParent,
/*43255*/     OPC_RecordChild1, // #0 = $Vm
/*43256*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->43279
/*43259*/       OPC_CheckChild1Type, MVT::v8i8,
/*43261*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43263*/       OPC_EmitInteger, MVT::i32, 14, 
/*43266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43301
/*43281*/       OPC_CheckChild1Type, MVT::v4i16,
/*43283*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43285*/       OPC_EmitInteger, MVT::i32, 14, 
/*43288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->43323
/*43303*/       OPC_CheckChild1Type, MVT::v2i32,
/*43305*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43307*/       OPC_EmitInteger, MVT::i32, 14, 
/*43310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43345
/*43325*/       OPC_CheckChild1Type, MVT::v16i8,
/*43327*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43329*/       OPC_EmitInteger, MVT::i32, 14, 
/*43332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43367
/*43347*/       OPC_CheckChild1Type, MVT::v8i16,
/*43349*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43351*/       OPC_EmitInteger, MVT::i32, 14, 
/*43354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->43389
/*43369*/       OPC_CheckChild1Type, MVT::v4i32,
/*43371*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43373*/       OPC_EmitInteger, MVT::i32, 14, 
/*43376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43390*/   /*Scope*/ 34|128,1/*162*/, /*->43554*/
/*43392*/     OPC_CheckInteger, 49, 
/*43394*/     OPC_MoveParent,
/*43395*/     OPC_RecordChild1, // #0 = $src1
/*43396*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43423
/*43399*/       OPC_CheckChild1Type, MVT::v4i16,
/*43401*/       OPC_RecordChild2, // #1 = $Vm
/*43402*/       OPC_CheckChild2Type, MVT::v8i8,
/*43404*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43406*/       OPC_EmitInteger, MVT::i32, 14, 
/*43409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43449
/*43425*/       OPC_CheckChild1Type, MVT::v2i32,
/*43427*/       OPC_RecordChild2, // #1 = $Vm
/*43428*/       OPC_CheckChild2Type, MVT::v4i16,
/*43430*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43432*/       OPC_EmitInteger, MVT::i32, 14, 
/*43435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43475
/*43451*/       OPC_CheckChild1Type, MVT::v1i64,
/*43453*/       OPC_RecordChild2, // #1 = $Vm
/*43454*/       OPC_CheckChild2Type, MVT::v2i32,
/*43456*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43458*/       OPC_EmitInteger, MVT::i32, 14, 
/*43461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43501
/*43477*/       OPC_CheckChild1Type, MVT::v8i16,
/*43479*/       OPC_RecordChild2, // #1 = $Vm
/*43480*/       OPC_CheckChild2Type, MVT::v16i8,
/*43482*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43484*/       OPC_EmitInteger, MVT::i32, 14, 
/*43487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43527
/*43503*/       OPC_CheckChild1Type, MVT::v4i32,
/*43505*/       OPC_RecordChild2, // #1 = $Vm
/*43506*/       OPC_CheckChild2Type, MVT::v8i16,
/*43508*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43510*/       OPC_EmitInteger, MVT::i32, 14, 
/*43513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43553
/*43529*/       OPC_CheckChild1Type, MVT::v2i64,
/*43531*/       OPC_RecordChild2, // #1 = $Vm
/*43532*/       OPC_CheckChild2Type, MVT::v4i32,
/*43534*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43536*/       OPC_EmitInteger, MVT::i32, 14, 
/*43539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43554*/   /*Scope*/ 34|128,1/*162*/, /*->43718*/
/*43556*/     OPC_CheckInteger, 50, 
/*43558*/     OPC_MoveParent,
/*43559*/     OPC_RecordChild1, // #0 = $src1
/*43560*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43587
/*43563*/       OPC_CheckChild1Type, MVT::v4i16,
/*43565*/       OPC_RecordChild2, // #1 = $Vm
/*43566*/       OPC_CheckChild2Type, MVT::v8i8,
/*43568*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43570*/       OPC_EmitInteger, MVT::i32, 14, 
/*43573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43613
/*43589*/       OPC_CheckChild1Type, MVT::v2i32,
/*43591*/       OPC_RecordChild2, // #1 = $Vm
/*43592*/       OPC_CheckChild2Type, MVT::v4i16,
/*43594*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43596*/       OPC_EmitInteger, MVT::i32, 14, 
/*43599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43639
/*43615*/       OPC_CheckChild1Type, MVT::v1i64,
/*43617*/       OPC_RecordChild2, // #1 = $Vm
/*43618*/       OPC_CheckChild2Type, MVT::v2i32,
/*43620*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43622*/       OPC_EmitInteger, MVT::i32, 14, 
/*43625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43665
/*43641*/       OPC_CheckChild1Type, MVT::v8i16,
/*43643*/       OPC_RecordChild2, // #1 = $Vm
/*43644*/       OPC_CheckChild2Type, MVT::v16i8,
/*43646*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43648*/       OPC_EmitInteger, MVT::i32, 14, 
/*43651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43691
/*43667*/       OPC_CheckChild1Type, MVT::v4i32,
/*43669*/       OPC_RecordChild2, // #1 = $Vm
/*43670*/       OPC_CheckChild2Type, MVT::v8i16,
/*43672*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43674*/       OPC_EmitInteger, MVT::i32, 14, 
/*43677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43717
/*43693*/       OPC_CheckChild1Type, MVT::v2i64,
/*43695*/       OPC_RecordChild2, // #1 = $Vm
/*43696*/       OPC_CheckChild2Type, MVT::v4i32,
/*43698*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43700*/       OPC_EmitInteger, MVT::i32, 14, 
/*43703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43718*/   /*Scope*/ 110, /*->43829*/
/*43719*/     OPC_CheckInteger, 54, 
/*43721*/     OPC_MoveParent,
/*43722*/     OPC_RecordChild1, // #0 = $Vn
/*43723*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->43750
/*43726*/       OPC_CheckChild1Type, MVT::v8i8,
/*43728*/       OPC_RecordChild2, // #1 = $Vm
/*43729*/       OPC_CheckChild2Type, MVT::v8i8,
/*43731*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43733*/       OPC_EmitInteger, MVT::i32, 14, 
/*43736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43776
/*43752*/       OPC_CheckChild1Type, MVT::v4i16,
/*43754*/       OPC_RecordChild2, // #1 = $Vm
/*43755*/       OPC_CheckChild2Type, MVT::v4i16,
/*43757*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43759*/       OPC_EmitInteger, MVT::i32, 14, 
/*43762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43802
/*43778*/       OPC_CheckChild1Type, MVT::v2i32,
/*43780*/       OPC_RecordChild2, // #1 = $Vm
/*43781*/       OPC_CheckChild2Type, MVT::v2i32,
/*43783*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43785*/       OPC_EmitInteger, MVT::i32, 14, 
/*43788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->43828
/*43804*/       OPC_CheckChild1Type, MVT::v2f32,
/*43806*/       OPC_RecordChild2, // #1 = $Vm
/*43807*/       OPC_CheckChild2Type, MVT::v2f32,
/*43809*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43811*/       OPC_EmitInteger, MVT::i32, 14, 
/*43814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 54:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*43829*/   /*Scope*/ 84, /*->43914*/
/*43830*/     OPC_CheckInteger, 55, 
/*43832*/     OPC_MoveParent,
/*43833*/     OPC_RecordChild1, // #0 = $Vn
/*43834*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43861
/*43837*/       OPC_CheckChild1Type, MVT::v8i8,
/*43839*/       OPC_RecordChild2, // #1 = $Vm
/*43840*/       OPC_CheckChild2Type, MVT::v8i8,
/*43842*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43844*/       OPC_EmitInteger, MVT::i32, 14, 
/*43847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43887
/*43863*/       OPC_CheckChild1Type, MVT::v4i16,
/*43865*/       OPC_RecordChild2, // #1 = $Vm
/*43866*/       OPC_CheckChild2Type, MVT::v4i16,
/*43868*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43870*/       OPC_EmitInteger, MVT::i32, 14, 
/*43873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43913
/*43889*/       OPC_CheckChild1Type, MVT::v2i32,
/*43891*/       OPC_RecordChild2, // #1 = $Vm
/*43892*/       OPC_CheckChild2Type, MVT::v2i32,
/*43894*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43896*/       OPC_EmitInteger, MVT::i32, 14, 
/*43899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*43914*/   /*Scope*/ 110, /*->44025*/
/*43915*/     OPC_CheckInteger, 56, 
/*43917*/     OPC_MoveParent,
/*43918*/     OPC_RecordChild1, // #0 = $Vn
/*43919*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->43946
/*43922*/       OPC_CheckChild1Type, MVT::v8i8,
/*43924*/       OPC_RecordChild2, // #1 = $Vm
/*43925*/       OPC_CheckChild2Type, MVT::v8i8,
/*43927*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43929*/       OPC_EmitInteger, MVT::i32, 14, 
/*43932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43972
/*43948*/       OPC_CheckChild1Type, MVT::v4i16,
/*43950*/       OPC_RecordChild2, // #1 = $Vm
/*43951*/       OPC_CheckChild2Type, MVT::v4i16,
/*43953*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43955*/       OPC_EmitInteger, MVT::i32, 14, 
/*43958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43998
/*43974*/       OPC_CheckChild1Type, MVT::v2i32,
/*43976*/       OPC_RecordChild2, // #1 = $Vm
/*43977*/       OPC_CheckChild2Type, MVT::v2i32,
/*43979*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43981*/       OPC_EmitInteger, MVT::i32, 14, 
/*43984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44024
/*44000*/       OPC_CheckChild1Type, MVT::v2f32,
/*44002*/       OPC_RecordChild2, // #1 = $Vm
/*44003*/       OPC_CheckChild2Type, MVT::v2f32,
/*44005*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44007*/       OPC_EmitInteger, MVT::i32, 14, 
/*44010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 56:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*44025*/   /*Scope*/ 84, /*->44110*/
/*44026*/     OPC_CheckInteger, 57, 
/*44028*/     OPC_MoveParent,
/*44029*/     OPC_RecordChild1, // #0 = $Vn
/*44030*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44057
/*44033*/       OPC_CheckChild1Type, MVT::v8i8,
/*44035*/       OPC_RecordChild2, // #1 = $Vm
/*44036*/       OPC_CheckChild2Type, MVT::v8i8,
/*44038*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44040*/       OPC_EmitInteger, MVT::i32, 14, 
/*44043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44083
/*44059*/       OPC_CheckChild1Type, MVT::v4i16,
/*44061*/       OPC_RecordChild2, // #1 = $Vm
/*44062*/       OPC_CheckChild2Type, MVT::v4i16,
/*44064*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44066*/       OPC_EmitInteger, MVT::i32, 14, 
/*44069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44109
/*44085*/       OPC_CheckChild1Type, MVT::v2i32,
/*44087*/       OPC_RecordChild2, // #1 = $Vm
/*44088*/       OPC_CheckChild2Type, MVT::v2i32,
/*44090*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44092*/       OPC_EmitInteger, MVT::i32, 14, 
/*44095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*44110*/   /*Scope*/ 94, /*->44205*/
/*44111*/     OPC_CheckInteger, 84, 
/*44113*/     OPC_MoveParent,
/*44114*/     OPC_RecordChild1, // #0 = $Vm
/*44115*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->44138
/*44118*/       OPC_CheckChild1Type, MVT::v2i32,
/*44120*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44122*/       OPC_EmitInteger, MVT::i32, 14, 
/*44125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->44160
/*44140*/       OPC_CheckChild1Type, MVT::v4i32,
/*44142*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44144*/       OPC_EmitInteger, MVT::i32, 14, 
/*44147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 84:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->44182
/*44162*/       OPC_CheckChild1Type, MVT::v2f32,
/*44164*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44166*/       OPC_EmitInteger, MVT::i32, 14, 
/*44169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 84:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->44204
/*44184*/       OPC_CheckChild1Type, MVT::v4f32,
/*44186*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44188*/       OPC_EmitInteger, MVT::i32, 14, 
/*44191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 84:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44205*/   /*Scope*/ 94, /*->44300*/
/*44206*/     OPC_CheckInteger, 91, 
/*44208*/     OPC_MoveParent,
/*44209*/     OPC_RecordChild1, // #0 = $Vm
/*44210*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->44233
/*44213*/       OPC_CheckChild1Type, MVT::v2i32,
/*44215*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44217*/       OPC_EmitInteger, MVT::i32, 14, 
/*44220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->44255
/*44235*/       OPC_CheckChild1Type, MVT::v4i32,
/*44237*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44239*/       OPC_EmitInteger, MVT::i32, 14, 
/*44242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->44277
/*44257*/       OPC_CheckChild1Type, MVT::v2f32,
/*44259*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44261*/       OPC_EmitInteger, MVT::i32, 14, 
/*44264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44267*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 91:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->44299
/*44279*/       OPC_CheckChild1Type, MVT::v4f32,
/*44281*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44283*/       OPC_EmitInteger, MVT::i32, 14, 
/*44286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 91:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44300*/   /*Scope*/ 86|128,1/*214*/, /*->44516*/
/*44302*/     OPC_CheckInteger, 98, 
/*44304*/     OPC_MoveParent,
/*44305*/     OPC_RecordChild1, // #0 = $Vm
/*44306*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44333
/*44309*/       OPC_CheckChild1Type, MVT::v4i16,
/*44311*/       OPC_RecordChild2, // #1 = $Vn
/*44312*/       OPC_CheckChild2Type, MVT::v4i16,
/*44314*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44316*/       OPC_EmitInteger, MVT::i32, 14, 
/*44319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44359
/*44335*/       OPC_CheckChild1Type, MVT::v2i32,
/*44337*/       OPC_RecordChild2, // #1 = $Vn
/*44338*/       OPC_CheckChild2Type, MVT::v2i32,
/*44340*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44342*/       OPC_EmitInteger, MVT::i32, 14, 
/*44345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44385
/*44361*/       OPC_CheckChild1Type, MVT::v8i16,
/*44363*/       OPC_RecordChild2, // #1 = $Vn
/*44364*/       OPC_CheckChild2Type, MVT::v8i16,
/*44366*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44368*/       OPC_EmitInteger, MVT::i32, 14, 
/*44371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44411
/*44387*/       OPC_CheckChild1Type, MVT::v4i32,
/*44389*/       OPC_RecordChild2, // #1 = $Vn
/*44390*/       OPC_CheckChild2Type, MVT::v4i32,
/*44392*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44394*/       OPC_EmitInteger, MVT::i32, 14, 
/*44397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44437
/*44413*/       OPC_CheckChild1Type, MVT::v8i8,
/*44415*/       OPC_RecordChild2, // #1 = $Vn
/*44416*/       OPC_CheckChild2Type, MVT::v8i8,
/*44418*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44420*/       OPC_EmitInteger, MVT::i32, 14, 
/*44423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44463
/*44439*/       OPC_CheckChild1Type, MVT::v16i8,
/*44441*/       OPC_RecordChild2, // #1 = $Vn
/*44442*/       OPC_CheckChild2Type, MVT::v16i8,
/*44444*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44446*/       OPC_EmitInteger, MVT::i32, 14, 
/*44449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44489
/*44465*/       OPC_CheckChild1Type, MVT::v1i64,
/*44467*/       OPC_RecordChild2, // #1 = $Vn
/*44468*/       OPC_CheckChild2Type, MVT::v1i64,
/*44470*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44472*/       OPC_EmitInteger, MVT::i32, 14, 
/*44475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44515
/*44491*/       OPC_CheckChild1Type, MVT::v2i64,
/*44493*/       OPC_RecordChild2, // #1 = $Vn
/*44494*/       OPC_CheckChild2Type, MVT::v2i64,
/*44496*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44498*/       OPC_EmitInteger, MVT::i32, 14, 
/*44501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*44516*/   /*Scope*/ 86|128,1/*214*/, /*->44732*/
/*44518*/     OPC_CheckInteger, 99, 
/*44520*/     OPC_MoveParent,
/*44521*/     OPC_RecordChild1, // #0 = $Vm
/*44522*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44549
/*44525*/       OPC_CheckChild1Type, MVT::v4i16,
/*44527*/       OPC_RecordChild2, // #1 = $Vn
/*44528*/       OPC_CheckChild2Type, MVT::v4i16,
/*44530*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44532*/       OPC_EmitInteger, MVT::i32, 14, 
/*44535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44575
/*44551*/       OPC_CheckChild1Type, MVT::v2i32,
/*44553*/       OPC_RecordChild2, // #1 = $Vn
/*44554*/       OPC_CheckChild2Type, MVT::v2i32,
/*44556*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44558*/       OPC_EmitInteger, MVT::i32, 14, 
/*44561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44601
/*44577*/       OPC_CheckChild1Type, MVT::v8i16,
/*44579*/       OPC_RecordChild2, // #1 = $Vn
/*44580*/       OPC_CheckChild2Type, MVT::v8i16,
/*44582*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44584*/       OPC_EmitInteger, MVT::i32, 14, 
/*44587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44627
/*44603*/       OPC_CheckChild1Type, MVT::v4i32,
/*44605*/       OPC_RecordChild2, // #1 = $Vn
/*44606*/       OPC_CheckChild2Type, MVT::v4i32,
/*44608*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44610*/       OPC_EmitInteger, MVT::i32, 14, 
/*44613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44653
/*44629*/       OPC_CheckChild1Type, MVT::v8i8,
/*44631*/       OPC_RecordChild2, // #1 = $Vn
/*44632*/       OPC_CheckChild2Type, MVT::v8i8,
/*44634*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44636*/       OPC_EmitInteger, MVT::i32, 14, 
/*44639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44679
/*44655*/       OPC_CheckChild1Type, MVT::v16i8,
/*44657*/       OPC_RecordChild2, // #1 = $Vn
/*44658*/       OPC_CheckChild2Type, MVT::v16i8,
/*44660*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44662*/       OPC_EmitInteger, MVT::i32, 14, 
/*44665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44705
/*44681*/       OPC_CheckChild1Type, MVT::v1i64,
/*44683*/       OPC_RecordChild2, // #1 = $Vn
/*44684*/       OPC_CheckChild2Type, MVT::v1i64,
/*44686*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44688*/       OPC_EmitInteger, MVT::i32, 14, 
/*44691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44731
/*44707*/       OPC_CheckChild1Type, MVT::v2i64,
/*44709*/       OPC_RecordChild2, // #1 = $Vn
/*44710*/       OPC_CheckChild2Type, MVT::v2i64,
/*44712*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44714*/       OPC_EmitInteger, MVT::i32, 14, 
/*44717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*44732*/   /*Scope*/ 86|128,1/*214*/, /*->44948*/
/*44734*/     OPC_CheckInteger, 89, 
/*44736*/     OPC_MoveParent,
/*44737*/     OPC_RecordChild1, // #0 = $Vm
/*44738*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44765
/*44741*/       OPC_CheckChild1Type, MVT::v4i16,
/*44743*/       OPC_RecordChild2, // #1 = $Vn
/*44744*/       OPC_CheckChild2Type, MVT::v4i16,
/*44746*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44748*/       OPC_EmitInteger, MVT::i32, 14, 
/*44751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44791
/*44767*/       OPC_CheckChild1Type, MVT::v2i32,
/*44769*/       OPC_RecordChild2, // #1 = $Vn
/*44770*/       OPC_CheckChild2Type, MVT::v2i32,
/*44772*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44774*/       OPC_EmitInteger, MVT::i32, 14, 
/*44777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44817
/*44793*/       OPC_CheckChild1Type, MVT::v8i16,
/*44795*/       OPC_RecordChild2, // #1 = $Vn
/*44796*/       OPC_CheckChild2Type, MVT::v8i16,
/*44798*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44800*/       OPC_EmitInteger, MVT::i32, 14, 
/*44803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44843
/*44819*/       OPC_CheckChild1Type, MVT::v4i32,
/*44821*/       OPC_RecordChild2, // #1 = $Vn
/*44822*/       OPC_CheckChild2Type, MVT::v4i32,
/*44824*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44826*/       OPC_EmitInteger, MVT::i32, 14, 
/*44829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44869
/*44845*/       OPC_CheckChild1Type, MVT::v8i8,
/*44847*/       OPC_RecordChild2, // #1 = $Vn
/*44848*/       OPC_CheckChild2Type, MVT::v8i8,
/*44850*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44852*/       OPC_EmitInteger, MVT::i32, 14, 
/*44855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 89:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44895
/*44871*/       OPC_CheckChild1Type, MVT::v16i8,
/*44873*/       OPC_RecordChild2, // #1 = $Vn
/*44874*/       OPC_CheckChild2Type, MVT::v16i8,
/*44876*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44878*/       OPC_EmitInteger, MVT::i32, 14, 
/*44881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 89:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44921
/*44897*/       OPC_CheckChild1Type, MVT::v1i64,
/*44899*/       OPC_RecordChild2, // #1 = $Vn
/*44900*/       OPC_CheckChild2Type, MVT::v1i64,
/*44902*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44904*/       OPC_EmitInteger, MVT::i32, 14, 
/*44907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 89:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44947
/*44923*/       OPC_CheckChild1Type, MVT::v2i64,
/*44925*/       OPC_RecordChild2, // #1 = $Vn
/*44926*/       OPC_CheckChild2Type, MVT::v2i64,
/*44928*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44930*/       OPC_EmitInteger, MVT::i32, 14, 
/*44933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 89:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*44948*/   /*Scope*/ 86|128,1/*214*/, /*->45164*/
/*44950*/     OPC_CheckInteger, 90, 
/*44952*/     OPC_MoveParent,
/*44953*/     OPC_RecordChild1, // #0 = $Vm
/*44954*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44981
/*44957*/       OPC_CheckChild1Type, MVT::v4i16,
/*44959*/       OPC_RecordChild2, // #1 = $Vn
/*44960*/       OPC_CheckChild2Type, MVT::v4i16,
/*44962*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44964*/       OPC_EmitInteger, MVT::i32, 14, 
/*44967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45007
/*44983*/       OPC_CheckChild1Type, MVT::v2i32,
/*44985*/       OPC_RecordChild2, // #1 = $Vn
/*44986*/       OPC_CheckChild2Type, MVT::v2i32,
/*44988*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44990*/       OPC_EmitInteger, MVT::i32, 14, 
/*44993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45033
/*45009*/       OPC_CheckChild1Type, MVT::v8i16,
/*45011*/       OPC_RecordChild2, // #1 = $Vn
/*45012*/       OPC_CheckChild2Type, MVT::v8i16,
/*45014*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45016*/       OPC_EmitInteger, MVT::i32, 14, 
/*45019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45059
/*45035*/       OPC_CheckChild1Type, MVT::v4i32,
/*45037*/       OPC_RecordChild2, // #1 = $Vn
/*45038*/       OPC_CheckChild2Type, MVT::v4i32,
/*45040*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45042*/       OPC_EmitInteger, MVT::i32, 14, 
/*45045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45085
/*45061*/       OPC_CheckChild1Type, MVT::v8i8,
/*45063*/       OPC_RecordChild2, // #1 = $Vn
/*45064*/       OPC_CheckChild2Type, MVT::v8i8,
/*45066*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45068*/       OPC_EmitInteger, MVT::i32, 14, 
/*45071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45111
/*45087*/       OPC_CheckChild1Type, MVT::v16i8,
/*45089*/       OPC_RecordChild2, // #1 = $Vn
/*45090*/       OPC_CheckChild2Type, MVT::v16i8,
/*45092*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45094*/       OPC_EmitInteger, MVT::i32, 14, 
/*45097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45137
/*45113*/       OPC_CheckChild1Type, MVT::v1i64,
/*45115*/       OPC_RecordChild2, // #1 = $Vn
/*45116*/       OPC_CheckChild2Type, MVT::v1i64,
/*45118*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45120*/       OPC_EmitInteger, MVT::i32, 14, 
/*45123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45163
/*45139*/       OPC_CheckChild1Type, MVT::v2i64,
/*45141*/       OPC_RecordChild2, // #1 = $Vn
/*45142*/       OPC_CheckChild2Type, MVT::v2i64,
/*45144*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45146*/       OPC_EmitInteger, MVT::i32, 14, 
/*45149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*45164*/   /*Scope*/ 86|128,1/*214*/, /*->45380*/
/*45166*/     OPC_CheckInteger, 78, 
/*45168*/     OPC_MoveParent,
/*45169*/     OPC_RecordChild1, // #0 = $Vm
/*45170*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45197
/*45173*/       OPC_CheckChild1Type, MVT::v4i16,
/*45175*/       OPC_RecordChild2, // #1 = $Vn
/*45176*/       OPC_CheckChild2Type, MVT::v4i16,
/*45178*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45180*/       OPC_EmitInteger, MVT::i32, 14, 
/*45183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45223
/*45199*/       OPC_CheckChild1Type, MVT::v2i32,
/*45201*/       OPC_RecordChild2, // #1 = $Vn
/*45202*/       OPC_CheckChild2Type, MVT::v2i32,
/*45204*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45206*/       OPC_EmitInteger, MVT::i32, 14, 
/*45209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45249
/*45225*/       OPC_CheckChild1Type, MVT::v8i16,
/*45227*/       OPC_RecordChild2, // #1 = $Vn
/*45228*/       OPC_CheckChild2Type, MVT::v8i16,
/*45230*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45232*/       OPC_EmitInteger, MVT::i32, 14, 
/*45235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45275
/*45251*/       OPC_CheckChild1Type, MVT::v4i32,
/*45253*/       OPC_RecordChild2, // #1 = $Vn
/*45254*/       OPC_CheckChild2Type, MVT::v4i32,
/*45256*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45258*/       OPC_EmitInteger, MVT::i32, 14, 
/*45261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45301
/*45277*/       OPC_CheckChild1Type, MVT::v8i8,
/*45279*/       OPC_RecordChild2, // #1 = $Vn
/*45280*/       OPC_CheckChild2Type, MVT::v8i8,
/*45282*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45284*/       OPC_EmitInteger, MVT::i32, 14, 
/*45287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45327
/*45303*/       OPC_CheckChild1Type, MVT::v16i8,
/*45305*/       OPC_RecordChild2, // #1 = $Vn
/*45306*/       OPC_CheckChild2Type, MVT::v16i8,
/*45308*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45310*/       OPC_EmitInteger, MVT::i32, 14, 
/*45313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45353
/*45329*/       OPC_CheckChild1Type, MVT::v1i64,
/*45331*/       OPC_RecordChild2, // #1 = $Vn
/*45332*/       OPC_CheckChild2Type, MVT::v1i64,
/*45334*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45336*/       OPC_EmitInteger, MVT::i32, 14, 
/*45339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45379
/*45355*/       OPC_CheckChild1Type, MVT::v2i64,
/*45357*/       OPC_RecordChild2, // #1 = $Vn
/*45358*/       OPC_CheckChild2Type, MVT::v2i64,
/*45360*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45362*/       OPC_EmitInteger, MVT::i32, 14, 
/*45365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*45380*/   /*Scope*/ 86|128,1/*214*/, /*->45596*/
/*45382*/     OPC_CheckInteger, 80, 
/*45384*/     OPC_MoveParent,
/*45385*/     OPC_RecordChild1, // #0 = $Vm
/*45386*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45413
/*45389*/       OPC_CheckChild1Type, MVT::v4i16,
/*45391*/       OPC_RecordChild2, // #1 = $Vn
/*45392*/       OPC_CheckChild2Type, MVT::v4i16,
/*45394*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45396*/       OPC_EmitInteger, MVT::i32, 14, 
/*45399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45439
/*45415*/       OPC_CheckChild1Type, MVT::v2i32,
/*45417*/       OPC_RecordChild2, // #1 = $Vn
/*45418*/       OPC_CheckChild2Type, MVT::v2i32,
/*45420*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45422*/       OPC_EmitInteger, MVT::i32, 14, 
/*45425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45465
/*45441*/       OPC_CheckChild1Type, MVT::v8i16,
/*45443*/       OPC_RecordChild2, // #1 = $Vn
/*45444*/       OPC_CheckChild2Type, MVT::v8i16,
/*45446*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45448*/       OPC_EmitInteger, MVT::i32, 14, 
/*45451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45491
/*45467*/       OPC_CheckChild1Type, MVT::v4i32,
/*45469*/       OPC_RecordChild2, // #1 = $Vn
/*45470*/       OPC_CheckChild2Type, MVT::v4i32,
/*45472*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45474*/       OPC_EmitInteger, MVT::i32, 14, 
/*45477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45517
/*45493*/       OPC_CheckChild1Type, MVT::v8i8,
/*45495*/       OPC_RecordChild2, // #1 = $Vn
/*45496*/       OPC_CheckChild2Type, MVT::v8i8,
/*45498*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45500*/       OPC_EmitInteger, MVT::i32, 14, 
/*45503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45543
/*45519*/       OPC_CheckChild1Type, MVT::v16i8,
/*45521*/       OPC_RecordChild2, // #1 = $Vn
/*45522*/       OPC_CheckChild2Type, MVT::v16i8,
/*45524*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45526*/       OPC_EmitInteger, MVT::i32, 14, 
/*45529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 80:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45569
/*45545*/       OPC_CheckChild1Type, MVT::v1i64,
/*45547*/       OPC_RecordChild2, // #1 = $Vn
/*45548*/       OPC_CheckChild2Type, MVT::v1i64,
/*45550*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45552*/       OPC_EmitInteger, MVT::i32, 14, 
/*45555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 80:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45595
/*45571*/       OPC_CheckChild1Type, MVT::v2i64,
/*45573*/       OPC_RecordChild2, // #1 = $Vn
/*45574*/       OPC_CheckChild2Type, MVT::v2i64,
/*45576*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45578*/       OPC_EmitInteger, MVT::i32, 14, 
/*45581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 80:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*45596*/   /*Scope*/ 86|128,1/*214*/, /*->45812*/
/*45598*/     OPC_CheckInteger, 73, 
/*45600*/     OPC_MoveParent,
/*45601*/     OPC_RecordChild1, // #0 = $Vm
/*45602*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45629
/*45605*/       OPC_CheckChild1Type, MVT::v4i16,
/*45607*/       OPC_RecordChild2, // #1 = $Vn
/*45608*/       OPC_CheckChild2Type, MVT::v4i16,
/*45610*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45612*/       OPC_EmitInteger, MVT::i32, 14, 
/*45615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45655
/*45631*/       OPC_CheckChild1Type, MVT::v2i32,
/*45633*/       OPC_RecordChild2, // #1 = $Vn
/*45634*/       OPC_CheckChild2Type, MVT::v2i32,
/*45636*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45638*/       OPC_EmitInteger, MVT::i32, 14, 
/*45641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45681
/*45657*/       OPC_CheckChild1Type, MVT::v8i16,
/*45659*/       OPC_RecordChild2, // #1 = $Vn
/*45660*/       OPC_CheckChild2Type, MVT::v8i16,
/*45662*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45664*/       OPC_EmitInteger, MVT::i32, 14, 
/*45667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45707
/*45683*/       OPC_CheckChild1Type, MVT::v4i32,
/*45685*/       OPC_RecordChild2, // #1 = $Vn
/*45686*/       OPC_CheckChild2Type, MVT::v4i32,
/*45688*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45690*/       OPC_EmitInteger, MVT::i32, 14, 
/*45693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45733
/*45709*/       OPC_CheckChild1Type, MVT::v8i8,
/*45711*/       OPC_RecordChild2, // #1 = $Vn
/*45712*/       OPC_CheckChild2Type, MVT::v8i8,
/*45714*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45716*/       OPC_EmitInteger, MVT::i32, 14, 
/*45719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 73:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45759
/*45735*/       OPC_CheckChild1Type, MVT::v16i8,
/*45737*/       OPC_RecordChild2, // #1 = $Vn
/*45738*/       OPC_CheckChild2Type, MVT::v16i8,
/*45740*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45742*/       OPC_EmitInteger, MVT::i32, 14, 
/*45745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 73:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45785
/*45761*/       OPC_CheckChild1Type, MVT::v1i64,
/*45763*/       OPC_RecordChild2, // #1 = $Vn
/*45764*/       OPC_CheckChild2Type, MVT::v1i64,
/*45766*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45768*/       OPC_EmitInteger, MVT::i32, 14, 
/*45771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 73:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45811
/*45787*/       OPC_CheckChild1Type, MVT::v2i64,
/*45789*/       OPC_RecordChild2, // #1 = $Vn
/*45790*/       OPC_CheckChild2Type, MVT::v2i64,
/*45792*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45794*/       OPC_EmitInteger, MVT::i32, 14, 
/*45797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 73:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*45812*/   /*Scope*/ 86|128,1/*214*/, /*->46028*/
/*45814*/     OPC_CheckInteger, 74, 
/*45816*/     OPC_MoveParent,
/*45817*/     OPC_RecordChild1, // #0 = $Vm
/*45818*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45845
/*45821*/       OPC_CheckChild1Type, MVT::v4i16,
/*45823*/       OPC_RecordChild2, // #1 = $Vn
/*45824*/       OPC_CheckChild2Type, MVT::v4i16,
/*45826*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45828*/       OPC_EmitInteger, MVT::i32, 14, 
/*45831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45871
/*45847*/       OPC_CheckChild1Type, MVT::v2i32,
/*45849*/       OPC_RecordChild2, // #1 = $Vn
/*45850*/       OPC_CheckChild2Type, MVT::v2i32,
/*45852*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45854*/       OPC_EmitInteger, MVT::i32, 14, 
/*45857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45897
/*45873*/       OPC_CheckChild1Type, MVT::v8i16,
/*45875*/       OPC_RecordChild2, // #1 = $Vn
/*45876*/       OPC_CheckChild2Type, MVT::v8i16,
/*45878*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45880*/       OPC_EmitInteger, MVT::i32, 14, 
/*45883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45923
/*45899*/       OPC_CheckChild1Type, MVT::v4i32,
/*45901*/       OPC_RecordChild2, // #1 = $Vn
/*45902*/       OPC_CheckChild2Type, MVT::v4i32,
/*45904*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45906*/       OPC_EmitInteger, MVT::i32, 14, 
/*45909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45949
/*45925*/       OPC_CheckChild1Type, MVT::v8i8,
/*45927*/       OPC_RecordChild2, // #1 = $Vn
/*45928*/       OPC_CheckChild2Type, MVT::v8i8,
/*45930*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45932*/       OPC_EmitInteger, MVT::i32, 14, 
/*45935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45975
/*45951*/       OPC_CheckChild1Type, MVT::v16i8,
/*45953*/       OPC_RecordChild2, // #1 = $Vn
/*45954*/       OPC_CheckChild2Type, MVT::v16i8,
/*45956*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45958*/       OPC_EmitInteger, MVT::i32, 14, 
/*45961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46001
/*45977*/       OPC_CheckChild1Type, MVT::v1i64,
/*45979*/       OPC_RecordChild2, // #1 = $Vn
/*45980*/       OPC_CheckChild2Type, MVT::v1i64,
/*45982*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45984*/       OPC_EmitInteger, MVT::i32, 14, 
/*45987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46027
/*46003*/       OPC_CheckChild1Type, MVT::v2i64,
/*46005*/       OPC_RecordChild2, // #1 = $Vn
/*46006*/       OPC_CheckChild2Type, MVT::v2i64,
/*46008*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46010*/       OPC_EmitInteger, MVT::i32, 14, 
/*46013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*46028*/   /*Scope*/ 54|128,1/*182*/, /*->46212*/
/*46030*/     OPC_CheckInteger, 15, 
/*46032*/     OPC_MoveParent,
/*46033*/     OPC_RecordChild1, // #0 = $Vm
/*46034*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->46057
/*46037*/       OPC_CheckChild1Type, MVT::v8i8,
/*46039*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46041*/       OPC_EmitInteger, MVT::i32, 14, 
/*46044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46079
/*46059*/       OPC_CheckChild1Type, MVT::v4i16,
/*46061*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46063*/       OPC_EmitInteger, MVT::i32, 14, 
/*46066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46101
/*46081*/       OPC_CheckChild1Type, MVT::v2i32,
/*46083*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46085*/       OPC_EmitInteger, MVT::i32, 14, 
/*46088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46123
/*46103*/       OPC_CheckChild1Type, MVT::v16i8,
/*46105*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46107*/       OPC_EmitInteger, MVT::i32, 14, 
/*46110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46145
/*46125*/       OPC_CheckChild1Type, MVT::v8i16,
/*46127*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46129*/       OPC_EmitInteger, MVT::i32, 14, 
/*46132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46167
/*46147*/       OPC_CheckChild1Type, MVT::v4i32,
/*46149*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46151*/       OPC_EmitInteger, MVT::i32, 14, 
/*46154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46189
/*46169*/       OPC_CheckChild1Type, MVT::v2f32,
/*46171*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46173*/       OPC_EmitInteger, MVT::i32, 14, 
/*46176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46211
/*46191*/       OPC_CheckChild1Type, MVT::v4f32,
/*46193*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46195*/       OPC_EmitInteger, MVT::i32, 14, 
/*46198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46212*/   /*Scope*/ 10|128,1/*138*/, /*->46352*/
/*46214*/     OPC_CheckInteger, 58, 
/*46216*/     OPC_MoveParent,
/*46217*/     OPC_RecordChild1, // #0 = $Vm
/*46218*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->46241
/*46221*/       OPC_CheckChild1Type, MVT::v8i8,
/*46223*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46225*/       OPC_EmitInteger, MVT::i32, 14, 
/*46228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46263
/*46243*/       OPC_CheckChild1Type, MVT::v4i16,
/*46245*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46247*/       OPC_EmitInteger, MVT::i32, 14, 
/*46250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46285
/*46265*/       OPC_CheckChild1Type, MVT::v2i32,
/*46267*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46269*/       OPC_EmitInteger, MVT::i32, 14, 
/*46272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46307
/*46287*/       OPC_CheckChild1Type, MVT::v16i8,
/*46289*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46291*/       OPC_EmitInteger, MVT::i32, 14, 
/*46294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 58:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46329
/*46309*/       OPC_CheckChild1Type, MVT::v8i16,
/*46311*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46313*/       OPC_EmitInteger, MVT::i32, 14, 
/*46316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46351
/*46331*/       OPC_CheckChild1Type, MVT::v4i32,
/*46333*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46335*/       OPC_EmitInteger, MVT::i32, 14, 
/*46338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46352*/   /*Scope*/ 10|128,1/*138*/, /*->46492*/
/*46354*/     OPC_CheckInteger, 68, 
/*46356*/     OPC_MoveParent,
/*46357*/     OPC_RecordChild1, // #0 = $Vm
/*46358*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->46381
/*46361*/       OPC_CheckChild1Type, MVT::v8i8,
/*46363*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46365*/       OPC_EmitInteger, MVT::i32, 14, 
/*46368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46403
/*46383*/       OPC_CheckChild1Type, MVT::v4i16,
/*46385*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46387*/       OPC_EmitInteger, MVT::i32, 14, 
/*46390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46425
/*46405*/       OPC_CheckChild1Type, MVT::v2i32,
/*46407*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46409*/       OPC_EmitInteger, MVT::i32, 14, 
/*46412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46447
/*46427*/       OPC_CheckChild1Type, MVT::v16i8,
/*46429*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46431*/       OPC_EmitInteger, MVT::i32, 14, 
/*46434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46469
/*46449*/       OPC_CheckChild1Type, MVT::v8i16,
/*46451*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46453*/       OPC_EmitInteger, MVT::i32, 14, 
/*46456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46491
/*46471*/       OPC_CheckChild1Type, MVT::v4i32,
/*46473*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46475*/       OPC_EmitInteger, MVT::i32, 14, 
/*46478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46492*/   /*Scope*/ 10|128,1/*138*/, /*->46632*/
/*46494*/     OPC_CheckInteger, 21, 
/*46496*/     OPC_MoveParent,
/*46497*/     OPC_RecordChild1, // #0 = $Vm
/*46498*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->46521
/*46501*/       OPC_CheckChild1Type, MVT::v8i8,
/*46503*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46505*/       OPC_EmitInteger, MVT::i32, 14, 
/*46508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46543
/*46523*/       OPC_CheckChild1Type, MVT::v4i16,
/*46525*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46527*/       OPC_EmitInteger, MVT::i32, 14, 
/*46530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46565
/*46545*/       OPC_CheckChild1Type, MVT::v2i32,
/*46547*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46549*/       OPC_EmitInteger, MVT::i32, 14, 
/*46552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46587
/*46567*/       OPC_CheckChild1Type, MVT::v16i8,
/*46569*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46571*/       OPC_EmitInteger, MVT::i32, 14, 
/*46574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46609
/*46589*/       OPC_CheckChild1Type, MVT::v8i16,
/*46591*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46593*/       OPC_EmitInteger, MVT::i32, 14, 
/*46596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46631
/*46611*/       OPC_CheckChild1Type, MVT::v4i32,
/*46613*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46615*/       OPC_EmitInteger, MVT::i32, 14, 
/*46618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46632*/   /*Scope*/ 10|128,1/*138*/, /*->46772*/
/*46634*/     OPC_CheckInteger, 22, 
/*46636*/     OPC_MoveParent,
/*46637*/     OPC_RecordChild1, // #0 = $Vm
/*46638*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->46661
/*46641*/       OPC_CheckChild1Type, MVT::v8i8,
/*46643*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46645*/       OPC_EmitInteger, MVT::i32, 14, 
/*46648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46683
/*46663*/       OPC_CheckChild1Type, MVT::v4i16,
/*46665*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46667*/       OPC_EmitInteger, MVT::i32, 14, 
/*46670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46705
/*46685*/       OPC_CheckChild1Type, MVT::v2i32,
/*46687*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46689*/       OPC_EmitInteger, MVT::i32, 14, 
/*46692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46727
/*46707*/       OPC_CheckChild1Type, MVT::v16i8,
/*46709*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46711*/       OPC_EmitInteger, MVT::i32, 14, 
/*46714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46749
/*46729*/       OPC_CheckChild1Type, MVT::v8i16,
/*46731*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46733*/       OPC_EmitInteger, MVT::i32, 14, 
/*46736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46771
/*46751*/       OPC_CheckChild1Type, MVT::v4i32,
/*46753*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46755*/       OPC_EmitInteger, MVT::i32, 14, 
/*46758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46772*/   /*Scope*/ 50, /*->46823*/
/*46773*/     OPC_CheckInteger, 23, 
/*46775*/     OPC_MoveParent,
/*46776*/     OPC_RecordChild1, // #0 = $Vm
/*46777*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->46800
/*46780*/       OPC_CheckChild1Type, MVT::v8i8,
/*46782*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46784*/       OPC_EmitInteger, MVT::i32, 14, 
/*46787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->46822
/*46802*/       OPC_CheckChild1Type, MVT::v16i8,
/*46804*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46806*/       OPC_EmitInteger, MVT::i32, 14, 
/*46809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46823*/   /*Scope*/ 72, /*->46896*/
/*46824*/     OPC_CheckInteger, 65, 
/*46826*/     OPC_MoveParent,
/*46827*/     OPC_RecordChild1, // #0 = $Vm
/*46828*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->46851
/*46831*/       OPC_CheckChild1Type, MVT::v8i16,
/*46833*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46835*/       OPC_EmitInteger, MVT::i32, 14, 
/*46838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 65:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46873
/*46853*/       OPC_CheckChild1Type, MVT::v4i32,
/*46855*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46857*/       OPC_EmitInteger, MVT::i32, 14, 
/*46860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 65:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46895
/*46875*/       OPC_CheckChild1Type, MVT::v2i64,
/*46877*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46879*/       OPC_EmitInteger, MVT::i32, 14, 
/*46882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 65:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*46896*/   /*Scope*/ 72, /*->46969*/
/*46897*/     OPC_CheckInteger, 67, 
/*46899*/     OPC_MoveParent,
/*46900*/     OPC_RecordChild1, // #0 = $Vm
/*46901*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->46924
/*46904*/       OPC_CheckChild1Type, MVT::v8i16,
/*46906*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46908*/       OPC_EmitInteger, MVT::i32, 14, 
/*46911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->46946
/*46926*/       OPC_CheckChild1Type, MVT::v4i32,
/*46928*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46930*/       OPC_EmitInteger, MVT::i32, 14, 
/*46933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46968
/*46948*/       OPC_CheckChild1Type, MVT::v2i64,
/*46950*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46952*/       OPC_EmitInteger, MVT::i32, 14, 
/*46955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*46969*/   /*Scope*/ 72, /*->47042*/
/*46970*/     OPC_CheckInteger, 66, 
/*46972*/     OPC_MoveParent,
/*46973*/     OPC_RecordChild1, // #0 = $Vm
/*46974*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->46997
/*46977*/       OPC_CheckChild1Type, MVT::v8i16,
/*46979*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*46981*/       OPC_EmitInteger, MVT::i32, 14, 
/*46984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->47019
/*46999*/       OPC_CheckChild1Type, MVT::v4i32,
/*47001*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47003*/       OPC_EmitInteger, MVT::i32, 14, 
/*47006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47041
/*47021*/       OPC_CheckChild1Type, MVT::v2i64,
/*47023*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47025*/       OPC_EmitInteger, MVT::i32, 14, 
/*47028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*47042*/   /*Scope*/ 22, /*->47065*/
/*47043*/     OPC_CheckInteger, 26, 
/*47045*/     OPC_MoveParent,
/*47046*/     OPC_RecordChild1, // #0 = $Vm
/*47047*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*47049*/     OPC_EmitInteger, MVT::i32, 14, 
/*47052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 26:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*47065*/   /*Scope*/ 24, /*->47090*/
/*47066*/     OPC_CheckInteger, 108, 
/*47068*/     OPC_MoveParent,
/*47069*/     OPC_RecordChild1, // #0 = $Vn
/*47070*/     OPC_RecordChild2, // #1 = $Vm
/*47071*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47073*/     OPC_EmitInteger, MVT::i32, 14, 
/*47076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 108:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*47090*/   /*Scope*/ 26, /*->47117*/
/*47091*/     OPC_CheckInteger, 112, 
/*47093*/     OPC_MoveParent,
/*47094*/     OPC_RecordChild1, // #0 = $orig
/*47095*/     OPC_RecordChild2, // #1 = $Vn
/*47096*/     OPC_RecordChild3, // #2 = $Vm
/*47097*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47099*/     OPC_EmitInteger, MVT::i32, 14, 
/*47102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 112:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*47117*/   /*Scope*/ 72, /*->47190*/
/*47118*/     OPC_CheckInteger, 27, 
/*47120*/     OPC_MoveParent,
/*47121*/     OPC_RecordChild1, // #0 = $Vm
/*47122*/     OPC_Scope, 32, /*->47156*/ // 2 children in Scope
/*47124*/       OPC_CheckChild1Type, MVT::v2i32,
/*47126*/       OPC_RecordChild2, // #1 = $SIMM
/*47127*/       OPC_MoveChild, 2,
/*47129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47132*/       OPC_MoveParent,
/*47133*/       OPC_CheckType, MVT::v2f32,
/*47135*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47137*/       OPC_EmitConvertToTarget, 1,
/*47139*/       OPC_EmitInteger, MVT::i32, 14, 
/*47142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 27:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*47156*/     /*Scope*/ 32, /*->47189*/
/*47157*/       OPC_CheckChild1Type, MVT::v4i32,
/*47159*/       OPC_RecordChild2, // #1 = $SIMM
/*47160*/       OPC_MoveChild, 2,
/*47162*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47165*/       OPC_MoveParent,
/*47166*/       OPC_CheckType, MVT::v4f32,
/*47168*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47170*/       OPC_EmitConvertToTarget, 1,
/*47172*/       OPC_EmitInteger, MVT::i32, 14, 
/*47175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 27:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*47189*/     0, /*End of Scope*/
/*47190*/   /*Scope*/ 72, /*->47263*/
/*47191*/     OPC_CheckInteger, 28, 
/*47193*/     OPC_MoveParent,
/*47194*/     OPC_RecordChild1, // #0 = $Vm
/*47195*/     OPC_Scope, 32, /*->47229*/ // 2 children in Scope
/*47197*/       OPC_CheckChild1Type, MVT::v2i32,
/*47199*/       OPC_RecordChild2, // #1 = $SIMM
/*47200*/       OPC_MoveChild, 2,
/*47202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47205*/       OPC_MoveParent,
/*47206*/       OPC_CheckType, MVT::v2f32,
/*47208*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47210*/       OPC_EmitConvertToTarget, 1,
/*47212*/       OPC_EmitInteger, MVT::i32, 14, 
/*47215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*47229*/     /*Scope*/ 32, /*->47262*/
/*47230*/       OPC_CheckChild1Type, MVT::v4i32,
/*47232*/       OPC_RecordChild2, // #1 = $SIMM
/*47233*/       OPC_MoveChild, 2,
/*47235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47238*/       OPC_MoveParent,
/*47239*/       OPC_CheckType, MVT::v4f32,
/*47241*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47243*/       OPC_EmitConvertToTarget, 1,
/*47245*/       OPC_EmitInteger, MVT::i32, 14, 
/*47248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*47262*/     0, /*End of Scope*/
/*47263*/   /*Scope*/ 58, /*->47322*/
/*47264*/     OPC_CheckInteger, 85, 
/*47266*/     OPC_MoveParent,
/*47267*/     OPC_RecordChild1, // #0 = $Vn
/*47268*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->47295
/*47271*/       OPC_CheckChild1Type, MVT::v2f32,
/*47273*/       OPC_RecordChild2, // #1 = $Vm
/*47274*/       OPC_CheckChild2Type, MVT::v2f32,
/*47276*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47278*/       OPC_EmitInteger, MVT::i32, 14, 
/*47281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->47321
/*47297*/       OPC_CheckChild1Type, MVT::v4f32,
/*47299*/       OPC_RecordChild2, // #1 = $Vm
/*47300*/       OPC_CheckChild2Type, MVT::v4f32,
/*47302*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47304*/       OPC_EmitInteger, MVT::i32, 14, 
/*47307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47322*/   /*Scope*/ 58, /*->47381*/
/*47323*/     OPC_CheckInteger, 92, 
/*47325*/     OPC_MoveParent,
/*47326*/     OPC_RecordChild1, // #0 = $Vn
/*47327*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->47354
/*47330*/       OPC_CheckChild1Type, MVT::v2f32,
/*47332*/       OPC_RecordChild2, // #1 = $Vm
/*47333*/       OPC_CheckChild2Type, MVT::v2f32,
/*47335*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47337*/       OPC_EmitInteger, MVT::i32, 14, 
/*47340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->47380
/*47356*/       OPC_CheckChild1Type, MVT::v4f32,
/*47358*/       OPC_RecordChild2, // #1 = $Vm
/*47359*/       OPC_CheckChild2Type, MVT::v4f32,
/*47361*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*47363*/       OPC_EmitInteger, MVT::i32, 14, 
/*47366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47381*/   /*Scope*/ 22, /*->47404*/
/*47382*/     OPC_CheckInteger, 29, 
/*47384*/     OPC_MoveParent,
/*47385*/     OPC_RecordChild1, // #0 = $Vm
/*47386*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*47388*/     OPC_EmitInteger, MVT::i32, 14, 
/*47391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47394*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 29:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*47404*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47696
/*47409*/   OPC_Scope, 6|128,1/*134*/, /*->47546*/ // 2 children in Scope
/*47412*/     OPC_MoveChild, 0,
/*47414*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*47417*/     OPC_RecordChild0, // #0 = $Rm
/*47418*/     OPC_RecordChild1, // #1 = $rot
/*47419*/     OPC_MoveChild, 1,
/*47421*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47424*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*47426*/     OPC_CheckType, MVT::i32,
/*47428*/     OPC_MoveParent,
/*47429*/     OPC_MoveParent,
/*47430*/     OPC_MoveChild, 1,
/*47432*/     OPC_Scope, 55, /*->47489*/ // 2 children in Scope
/*47434*/       OPC_CheckValueType, MVT::i8,
/*47436*/       OPC_MoveParent,
/*47437*/       OPC_Scope, 24, /*->47463*/ // 2 children in Scope
/*47439*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*47441*/         OPC_EmitConvertToTarget, 1,
/*47443*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*47446*/         OPC_EmitInteger, MVT::i32, 14, 
/*47449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*47463*/       /*Scope*/ 24, /*->47488*/
/*47464*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*47466*/         OPC_EmitConvertToTarget, 1,
/*47468*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*47471*/         OPC_EmitInteger, MVT::i32, 14, 
/*47474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*47488*/       0, /*End of Scope*/
/*47489*/     /*Scope*/ 55, /*->47545*/
/*47490*/       OPC_CheckValueType, MVT::i16,
/*47492*/       OPC_MoveParent,
/*47493*/       OPC_Scope, 24, /*->47519*/ // 2 children in Scope
/*47495*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*47497*/         OPC_EmitConvertToTarget, 1,
/*47499*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*47502*/         OPC_EmitInteger, MVT::i32, 14, 
/*47505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*47519*/       /*Scope*/ 24, /*->47544*/
/*47520*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*47522*/         OPC_EmitConvertToTarget, 1,
/*47524*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*47527*/         OPC_EmitInteger, MVT::i32, 14, 
/*47530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*47544*/       0, /*End of Scope*/
/*47545*/     0, /*End of Scope*/
/*47546*/   /*Scope*/ 19|128,1/*147*/, /*->47695*/
/*47548*/     OPC_RecordChild0, // #0 = $Src
/*47549*/     OPC_MoveChild, 1,
/*47551*/     OPC_Scope, 70, /*->47623*/ // 2 children in Scope
/*47553*/       OPC_CheckValueType, MVT::i8,
/*47555*/       OPC_MoveParent,
/*47556*/       OPC_Scope, 22, /*->47580*/ // 3 children in Scope
/*47558*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*47560*/         OPC_EmitInteger, MVT::i32, 0, 
/*47563*/         OPC_EmitInteger, MVT::i32, 14, 
/*47566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*47580*/       /*Scope*/ 18, /*->47599*/
/*47581*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*47583*/         OPC_EmitInteger, MVT::i32, 14, 
/*47586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*47599*/       /*Scope*/ 22, /*->47622*/
/*47600*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*47602*/         OPC_EmitInteger, MVT::i32, 0, 
/*47605*/         OPC_EmitInteger, MVT::i32, 14, 
/*47608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*47622*/       0, /*End of Scope*/
/*47623*/     /*Scope*/ 70, /*->47694*/
/*47624*/       OPC_CheckValueType, MVT::i16,
/*47626*/       OPC_MoveParent,
/*47627*/       OPC_Scope, 22, /*->47651*/ // 3 children in Scope
/*47629*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*47631*/         OPC_EmitInteger, MVT::i32, 0, 
/*47634*/         OPC_EmitInteger, MVT::i32, 14, 
/*47637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*47651*/       /*Scope*/ 18, /*->47670*/
/*47652*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*47654*/         OPC_EmitInteger, MVT::i32, 14, 
/*47657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*47670*/       /*Scope*/ 22, /*->47693*/
/*47671*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*47673*/         OPC_EmitInteger, MVT::i32, 0, 
/*47676*/         OPC_EmitInteger, MVT::i32, 14, 
/*47679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*47693*/       0, /*End of Scope*/
/*47694*/     0, /*End of Scope*/
/*47695*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,16/*2162*/,  TARGET_VAL(ISD::FADD),// ->49862
/*47700*/   OPC_Scope, 113, /*->47815*/ // 16 children in Scope
/*47702*/     OPC_MoveChild, 0,
/*47704*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*47707*/     OPC_MoveChild, 0,
/*47709*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47712*/     OPC_RecordChild0, // #0 = $Dn
/*47713*/     OPC_RecordChild1, // #1 = $Dm
/*47714*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*47716*/     OPC_MoveParent,
/*47717*/     OPC_MoveParent,
/*47718*/     OPC_RecordChild1, // #2 = $Ddin
/*47719*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*47721*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->47768
/*47724*/       OPC_Scope, 20, /*->47746*/ // 2 children in Scope
/*47726*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47728*/         OPC_EmitInteger, MVT::i32, 14, 
/*47731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47746*/       /*Scope*/ 20, /*->47767*/
/*47747*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*47749*/         OPC_EmitInteger, MVT::i32, 14, 
/*47752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47767*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->47814
/*47770*/       OPC_Scope, 20, /*->47792*/ // 2 children in Scope
/*47772*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47774*/         OPC_EmitInteger, MVT::i32, 14, 
/*47777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47792*/       /*Scope*/ 20, /*->47813*/
/*47793*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*47795*/         OPC_EmitInteger, MVT::i32, 14, 
/*47798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47813*/       0, /*End of Scope*/
              0, // EndSwitchType
/*47815*/   /*Scope*/ 113, /*->47929*/
/*47816*/     OPC_RecordChild0, // #0 = $Ddin
/*47817*/     OPC_MoveChild, 1,
/*47819*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*47822*/     OPC_MoveChild, 0,
/*47824*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47827*/     OPC_RecordChild0, // #1 = $Dn
/*47828*/     OPC_RecordChild1, // #2 = $Dm
/*47829*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*47831*/     OPC_MoveParent,
/*47832*/     OPC_MoveParent,
/*47833*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*47835*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->47882
/*47838*/       OPC_Scope, 20, /*->47860*/ // 2 children in Scope
/*47840*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47842*/         OPC_EmitInteger, MVT::i32, 14, 
/*47845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47860*/       /*Scope*/ 20, /*->47881*/
/*47861*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*47863*/         OPC_EmitInteger, MVT::i32, 14, 
/*47866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*47881*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->47928
/*47884*/       OPC_Scope, 20, /*->47906*/ // 2 children in Scope
/*47886*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47888*/         OPC_EmitInteger, MVT::i32, 14, 
/*47891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47906*/       /*Scope*/ 20, /*->47927*/
/*47907*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*47909*/         OPC_EmitInteger, MVT::i32, 14, 
/*47912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*47927*/       0, /*End of Scope*/
              0, // EndSwitchType
/*47929*/   /*Scope*/ 59, /*->47989*/
/*47930*/     OPC_MoveChild, 0,
/*47932*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47935*/     OPC_RecordChild0, // #0 = $Dn
/*47936*/     OPC_RecordChild1, // #1 = $Dm
/*47937*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*47939*/     OPC_MoveParent,
/*47940*/     OPC_RecordChild1, // #2 = $Ddin
/*47941*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*47943*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47966
/*47946*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47948*/       OPC_EmitInteger, MVT::i32, 14, 
/*47951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47988
/*47968*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*47970*/       OPC_EmitInteger, MVT::i32, 14, 
/*47973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47989*/   /*Scope*/ 59, /*->48049*/
/*47990*/     OPC_RecordChild0, // #0 = $dstin
/*47991*/     OPC_MoveChild, 1,
/*47993*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47996*/     OPC_RecordChild0, // #1 = $a
/*47997*/     OPC_RecordChild1, // #2 = $b
/*47998*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48000*/     OPC_MoveParent,
/*48001*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48003*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->48026
/*48006*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*48008*/       OPC_EmitInteger, MVT::i32, 14, 
/*48011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->48048
/*48028*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*48030*/       OPC_EmitInteger, MVT::i32, 14, 
/*48033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*48049*/   /*Scope*/ 59, /*->48109*/
/*48050*/     OPC_MoveChild, 0,
/*48052*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48055*/     OPC_RecordChild0, // #0 = $Dn
/*48056*/     OPC_RecordChild1, // #1 = $Dm
/*48057*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48059*/     OPC_MoveParent,
/*48060*/     OPC_RecordChild1, // #2 = $Ddin
/*48061*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48063*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->48086
/*48066*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48068*/       OPC_EmitInteger, MVT::i32, 14, 
/*48071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->48108
/*48088*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48090*/       OPC_EmitInteger, MVT::i32, 14, 
/*48093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*48109*/   /*Scope*/ 97|128,2/*353*/, /*->48464*/
/*48111*/     OPC_RecordChild0, // #0 = $dstin
/*48112*/     OPC_MoveChild, 1,
/*48114*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48117*/     OPC_RecordChild0, // #1 = $a
/*48118*/     OPC_RecordChild1, // #2 = $b
/*48119*/     OPC_Scope, 51, /*->48172*/ // 2 children in Scope
/*48121*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48123*/       OPC_MoveParent,
/*48124*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48126*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->48149
/*48129*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48131*/         OPC_EmitInteger, MVT::i32, 14, 
/*48134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->48171
/*48151*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48153*/         OPC_EmitInteger, MVT::i32, 14, 
/*48156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*48172*/     /*Scope*/ 33|128,2/*289*/, /*->48463*/
/*48174*/       OPC_MoveParent,
/*48175*/       OPC_CheckType, MVT::f32,
/*48177*/       OPC_Scope, 12|128,1/*140*/, /*->48320*/ // 2 children in Scope
/*48180*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*48182*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*48189*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48192*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*48201*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48204*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*48214*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*48221*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48224*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*48233*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48236*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*48246*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*48253*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48256*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*48265*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48268*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*48278*/         OPC_EmitInteger, MVT::i32, 14, 
/*48281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48284*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*48296*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48299*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*48308*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48311*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48320*/       /*Scope*/ 12|128,1/*140*/, /*->48462*/
/*48322*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48324*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*48331*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48334*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*48343*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48346*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*48356*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*48363*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48366*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*48375*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48378*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*48388*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*48395*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48398*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*48407*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48410*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*48420*/         OPC_EmitInteger, MVT::i32, 14, 
/*48423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48426*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*48438*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48441*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*48450*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48453*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48462*/       0, /*End of Scope*/
/*48463*/     0, /*End of Scope*/
/*48464*/   /*Scope*/ 41|128,2/*297*/, /*->48763*/
/*48466*/     OPC_MoveChild, 0,
/*48468*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48471*/     OPC_RecordChild0, // #0 = $a
/*48472*/     OPC_RecordChild1, // #1 = $b
/*48473*/     OPC_MoveParent,
/*48474*/     OPC_RecordChild1, // #2 = $acc
/*48475*/     OPC_CheckType, MVT::f32,
/*48477*/     OPC_Scope, 12|128,1/*140*/, /*->48620*/ // 2 children in Scope
/*48480*/       OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*48482*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*48489*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48492*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*48501*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48504*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*48514*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*48521*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48524*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*48533*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48536*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*48546*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*48553*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48556*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*48565*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48568*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*48578*/       OPC_EmitInteger, MVT::i32, 14, 
/*48581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48584*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*48596*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48599*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*48608*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48611*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48620*/     /*Scope*/ 12|128,1/*140*/, /*->48762*/
/*48622*/       OPC_CheckPatternPredicate, 27, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*48624*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*48631*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48634*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*48643*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48646*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*48656*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*48663*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48666*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*48675*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48678*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*48688*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*48695*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48698*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*48707*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48710*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*48720*/       OPC_EmitInteger, MVT::i32, 14, 
/*48723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48726*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*48738*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48741*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*48750*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48753*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48762*/     0, /*End of Scope*/
/*48763*/   /*Scope*/ 3|128,1/*131*/, /*->48896*/
/*48765*/     OPC_RecordChild0, // #0 = $src1
/*48766*/     OPC_MoveChild, 1,
/*48768*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48771*/     OPC_Scope, 74, /*->48847*/ // 2 children in Scope
/*48773*/       OPC_RecordChild0, // #1 = $Vn
/*48774*/       OPC_MoveChild, 1,
/*48776*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48779*/       OPC_RecordChild0, // #2 = $Vm
/*48780*/       OPC_CheckChild0Type, MVT::v2f32,
/*48782*/       OPC_RecordChild1, // #3 = $lane
/*48783*/       OPC_MoveChild, 1,
/*48785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48788*/       OPC_MoveParent,
/*48789*/       OPC_MoveParent,
/*48790*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48792*/       OPC_MoveParent,
/*48793*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48795*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->48821
/*48798*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48800*/         OPC_EmitConvertToTarget, 3,
/*48802*/         OPC_EmitInteger, MVT::i32, 14, 
/*48805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->48846
/*48823*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48825*/         OPC_EmitConvertToTarget, 3,
/*48827*/         OPC_EmitInteger, MVT::i32, 14, 
/*48830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*48847*/     /*Scope*/ 47, /*->48895*/
/*48848*/       OPC_MoveChild, 0,
/*48850*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48853*/       OPC_RecordChild0, // #1 = $Vm
/*48854*/       OPC_CheckChild0Type, MVT::v2f32,
/*48856*/       OPC_RecordChild1, // #2 = $lane
/*48857*/       OPC_MoveChild, 1,
/*48859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48862*/       OPC_MoveParent,
/*48863*/       OPC_MoveParent,
/*48864*/       OPC_RecordChild1, // #3 = $Vn
/*48865*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48867*/       OPC_MoveParent,
/*48868*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48870*/       OPC_CheckType, MVT::v2f32,
/*48872*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48874*/       OPC_EmitConvertToTarget, 2,
/*48876*/       OPC_EmitInteger, MVT::i32, 14, 
/*48879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48895*/     0, /*End of Scope*/
/*48896*/   /*Scope*/ 105, /*->49002*/
/*48897*/     OPC_MoveChild, 0,
/*48899*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48902*/     OPC_Scope, 48, /*->48952*/ // 2 children in Scope
/*48904*/       OPC_RecordChild0, // #0 = $Vn
/*48905*/       OPC_MoveChild, 1,
/*48907*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48910*/       OPC_RecordChild0, // #1 = $Vm
/*48911*/       OPC_CheckChild0Type, MVT::v2f32,
/*48913*/       OPC_RecordChild1, // #2 = $lane
/*48914*/       OPC_MoveChild, 1,
/*48916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48919*/       OPC_MoveParent,
/*48920*/       OPC_MoveParent,
/*48921*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48923*/       OPC_MoveParent,
/*48924*/       OPC_RecordChild1, // #3 = $src1
/*48925*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48927*/       OPC_CheckType, MVT::v2f32,
/*48929*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48931*/       OPC_EmitConvertToTarget, 2,
/*48933*/       OPC_EmitInteger, MVT::i32, 14, 
/*48936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48952*/     /*Scope*/ 48, /*->49001*/
/*48953*/       OPC_MoveChild, 0,
/*48955*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48958*/       OPC_RecordChild0, // #0 = $Vm
/*48959*/       OPC_CheckChild0Type, MVT::v2f32,
/*48961*/       OPC_RecordChild1, // #1 = $lane
/*48962*/       OPC_MoveChild, 1,
/*48964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48967*/       OPC_MoveParent,
/*48968*/       OPC_MoveParent,
/*48969*/       OPC_RecordChild1, // #2 = $Vn
/*48970*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*48972*/       OPC_MoveParent,
/*48973*/       OPC_RecordChild1, // #3 = $src1
/*48974*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*48976*/       OPC_CheckType, MVT::v2f32,
/*48978*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48980*/       OPC_EmitConvertToTarget, 1,
/*48982*/       OPC_EmitInteger, MVT::i32, 14, 
/*48985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*49001*/     0, /*End of Scope*/
/*49002*/   /*Scope*/ 53, /*->49056*/
/*49003*/     OPC_RecordChild0, // #0 = $src1
/*49004*/     OPC_MoveChild, 1,
/*49006*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49009*/     OPC_MoveChild, 0,
/*49011*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49014*/     OPC_RecordChild0, // #1 = $Vm
/*49015*/     OPC_CheckChild0Type, MVT::v2f32,
/*49017*/     OPC_RecordChild1, // #2 = $lane
/*49018*/     OPC_MoveChild, 1,
/*49020*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49023*/     OPC_MoveParent,
/*49024*/     OPC_MoveParent,
/*49025*/     OPC_RecordChild1, // #3 = $Vn
/*49026*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49028*/     OPC_MoveParent,
/*49029*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49031*/     OPC_CheckType, MVT::v4f32,
/*49033*/     OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49035*/     OPC_EmitConvertToTarget, 2,
/*49037*/     OPC_EmitInteger, MVT::i32, 14, 
/*49040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*49056*/   /*Scope*/ 105, /*->49162*/
/*49057*/     OPC_MoveChild, 0,
/*49059*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49062*/     OPC_Scope, 48, /*->49112*/ // 2 children in Scope
/*49064*/       OPC_RecordChild0, // #0 = $Vn
/*49065*/       OPC_MoveChild, 1,
/*49067*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49070*/       OPC_RecordChild0, // #1 = $Vm
/*49071*/       OPC_CheckChild0Type, MVT::v2f32,
/*49073*/       OPC_RecordChild1, // #2 = $lane
/*49074*/       OPC_MoveChild, 1,
/*49076*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49079*/       OPC_MoveParent,
/*49080*/       OPC_MoveParent,
/*49081*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49083*/       OPC_MoveParent,
/*49084*/       OPC_RecordChild1, // #3 = $src1
/*49085*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49087*/       OPC_CheckType, MVT::v4f32,
/*49089*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49091*/       OPC_EmitConvertToTarget, 2,
/*49093*/       OPC_EmitInteger, MVT::i32, 14, 
/*49096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*49112*/     /*Scope*/ 48, /*->49161*/
/*49113*/       OPC_MoveChild, 0,
/*49115*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49118*/       OPC_RecordChild0, // #0 = $Vm
/*49119*/       OPC_CheckChild0Type, MVT::v2f32,
/*49121*/       OPC_RecordChild1, // #1 = $lane
/*49122*/       OPC_MoveChild, 1,
/*49124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49127*/       OPC_MoveParent,
/*49128*/       OPC_MoveParent,
/*49129*/       OPC_RecordChild1, // #2 = $Vn
/*49130*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49132*/       OPC_MoveParent,
/*49133*/       OPC_RecordChild1, // #3 = $src1
/*49134*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49136*/       OPC_CheckType, MVT::v4f32,
/*49138*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49140*/       OPC_EmitConvertToTarget, 1,
/*49142*/       OPC_EmitInteger, MVT::i32, 14, 
/*49145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*49161*/     0, /*End of Scope*/
/*49162*/   /*Scope*/ 10|128,1/*138*/, /*->49302*/
/*49164*/     OPC_RecordChild0, // #0 = $src1
/*49165*/     OPC_MoveChild, 1,
/*49167*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49170*/     OPC_Scope, 64, /*->49236*/ // 2 children in Scope
/*49172*/       OPC_RecordChild0, // #1 = $src2
/*49173*/       OPC_MoveChild, 1,
/*49175*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49178*/       OPC_RecordChild0, // #2 = $src3
/*49179*/       OPC_CheckChild0Type, MVT::v4f32,
/*49181*/       OPC_RecordChild1, // #3 = $lane
/*49182*/       OPC_MoveChild, 1,
/*49184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49187*/       OPC_MoveParent,
/*49188*/       OPC_MoveParent,
/*49189*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49191*/       OPC_MoveParent,
/*49192*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49194*/       OPC_CheckType, MVT::v4f32,
/*49196*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49198*/       OPC_EmitConvertToTarget, 3,
/*49200*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49203*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*49212*/       OPC_EmitConvertToTarget, 3,
/*49214*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49217*/       OPC_EmitInteger, MVT::i32, 14, 
/*49220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49236*/     /*Scope*/ 64, /*->49301*/
/*49237*/       OPC_MoveChild, 0,
/*49239*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49242*/       OPC_RecordChild0, // #1 = $src3
/*49243*/       OPC_CheckChild0Type, MVT::v4f32,
/*49245*/       OPC_RecordChild1, // #2 = $lane
/*49246*/       OPC_MoveChild, 1,
/*49248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49251*/       OPC_MoveParent,
/*49252*/       OPC_MoveParent,
/*49253*/       OPC_RecordChild1, // #3 = $src2
/*49254*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49256*/       OPC_MoveParent,
/*49257*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49259*/       OPC_CheckType, MVT::v4f32,
/*49261*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49263*/       OPC_EmitConvertToTarget, 2,
/*49265*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49268*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*49277*/       OPC_EmitConvertToTarget, 2,
/*49279*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49282*/       OPC_EmitInteger, MVT::i32, 14, 
/*49285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49301*/     0, /*End of Scope*/
/*49302*/   /*Scope*/ 11|128,1/*139*/, /*->49443*/
/*49304*/     OPC_MoveChild, 0,
/*49306*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49309*/     OPC_Scope, 65, /*->49376*/ // 2 children in Scope
/*49311*/       OPC_RecordChild0, // #0 = $src2
/*49312*/       OPC_MoveChild, 1,
/*49314*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49317*/       OPC_RecordChild0, // #1 = $src3
/*49318*/       OPC_CheckChild0Type, MVT::v4f32,
/*49320*/       OPC_RecordChild1, // #2 = $lane
/*49321*/       OPC_MoveChild, 1,
/*49323*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49326*/       OPC_MoveParent,
/*49327*/       OPC_MoveParent,
/*49328*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49330*/       OPC_MoveParent,
/*49331*/       OPC_RecordChild1, // #3 = $src1
/*49332*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49334*/       OPC_CheckType, MVT::v4f32,
/*49336*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49338*/       OPC_EmitConvertToTarget, 2,
/*49340*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49343*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*49352*/       OPC_EmitConvertToTarget, 2,
/*49354*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49357*/       OPC_EmitInteger, MVT::i32, 14, 
/*49360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49376*/     /*Scope*/ 65, /*->49442*/
/*49377*/       OPC_MoveChild, 0,
/*49379*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49382*/       OPC_RecordChild0, // #0 = $src3
/*49383*/       OPC_CheckChild0Type, MVT::v4f32,
/*49385*/       OPC_RecordChild1, // #1 = $lane
/*49386*/       OPC_MoveChild, 1,
/*49388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49391*/       OPC_MoveParent,
/*49392*/       OPC_MoveParent,
/*49393*/       OPC_RecordChild1, // #2 = $src2
/*49394*/       OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49396*/       OPC_MoveParent,
/*49397*/       OPC_RecordChild1, // #3 = $src1
/*49398*/       OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49400*/       OPC_CheckType, MVT::v4f32,
/*49402*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49404*/       OPC_EmitConvertToTarget, 1,
/*49406*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49409*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*49418*/       OPC_EmitConvertToTarget, 1,
/*49420*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49423*/       OPC_EmitInteger, MVT::i32, 14, 
/*49426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49442*/     0, /*End of Scope*/
/*49443*/   /*Scope*/ 107, /*->49551*/
/*49444*/     OPC_RecordChild0, // #0 = $src1
/*49445*/     OPC_MoveChild, 1,
/*49447*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49450*/     OPC_RecordChild0, // #1 = $Vn
/*49451*/     OPC_RecordChild1, // #2 = $Vm
/*49452*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49454*/     OPC_MoveParent,
/*49455*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49457*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->49504
/*49460*/       OPC_Scope, 20, /*->49482*/ // 2 children in Scope
/*49462*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49464*/         OPC_EmitInteger, MVT::i32, 14, 
/*49467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49482*/       /*Scope*/ 20, /*->49503*/
/*49483*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49485*/         OPC_EmitInteger, MVT::i32, 14, 
/*49488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49503*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->49550
/*49506*/       OPC_Scope, 20, /*->49528*/ // 2 children in Scope
/*49508*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49510*/         OPC_EmitInteger, MVT::i32, 14, 
/*49513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49528*/       /*Scope*/ 20, /*->49549*/
/*49529*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49531*/         OPC_EmitInteger, MVT::i32, 14, 
/*49534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49549*/       0, /*End of Scope*/
              0, // EndSwitchType
/*49551*/   /*Scope*/ 107, /*->49659*/
/*49552*/     OPC_MoveChild, 0,
/*49554*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49557*/     OPC_RecordChild0, // #0 = $Vn
/*49558*/     OPC_RecordChild1, // #1 = $Vm
/*49559*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49561*/     OPC_MoveParent,
/*49562*/     OPC_RecordChild1, // #2 = $src1
/*49563*/     OPC_CheckPredicate, 74, // Predicate_fadd_mlx
/*49565*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->49612
/*49568*/       OPC_Scope, 20, /*->49590*/ // 2 children in Scope
/*49570*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49572*/         OPC_EmitInteger, MVT::i32, 14, 
/*49575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49590*/       /*Scope*/ 20, /*->49611*/
/*49591*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49593*/         OPC_EmitInteger, MVT::i32, 14, 
/*49596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49611*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->49658
/*49614*/       OPC_Scope, 20, /*->49636*/ // 2 children in Scope
/*49616*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49618*/         OPC_EmitInteger, MVT::i32, 14, 
/*49621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49636*/       /*Scope*/ 20, /*->49657*/
/*49637*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49639*/         OPC_EmitInteger, MVT::i32, 14, 
/*49642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49657*/       0, /*End of Scope*/
              0, // EndSwitchType
/*49659*/   /*Scope*/ 72|128,1/*200*/, /*->49861*/
/*49661*/     OPC_RecordChild0, // #0 = $Dn
/*49662*/     OPC_RecordChild1, // #1 = $Dm
/*49663*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->49685
/*49666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*49668*/       OPC_EmitInteger, MVT::i32, 14, 
/*49671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->49818
/*49688*/       OPC_Scope, 19, /*->49709*/ // 2 children in Scope
/*49690*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*49692*/         OPC_EmitInteger, MVT::i32, 14, 
/*49695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*49709*/       /*Scope*/ 107, /*->49817*/
/*49710*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*49712*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*49719*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49722*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*49731*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49734*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*49744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*49751*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49754*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*49763*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49766*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*49776*/         OPC_EmitInteger, MVT::i32, 14, 
/*49779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49782*/         OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*49793*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49796*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*49805*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49808*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*49817*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->49839
/*49820*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*49822*/       OPC_EmitInteger, MVT::i32, 14, 
/*49825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->49860
/*49841*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*49843*/       OPC_EmitInteger, MVT::i32, 14, 
/*49846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49861*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 97|128,9/*1249*/,  TARGET_VAL(ISD::FSUB),// ->51115
/*49866*/   OPC_Scope, 113, /*->49981*/ // 6 children in Scope
/*49868*/     OPC_MoveChild, 0,
/*49870*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*49873*/     OPC_MoveChild, 0,
/*49875*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49878*/     OPC_RecordChild0, // #0 = $Dn
/*49879*/     OPC_RecordChild1, // #1 = $Dm
/*49880*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49882*/     OPC_MoveParent,
/*49883*/     OPC_MoveParent,
/*49884*/     OPC_RecordChild1, // #2 = $Ddin
/*49885*/     OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*49887*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->49934
/*49890*/       OPC_Scope, 20, /*->49912*/ // 2 children in Scope
/*49892*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49894*/         OPC_EmitInteger, MVT::i32, 14, 
/*49897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49912*/       /*Scope*/ 20, /*->49933*/
/*49913*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49915*/         OPC_EmitInteger, MVT::i32, 14, 
/*49918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49933*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->49980
/*49936*/       OPC_Scope, 20, /*->49958*/ // 2 children in Scope
/*49938*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49940*/         OPC_EmitInteger, MVT::i32, 14, 
/*49943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49958*/       /*Scope*/ 20, /*->49979*/
/*49959*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*49961*/         OPC_EmitInteger, MVT::i32, 14, 
/*49964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49979*/       0, /*End of Scope*/
              0, // EndSwitchType
/*49981*/   /*Scope*/ 59, /*->50041*/
/*49982*/     OPC_RecordChild0, // #0 = $dstin
/*49983*/     OPC_MoveChild, 1,
/*49985*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49988*/     OPC_RecordChild0, // #1 = $a
/*49989*/     OPC_RecordChild1, // #2 = $b
/*49990*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*49992*/     OPC_MoveParent,
/*49993*/     OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*49995*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50018
/*49998*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50000*/       OPC_EmitInteger, MVT::i32, 14, 
/*50003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50040
/*50020*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50022*/       OPC_EmitInteger, MVT::i32, 14, 
/*50025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50041*/   /*Scope*/ 59, /*->50101*/
/*50042*/     OPC_MoveChild, 0,
/*50044*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50047*/     OPC_RecordChild0, // #0 = $Dn
/*50048*/     OPC_RecordChild1, // #1 = $Dm
/*50049*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50051*/     OPC_MoveParent,
/*50052*/     OPC_RecordChild1, // #2 = $Ddin
/*50053*/     OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50055*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50078
/*50058*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50060*/       OPC_EmitInteger, MVT::i32, 14, 
/*50063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->50100
/*50080*/       OPC_CheckPatternPredicate, 24, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50082*/       OPC_EmitInteger, MVT::i32, 14, 
/*50085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*50101*/   /*Scope*/ 59, /*->50161*/
/*50102*/     OPC_RecordChild0, // #0 = $dstin
/*50103*/     OPC_MoveChild, 1,
/*50105*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50108*/     OPC_RecordChild0, // #1 = $a
/*50109*/     OPC_RecordChild1, // #2 = $b
/*50110*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50112*/     OPC_MoveParent,
/*50113*/     OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50115*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50138
/*50118*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50120*/       OPC_EmitInteger, MVT::i32, 14, 
/*50123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50160
/*50140*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50142*/       OPC_EmitInteger, MVT::i32, 14, 
/*50145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50161*/   /*Scope*/ 59, /*->50221*/
/*50162*/     OPC_MoveChild, 0,
/*50164*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50167*/     OPC_RecordChild0, // #0 = $Dn
/*50168*/     OPC_RecordChild1, // #1 = $Dm
/*50169*/     OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50171*/     OPC_MoveParent,
/*50172*/     OPC_RecordChild1, // #2 = $Ddin
/*50173*/     OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50175*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50198
/*50178*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50180*/       OPC_EmitInteger, MVT::i32, 14, 
/*50183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->50220
/*50200*/       OPC_CheckPatternPredicate, 25, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50202*/       OPC_EmitInteger, MVT::i32, 14, 
/*50205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*50221*/   /*Scope*/ 123|128,6/*891*/, /*->51114*/
/*50223*/     OPC_RecordChild0, // #0 = $acc
/*50224*/     OPC_Scope, 45|128,5/*685*/, /*->50912*/ // 2 children in Scope
/*50227*/       OPC_MoveChild, 1,
/*50229*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50232*/       OPC_Scope, 113|128,2/*369*/, /*->50604*/ // 5 children in Scope
/*50235*/         OPC_RecordChild0, // #1 = $a
/*50236*/         OPC_Scope, 34|128,2/*290*/, /*->50529*/ // 2 children in Scope
/*50239*/           OPC_RecordChild1, // #2 = $b
/*50240*/           OPC_MoveParent,
/*50241*/           OPC_CheckType, MVT::f32,
/*50243*/           OPC_Scope, 12|128,1/*140*/, /*->50386*/ // 2 children in Scope
/*50246*/             OPC_CheckPatternPredicate, 26, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50248*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*50255*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50258*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*50267*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50270*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*50280*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*50287*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50290*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*50299*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50302*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*50312*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*50319*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50322*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*50331*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50334*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*50344*/             OPC_EmitInteger, MVT::i32, 14, 
/*50347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50350*/             OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*50362*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50365*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*50374*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50377*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                      // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50386*/           /*Scope*/ 12|128,1/*140*/, /*->50528*/
/*50388*/             OPC_CheckPatternPredicate, 27, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50390*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*50397*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50400*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*50409*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50412*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*50422*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*50429*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50432*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*50441*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50444*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*50454*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*50461*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50464*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*50473*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50476*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*50486*/             OPC_EmitInteger, MVT::i32, 14, 
/*50489*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50492*/             OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*50504*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50507*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*50516*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50519*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                      // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50528*/           0, /*End of Scope*/
/*50529*/         /*Scope*/ 73, /*->50603*/
/*50530*/           OPC_MoveChild, 1,
/*50532*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50535*/           OPC_RecordChild0, // #2 = $Vm
/*50536*/           OPC_CheckChild0Type, MVT::v2f32,
/*50538*/           OPC_RecordChild1, // #3 = $lane
/*50539*/           OPC_MoveChild, 1,
/*50541*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50544*/           OPC_MoveParent,
/*50545*/           OPC_MoveParent,
/*50546*/           OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50548*/           OPC_MoveParent,
/*50549*/           OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50551*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->50577
/*50554*/             OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50556*/             OPC_EmitConvertToTarget, 3,
/*50558*/             OPC_EmitInteger, MVT::i32, 14, 
/*50561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4f32,// ->50602
/*50579*/             OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50581*/             OPC_EmitConvertToTarget, 3,
/*50583*/             OPC_EmitInteger, MVT::i32, 14, 
/*50586*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50589*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*50603*/         0, /*End of Scope*/
/*50604*/       /*Scope*/ 74, /*->50679*/
/*50605*/         OPC_MoveChild, 0,
/*50607*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50610*/         OPC_RecordChild0, // #1 = $Vm
/*50611*/         OPC_CheckChild0Type, MVT::v2f32,
/*50613*/         OPC_RecordChild1, // #2 = $lane
/*50614*/         OPC_MoveChild, 1,
/*50616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50619*/         OPC_MoveParent,
/*50620*/         OPC_MoveParent,
/*50621*/         OPC_RecordChild1, // #3 = $Vn
/*50622*/         OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50624*/         OPC_MoveParent,
/*50625*/         OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50627*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->50653
/*50630*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50632*/           OPC_EmitConvertToTarget, 2,
/*50634*/           OPC_EmitInteger, MVT::i32, 14, 
/*50637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->50678
/*50655*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50657*/           OPC_EmitConvertToTarget, 2,
/*50659*/           OPC_EmitInteger, MVT::i32, 14, 
/*50662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*50679*/       /*Scope*/ 64, /*->50744*/
/*50680*/         OPC_RecordChild0, // #1 = $src2
/*50681*/         OPC_MoveChild, 1,
/*50683*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50686*/         OPC_RecordChild0, // #2 = $src3
/*50687*/         OPC_CheckChild0Type, MVT::v4f32,
/*50689*/         OPC_RecordChild1, // #3 = $lane
/*50690*/         OPC_MoveChild, 1,
/*50692*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50695*/         OPC_MoveParent,
/*50696*/         OPC_MoveParent,
/*50697*/         OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50699*/         OPC_MoveParent,
/*50700*/         OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50702*/         OPC_CheckType, MVT::v4f32,
/*50704*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50706*/         OPC_EmitConvertToTarget, 3,
/*50708*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*50711*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*50720*/         OPC_EmitConvertToTarget, 3,
/*50722*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*50725*/         OPC_EmitInteger, MVT::i32, 14, 
/*50728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50744*/       /*Scope*/ 64, /*->50809*/
/*50745*/         OPC_MoveChild, 0,
/*50747*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50750*/         OPC_RecordChild0, // #1 = $src3
/*50751*/         OPC_CheckChild0Type, MVT::v4f32,
/*50753*/         OPC_RecordChild1, // #2 = $lane
/*50754*/         OPC_MoveChild, 1,
/*50756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50759*/         OPC_MoveParent,
/*50760*/         OPC_MoveParent,
/*50761*/         OPC_RecordChild1, // #3 = $src2
/*50762*/         OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50764*/         OPC_MoveParent,
/*50765*/         OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50767*/         OPC_CheckType, MVT::v4f32,
/*50769*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50771*/         OPC_EmitConvertToTarget, 2,
/*50773*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*50776*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*50785*/         OPC_EmitConvertToTarget, 2,
/*50787*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*50790*/         OPC_EmitInteger, MVT::i32, 14, 
/*50793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50809*/       /*Scope*/ 101, /*->50911*/
/*50810*/         OPC_RecordChild0, // #1 = $Vn
/*50811*/         OPC_RecordChild1, // #2 = $Vm
/*50812*/         OPC_CheckPredicate, 73, // Predicate_fmul_su
/*50814*/         OPC_MoveParent,
/*50815*/         OPC_CheckPredicate, 75, // Predicate_fsub_mlx
/*50817*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->50864
/*50820*/           OPC_Scope, 20, /*->50842*/ // 2 children in Scope
/*50822*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50824*/             OPC_EmitInteger, MVT::i32, 14, 
/*50827*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50830*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50842*/           /*Scope*/ 20, /*->50863*/
/*50843*/             OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50845*/             OPC_EmitInteger, MVT::i32, 14, 
/*50848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50863*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->50910
/*50866*/           OPC_Scope, 20, /*->50888*/ // 2 children in Scope
/*50868*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50870*/             OPC_EmitInteger, MVT::i32, 14, 
/*50873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50888*/           /*Scope*/ 20, /*->50909*/
/*50889*/             OPC_CheckPatternPredicate, 23, // (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin())
/*50891*/             OPC_EmitInteger, MVT::i32, 14, 
/*50894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50897*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50909*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*50911*/       0, /*End of Scope*/
/*50912*/     /*Scope*/ 71|128,1/*199*/, /*->51113*/
/*50914*/       OPC_RecordChild1, // #1 = $Dm
/*50915*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->50937
/*50918*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50920*/         OPC_EmitInteger, MVT::i32, 14, 
/*50923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->51070
/*50940*/         OPC_Scope, 19, /*->50961*/ // 2 children in Scope
/*50942*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50944*/           OPC_EmitInteger, MVT::i32, 14, 
/*50947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50950*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*50961*/         /*Scope*/ 107, /*->51069*/
/*50962*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*50964*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*50971*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50974*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*50983*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50986*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*50996*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*51003*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51006*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*51015*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51018*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*51028*/           OPC_EmitInteger, MVT::i32, 14, 
/*51031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51034*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*51045*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51048*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*51057*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51060*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51069*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->51091
/*51072*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51074*/         OPC_EmitInteger, MVT::i32, 14, 
/*51077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->51112
/*51093*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51095*/         OPC_EmitInteger, MVT::i32, 14, 
/*51098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*51113*/     0, /*End of Scope*/
/*51114*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->51200
/*51118*/   OPC_RecordChild0, // #0 = $dst
/*51119*/   OPC_MoveChild, 0,
/*51121*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51124*/   OPC_MoveParent,
/*51125*/   OPC_RecordChild1, // #1 = $id
/*51126*/   OPC_MoveChild, 1,
/*51128*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51131*/   OPC_MoveParent,
/*51132*/   OPC_Scope, 21, /*->51155*/ // 3 children in Scope
/*51134*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51136*/     OPC_EmitConvertToTarget, 1,
/*51138*/     OPC_EmitInteger, MVT::i32, 14, 
/*51141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51155*/   /*Scope*/ 21, /*->51177*/
/*51156*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51158*/     OPC_EmitConvertToTarget, 1,
/*51160*/     OPC_EmitInteger, MVT::i32, 14, 
/*51163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51177*/   /*Scope*/ 21, /*->51199*/
/*51178*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51180*/     OPC_EmitConvertToTarget, 1,
/*51182*/     OPC_EmitInteger, MVT::i32, 14, 
/*51185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51199*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->51266
/*51203*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*51204*/   OPC_CaptureGlueInput,
/*51205*/   OPC_RecordChild1, // #1 = $amt1
/*51206*/   OPC_MoveChild, 1,
/*51208*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->51238
/*51212*/     OPC_MoveParent,
/*51213*/     OPC_RecordChild2, // #2 = $amt2
/*51214*/     OPC_MoveChild, 2,
/*51216*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*51219*/     OPC_MoveParent,
/*51220*/     OPC_EmitMergeInputChains1_0,
/*51221*/     OPC_EmitInteger, MVT::i32, 14, 
/*51224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->51265
/*51241*/     OPC_MoveParent,
/*51242*/     OPC_RecordChild2, // #2 = $amt2
/*51243*/     OPC_MoveChild, 2,
/*51245*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51248*/     OPC_MoveParent,
/*51249*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51251*/     OPC_EmitMergeInputChains1_0,
/*51252*/     OPC_EmitConvertToTarget, 1,
/*51254*/     OPC_EmitConvertToTarget, 2,
/*51256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->51303
/*51269*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*51270*/   OPC_RecordChild1, // #1 = $target
/*51271*/   OPC_CheckChild1Type, MVT::i32,
/*51273*/   OPC_RecordChild2, // #2 = $index
/*51274*/   OPC_RecordChild3, // #3 = $jt
/*51275*/   OPC_MoveChild, 3,
/*51277*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51280*/   OPC_MoveParent,
/*51281*/   OPC_RecordChild4, // #4 = $id
/*51282*/   OPC_MoveChild, 4,
/*51284*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51287*/   OPC_MoveParent,
/*51288*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51290*/   OPC_EmitMergeInputChains1_0,
/*51291*/   OPC_EmitConvertToTarget, 4,
/*51293*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->51365
/*51306*/   OPC_RecordChild0, // #0 = $src
/*51307*/   OPC_RecordChild1, // #1 = $Rn
/*51308*/   OPC_RecordChild2, // #2 = $imm
/*51309*/   OPC_MoveChild, 2,
/*51311*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51314*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*51316*/   OPC_MoveParent,
/*51317*/   OPC_Scope, 22, /*->51341*/ // 2 children in Scope
/*51319*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51321*/     OPC_EmitConvertToTarget, 2,
/*51323*/     OPC_EmitInteger, MVT::i32, 14, 
/*51326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*51341*/   /*Scope*/ 22, /*->51364*/
/*51342*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51344*/     OPC_EmitConvertToTarget, 2,
/*51346*/     OPC_EmitInteger, MVT::i32, 14, 
/*51349*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51352*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*51364*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->51538
/*51369*/   OPC_RecordChild0, // #0 = $lhs
/*51370*/   OPC_RecordChild1, // #1 = $rhs
/*51371*/   OPC_Scope, 9|128,1/*137*/, /*->51511*/ // 2 children in Scope
/*51374*/     OPC_MoveChild, 1,
/*51376*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51379*/     OPC_Scope, 30, /*->51411*/ // 4 children in Scope
/*51381*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*51383*/       OPC_MoveParent,
/*51384*/       OPC_CheckType, MVT::i32,
/*51386*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51388*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51391*/       OPC_EmitConvertToTarget, 1,
/*51393*/       OPC_EmitInteger, MVT::i32, 14, 
/*51396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*51411*/     /*Scope*/ 30, /*->51442*/
/*51412*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*51414*/       OPC_MoveParent,
/*51415*/       OPC_CheckType, MVT::i32,
/*51417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51419*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51422*/       OPC_EmitConvertToTarget, 1,
/*51424*/       OPC_EmitInteger, MVT::i32, 14, 
/*51427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*51442*/     /*Scope*/ 33, /*->51476*/
/*51443*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*51445*/       OPC_MoveParent,
/*51446*/       OPC_CheckType, MVT::i32,
/*51448*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51450*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51453*/       OPC_EmitConvertToTarget, 1,
/*51455*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51458*/       OPC_EmitInteger, MVT::i32, 14, 
/*51461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*51476*/     /*Scope*/ 33, /*->51510*/
/*51477*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*51479*/       OPC_MoveParent,
/*51480*/       OPC_CheckType, MVT::i32,
/*51482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51484*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51487*/       OPC_EmitConvertToTarget, 1,
/*51489*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51492*/       OPC_EmitInteger, MVT::i32, 14, 
/*51495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*51510*/     0, /*End of Scope*/
/*51511*/   /*Scope*/ 25, /*->51537*/
/*51512*/     OPC_CheckType, MVT::i32,
/*51514*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51516*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51519*/     OPC_EmitInteger, MVT::i32, 14, 
/*51522*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51525*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*51537*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->51585
/*51541*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*51542*/   OPC_RecordChild1, // #1 = $amt
/*51543*/   OPC_MoveChild, 1,
/*51545*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->51567
/*51549*/     OPC_MoveParent,
/*51550*/     OPC_EmitMergeInputChains1_0,
/*51551*/     OPC_EmitInteger, MVT::i32, 14, 
/*51554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->51584
/*51570*/     OPC_MoveParent,
/*51571*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51573*/     OPC_EmitMergeInputChains1_0,
/*51574*/     OPC_EmitConvertToTarget, 1,
/*51576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->51711
/*51588*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*51589*/   OPC_CaptureGlueInput,
/*51590*/   OPC_RecordChild1, // #1 = $func
/*51591*/   OPC_Scope, 80, /*->51673*/ // 2 children in Scope
/*51593*/     OPC_MoveChild, 1,
/*51595*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->51634
/*51599*/       OPC_MoveParent,
/*51600*/       OPC_Scope, 11, /*->51613*/ // 2 children in Scope
/*51602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51604*/         OPC_EmitMergeInputChains1_0,
/*51605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*51613*/       /*Scope*/ 19, /*->51633*/
/*51614*/         OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*51616*/         OPC_EmitMergeInputChains1_0,
/*51617*/         OPC_EmitInteger, MVT::i32, 14, 
/*51620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*51633*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->51672
/*51637*/       OPC_MoveParent,
/*51638*/       OPC_Scope, 11, /*->51651*/ // 2 children in Scope
/*51640*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51642*/         OPC_EmitMergeInputChains1_0,
/*51643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*51651*/       /*Scope*/ 19, /*->51671*/
/*51652*/         OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*51654*/         OPC_EmitMergeInputChains1_0,
/*51655*/         OPC_EmitInteger, MVT::i32, 14, 
/*51658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*51671*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51673*/   /*Scope*/ 36, /*->51710*/
/*51674*/     OPC_CheckChild1Type, MVT::i32,
/*51676*/     OPC_Scope, 11, /*->51689*/ // 2 children in Scope
/*51678*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*51680*/       OPC_EmitMergeInputChains1_0,
/*51681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*51689*/     /*Scope*/ 19, /*->51709*/
/*51690*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*51692*/       OPC_EmitMergeInputChains1_0,
/*51693*/       OPC_EmitInteger, MVT::i32, 14, 
/*51696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*51709*/     0, /*End of Scope*/
/*51710*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->51767
/*51714*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*51715*/   OPC_CaptureGlueInput,
/*51716*/   OPC_RecordChild1, // #1 = $func
/*51717*/   OPC_Scope, 25, /*->51744*/ // 2 children in Scope
/*51719*/     OPC_MoveChild, 1,
/*51721*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*51724*/     OPC_MoveParent,
/*51725*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51727*/     OPC_EmitMergeInputChains1_0,
/*51728*/     OPC_EmitInteger, MVT::i32, 14, 
/*51731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*51744*/   /*Scope*/ 21, /*->51766*/
/*51745*/     OPC_CheckChild1Type, MVT::i32,
/*51747*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*51749*/     OPC_EmitMergeInputChains1_0,
/*51750*/     OPC_EmitInteger, MVT::i32, 14, 
/*51753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*51766*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 111,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->51881
/*51770*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*51771*/   OPC_CaptureGlueInput,
/*51772*/   OPC_RecordChild1, // #1 = $func
/*51773*/   OPC_Scope, 64, /*->51839*/ // 2 children in Scope
/*51775*/     OPC_MoveChild, 1,
/*51777*/     OPC_SwitchOpcode /*2 cases */, 27,  TARGET_VAL(ISD::TargetGlobalAddress),// ->51808
/*51781*/       OPC_MoveParent,
/*51782*/       OPC_Scope, 11, /*->51795*/ // 2 children in Scope
/*51784*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51786*/         OPC_EmitMergeInputChains1_0,
/*51787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*51795*/       /*Scope*/ 11, /*->51807*/
/*51796*/         OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*51798*/         OPC_EmitMergeInputChains1_0,
/*51799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (t2BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*51807*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::TargetExternalSymbol),// ->51838
/*51811*/       OPC_MoveParent,
/*51812*/       OPC_Scope, 11, /*->51825*/ // 2 children in Scope
/*51814*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51816*/         OPC_EmitMergeInputChains1_0,
/*51817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*51825*/       /*Scope*/ 11, /*->51837*/
/*51826*/         OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*51828*/         OPC_EmitMergeInputChains1_0,
/*51829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (t2BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*51837*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51839*/   /*Scope*/ 40, /*->51880*/
/*51840*/     OPC_CheckChild1Type, MVT::i32,
/*51842*/     OPC_Scope, 11, /*->51855*/ // 3 children in Scope
/*51844*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*51846*/       OPC_EmitMergeInputChains1_0,
/*51847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*51855*/     /*Scope*/ 11, /*->51867*/
/*51856*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*51858*/       OPC_EmitMergeInputChains1_0,
/*51859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*51867*/     /*Scope*/ 11, /*->51879*/
/*51868*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51870*/       OPC_EmitMergeInputChains1_0,
/*51871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*51879*/     0, /*End of Scope*/
/*51880*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->51922
/*51884*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*51885*/   OPC_RecordChild1, // #1 = $opt
/*51886*/   OPC_MoveChild, 1,
/*51888*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51891*/   OPC_CheckType, MVT::i32,
/*51893*/   OPC_MoveParent,
/*51894*/   OPC_Scope, 12, /*->51908*/ // 2 children in Scope
/*51896*/     OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*51898*/     OPC_EmitMergeInputChains1_0,
/*51899*/     OPC_EmitConvertToTarget, 1,
/*51901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*51908*/   /*Scope*/ 12, /*->51921*/
/*51909*/     OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*51911*/     OPC_EmitMergeInputChains1_0,
/*51912*/     OPC_EmitConvertToTarget, 1,
/*51914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*51921*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->51958
/*51925*/   OPC_RecordChild0, // #0 = $addr
/*51926*/   OPC_MoveChild, 0,
/*51928*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*51931*/   OPC_MoveParent,
/*51932*/   OPC_CheckType, MVT::i32,
/*51934*/   OPC_Scope, 10, /*->51946*/ // 2 children in Scope
/*51936*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*51938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*51946*/   /*Scope*/ 10, /*->51957*/
/*51947*/     OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*51949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*51957*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->51994
/*51961*/   OPC_RecordChild0, // #0 = $addr
/*51962*/   OPC_MoveChild, 0,
/*51964*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*51967*/   OPC_MoveParent,
/*51968*/   OPC_CheckType, MVT::i32,
/*51970*/   OPC_Scope, 10, /*->51982*/ // 2 children in Scope
/*51972*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*51974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*51982*/   /*Scope*/ 10, /*->51993*/
/*51983*/     OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*51985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*51993*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->52155
/*51998*/   OPC_RecordChild0, // #0 = $dst
/*51999*/   OPC_MoveChild, 0,
/*52001*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52089
/*52005*/     OPC_MoveParent,
/*52006*/     OPC_CheckType, MVT::i32,
/*52008*/     OPC_Scope, 18, /*->52028*/ // 5 children in Scope
/*52010*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*52012*/       OPC_EmitInteger, MVT::i32, 14, 
/*52015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52028*/     /*Scope*/ 10, /*->52039*/
/*52029*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52039*/     /*Scope*/ 18, /*->52058*/
/*52040*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52042*/       OPC_EmitInteger, MVT::i32, 14, 
/*52045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*52058*/     /*Scope*/ 18, /*->52077*/
/*52059*/       OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*52061*/       OPC_EmitInteger, MVT::i32, 14, 
/*52064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52077*/     /*Scope*/ 10, /*->52088*/
/*52078*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52088*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->52154
/*52092*/     OPC_MoveParent,
/*52093*/     OPC_CheckType, MVT::i32,
/*52095*/     OPC_Scope, 18, /*->52115*/ // 3 children in Scope
/*52097*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52099*/       OPC_EmitInteger, MVT::i32, 14, 
/*52102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*52115*/     /*Scope*/ 18, /*->52134*/
/*52116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52118*/       OPC_EmitInteger, MVT::i32, 14, 
/*52121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*52134*/     /*Scope*/ 18, /*->52153*/
/*52135*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52137*/       OPC_EmitInteger, MVT::i32, 14, 
/*52140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*52153*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->52207
/*52158*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*52159*/   OPC_CaptureGlueInput,
/*52160*/   OPC_RecordChild1, // #1 = $dst
/*52161*/   OPC_Scope, 32, /*->52195*/ // 2 children in Scope
/*52163*/     OPC_MoveChild, 1,
/*52165*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52180
/*52169*/       OPC_CheckType, MVT::i32,
/*52171*/       OPC_MoveParent,
/*52172*/       OPC_EmitMergeInputChains1_0,
/*52173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->52194
/*52183*/       OPC_CheckType, MVT::i32,
/*52185*/       OPC_MoveParent,
/*52186*/       OPC_EmitMergeInputChains1_0,
/*52187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*52195*/   /*Scope*/ 10, /*->52206*/
/*52196*/     OPC_CheckChild1Type, MVT::i32,
/*52198*/     OPC_EmitMergeInputChains1_0,
/*52199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*52206*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->52288
/*52210*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*52211*/   OPC_CaptureGlueInput,
/*52212*/   OPC_RecordChild1, // #1 = $func
/*52213*/   OPC_Scope, 50, /*->52265*/ // 2 children in Scope
/*52215*/     OPC_MoveChild, 1,
/*52217*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52241
/*52221*/       OPC_MoveParent,
/*52222*/       OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*52224*/       OPC_EmitMergeInputChains1_0,
/*52225*/       OPC_EmitInteger, MVT::i32, 14, 
/*52228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->52264
/*52244*/       OPC_MoveParent,
/*52245*/       OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*52247*/       OPC_EmitMergeInputChains1_0,
/*52248*/       OPC_EmitInteger, MVT::i32, 14, 
/*52251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*52265*/   /*Scope*/ 21, /*->52287*/
/*52266*/     OPC_CheckChild1Type, MVT::i32,
/*52268*/     OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*52270*/     OPC_EmitMergeInputChains1_0,
/*52271*/     OPC_EmitInteger, MVT::i32, 14, 
/*52274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*52287*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->52449
/*52292*/   OPC_RecordChild0, // #0 = $V
/*52293*/   OPC_Scope, 30, /*->52325*/ // 4 children in Scope
/*52295*/     OPC_CheckChild0Type, MVT::v8i8,
/*52297*/     OPC_RecordChild1, // #1 = $lane
/*52298*/     OPC_MoveChild, 1,
/*52300*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52303*/     OPC_MoveParent,
/*52304*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52306*/     OPC_EmitConvertToTarget, 1,
/*52308*/     OPC_EmitInteger, MVT::i32, 14, 
/*52311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52325*/   /*Scope*/ 30, /*->52356*/
/*52326*/     OPC_CheckChild0Type, MVT::v4i16,
/*52328*/     OPC_RecordChild1, // #1 = $lane
/*52329*/     OPC_MoveChild, 1,
/*52331*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52334*/     OPC_MoveParent,
/*52335*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52337*/     OPC_EmitConvertToTarget, 1,
/*52339*/     OPC_EmitInteger, MVT::i32, 14, 
/*52342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52356*/   /*Scope*/ 45, /*->52402*/
/*52357*/     OPC_CheckChild0Type, MVT::v16i8,
/*52359*/     OPC_RecordChild1, // #1 = $lane
/*52360*/     OPC_MoveChild, 1,
/*52362*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52365*/     OPC_MoveParent,
/*52366*/     OPC_EmitConvertToTarget, 1,
/*52368*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52371*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52380*/     OPC_EmitConvertToTarget, 1,
/*52382*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52385*/     OPC_EmitInteger, MVT::i32, 14, 
/*52388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52402*/   /*Scope*/ 45, /*->52448*/
/*52403*/     OPC_CheckChild0Type, MVT::v8i16,
/*52405*/     OPC_RecordChild1, // #1 = $lane
/*52406*/     OPC_MoveChild, 1,
/*52408*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52411*/     OPC_MoveParent,
/*52412*/     OPC_EmitConvertToTarget, 1,
/*52414*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*52417*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52426*/     OPC_EmitConvertToTarget, 1,
/*52428*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*52431*/     OPC_EmitInteger, MVT::i32, 14, 
/*52434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52448*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->52610
/*52453*/   OPC_RecordChild0, // #0 = $V
/*52454*/   OPC_Scope, 30, /*->52486*/ // 4 children in Scope
/*52456*/     OPC_CheckChild0Type, MVT::v8i8,
/*52458*/     OPC_RecordChild1, // #1 = $lane
/*52459*/     OPC_MoveChild, 1,
/*52461*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52464*/     OPC_MoveParent,
/*52465*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52467*/     OPC_EmitConvertToTarget, 1,
/*52469*/     OPC_EmitInteger, MVT::i32, 14, 
/*52472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52486*/   /*Scope*/ 30, /*->52517*/
/*52487*/     OPC_CheckChild0Type, MVT::v4i16,
/*52489*/     OPC_RecordChild1, // #1 = $lane
/*52490*/     OPC_MoveChild, 1,
/*52492*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52495*/     OPC_MoveParent,
/*52496*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52498*/     OPC_EmitConvertToTarget, 1,
/*52500*/     OPC_EmitInteger, MVT::i32, 14, 
/*52503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52517*/   /*Scope*/ 45, /*->52563*/
/*52518*/     OPC_CheckChild0Type, MVT::v16i8,
/*52520*/     OPC_RecordChild1, // #1 = $lane
/*52521*/     OPC_MoveChild, 1,
/*52523*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52526*/     OPC_MoveParent,
/*52527*/     OPC_EmitConvertToTarget, 1,
/*52529*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52532*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52541*/     OPC_EmitConvertToTarget, 1,
/*52543*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52546*/     OPC_EmitInteger, MVT::i32, 14, 
/*52549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52563*/   /*Scope*/ 45, /*->52609*/
/*52564*/     OPC_CheckChild0Type, MVT::v8i16,
/*52566*/     OPC_RecordChild1, // #1 = $lane
/*52567*/     OPC_MoveChild, 1,
/*52569*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52572*/     OPC_MoveParent,
/*52573*/     OPC_EmitConvertToTarget, 1,
/*52575*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*52578*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52587*/     OPC_EmitConvertToTarget, 1,
/*52589*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*52592*/     OPC_EmitInteger, MVT::i32, 14, 
/*52595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52609*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->52798
/*52614*/   OPC_RecordChild0, // #0 = $V
/*52615*/   OPC_Scope, 32, /*->52649*/ // 5 children in Scope
/*52617*/     OPC_CheckChild0Type, MVT::v2i32,
/*52619*/     OPC_RecordChild1, // #1 = $lane
/*52620*/     OPC_MoveChild, 1,
/*52622*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52625*/     OPC_MoveParent,
/*52626*/     OPC_CheckType, MVT::i32,
/*52628*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52630*/     OPC_EmitConvertToTarget, 1,
/*52632*/     OPC_EmitInteger, MVT::i32, 14, 
/*52635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*52649*/   /*Scope*/ 47, /*->52697*/
/*52650*/     OPC_CheckChild0Type, MVT::v4i32,
/*52652*/     OPC_RecordChild1, // #1 = $lane
/*52653*/     OPC_MoveChild, 1,
/*52655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52658*/     OPC_MoveParent,
/*52659*/     OPC_CheckType, MVT::i32,
/*52661*/     OPC_EmitConvertToTarget, 1,
/*52663*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*52666*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52675*/     OPC_EmitConvertToTarget, 1,
/*52677*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*52680*/     OPC_EmitInteger, MVT::i32, 14, 
/*52683*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52686*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*52697*/   /*Scope*/ 23, /*->52721*/
/*52698*/     OPC_RecordChild1, // #1 = $src2
/*52699*/     OPC_MoveChild, 1,
/*52701*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52704*/     OPC_MoveParent,
/*52705*/     OPC_CheckType, MVT::f64,
/*52707*/     OPC_EmitConvertToTarget, 1,
/*52709*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*52712*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*52721*/   /*Scope*/ 37, /*->52759*/
/*52722*/     OPC_CheckChild0Type, MVT::v2f32,
/*52724*/     OPC_RecordChild1, // #1 = $src2
/*52725*/     OPC_MoveChild, 1,
/*52727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52730*/     OPC_MoveParent,
/*52731*/     OPC_CheckType, MVT::f32,
/*52733*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52736*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*52745*/     OPC_EmitConvertToTarget, 1,
/*52747*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*52750*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*52759*/   /*Scope*/ 37, /*->52797*/
/*52760*/     OPC_CheckChild0Type, MVT::v4f32,
/*52762*/     OPC_RecordChild1, // #1 = $src2
/*52763*/     OPC_MoveChild, 1,
/*52765*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52768*/     OPC_MoveParent,
/*52769*/     OPC_CheckType, MVT::f32,
/*52771*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*52774*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*52783*/     OPC_EmitConvertToTarget, 1,
/*52785*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*52788*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*52797*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->53128
/*52802*/   OPC_RecordNode,   // #0 = $imm
/*52803*/   OPC_CheckType, MVT::i32,
/*52805*/   OPC_Scope, 26, /*->52833*/ // 11 children in Scope
/*52807*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*52809*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52811*/     OPC_EmitConvertToTarget, 0,
/*52813*/     OPC_EmitInteger, MVT::i32, 14, 
/*52816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52822*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*52833*/   /*Scope*/ 26, /*->52860*/
/*52834*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*52836*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52838*/     OPC_EmitConvertToTarget, 0,
/*52840*/     OPC_EmitInteger, MVT::i32, 14, 
/*52843*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*52860*/   /*Scope*/ 22, /*->52883*/
/*52861*/     OPC_CheckPredicate, 76, // Predicate_imm0_65535
/*52863*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*52865*/     OPC_EmitConvertToTarget, 0,
/*52867*/     OPC_EmitInteger, MVT::i32, 14, 
/*52870*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*52883*/   /*Scope*/ 29, /*->52913*/
/*52884*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*52886*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52888*/     OPC_EmitConvertToTarget, 0,
/*52890*/     OPC_EmitNodeXForm, 10, 1, // so_imm_not_XFORM
/*52893*/     OPC_EmitInteger, MVT::i32, 14, 
/*52896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*52913*/   /*Scope*/ 14, /*->52928*/
/*52914*/     OPC_CheckPredicate, 77, // Predicate_arm_i32imm
/*52916*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52918*/     OPC_EmitConvertToTarget, 0,
/*52920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*52928*/   /*Scope*/ 26, /*->52955*/
/*52929*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*52931*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52933*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52936*/     OPC_EmitConvertToTarget, 0,
/*52938*/     OPC_EmitInteger, MVT::i32, 14, 
/*52941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*52955*/   /*Scope*/ 22, /*->52978*/
/*52956*/     OPC_CheckPredicate, 76, // Predicate_imm0_65535
/*52958*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52960*/     OPC_EmitConvertToTarget, 0,
/*52962*/     OPC_EmitInteger, MVT::i32, 14, 
/*52965*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*52978*/   /*Scope*/ 29, /*->53008*/
/*52979*/     OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*52981*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52983*/     OPC_EmitConvertToTarget, 0,
/*52985*/     OPC_EmitNodeXForm, 9, 1, // t2_so_imm_not_XFORM
/*52988*/     OPC_EmitInteger, MVT::i32, 14, 
/*52991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52994*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52997*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*53008*/   /*Scope*/ 55, /*->53064*/
/*53009*/     OPC_CheckPredicate, 78, // Predicate_thumb_immshifted
/*53011*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53013*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53016*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53019*/     OPC_EmitConvertToTarget, 0,
/*53021*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*53024*/     OPC_EmitInteger, MVT::i32, 14, 
/*53027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53030*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53041*/     OPC_EmitConvertToTarget, 0,
/*53043*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*53046*/     OPC_EmitInteger, MVT::i32, 14, 
/*53049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*53064*/   /*Scope*/ 49, /*->53114*/
/*53065*/     OPC_CheckPredicate, 79, // Predicate_imm0_255_comp
/*53067*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53069*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53072*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53075*/     OPC_EmitConvertToTarget, 0,
/*53077*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*53080*/     OPC_EmitInteger, MVT::i32, 14, 
/*53083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53086*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53097*/     OPC_EmitInteger, MVT::i32, 14, 
/*53100*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53103*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*53114*/   /*Scope*/ 12, /*->53127*/
/*53115*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53117*/     OPC_EmitConvertToTarget, 0,
/*53119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*53127*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->53183
/*53131*/   OPC_RecordMemRef,
/*53132*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*53133*/   OPC_RecordChild1, // #1 = $ptr
/*53134*/   OPC_CheckChild1Type, MVT::i32,
/*53136*/   OPC_RecordChild2, // #2 = $incr
/*53137*/   OPC_CheckType, MVT::i32,
/*53139*/   OPC_Scope, 13, /*->53154*/ // 3 children in Scope
/*53141*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_add_8
/*53143*/     OPC_EmitMergeInputChains1_0,
/*53144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53154*/   /*Scope*/ 13, /*->53168*/
/*53155*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_add_16
/*53157*/     OPC_EmitMergeInputChains1_0,
/*53158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53168*/   /*Scope*/ 13, /*->53182*/
/*53169*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_add_32
/*53171*/     OPC_EmitMergeInputChains1_0,
/*53172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53182*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->53238
/*53186*/   OPC_RecordMemRef,
/*53187*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*53188*/   OPC_RecordChild1, // #1 = $ptr
/*53189*/   OPC_CheckChild1Type, MVT::i32,
/*53191*/   OPC_RecordChild2, // #2 = $incr
/*53192*/   OPC_CheckType, MVT::i32,
/*53194*/   OPC_Scope, 13, /*->53209*/ // 3 children in Scope
/*53196*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_sub_8
/*53198*/     OPC_EmitMergeInputChains1_0,
/*53199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53209*/   /*Scope*/ 13, /*->53223*/
/*53210*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_sub_16
/*53212*/     OPC_EmitMergeInputChains1_0,
/*53213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53223*/   /*Scope*/ 13, /*->53237*/
/*53224*/     OPC_CheckPredicate, 85, // Predicate_atomic_load_sub_32
/*53226*/     OPC_EmitMergeInputChains1_0,
/*53227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53237*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->53293
/*53241*/   OPC_RecordMemRef,
/*53242*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*53243*/   OPC_RecordChild1, // #1 = $ptr
/*53244*/   OPC_CheckChild1Type, MVT::i32,
/*53246*/   OPC_RecordChild2, // #2 = $incr
/*53247*/   OPC_CheckType, MVT::i32,
/*53249*/   OPC_Scope, 13, /*->53264*/ // 3 children in Scope
/*53251*/     OPC_CheckPredicate, 86, // Predicate_atomic_load_and_8
/*53253*/     OPC_EmitMergeInputChains1_0,
/*53254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53264*/   /*Scope*/ 13, /*->53278*/
/*53265*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_and_16
/*53267*/     OPC_EmitMergeInputChains1_0,
/*53268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53278*/   /*Scope*/ 13, /*->53292*/
/*53279*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_and_32
/*53281*/     OPC_EmitMergeInputChains1_0,
/*53282*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53292*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->53348
/*53296*/   OPC_RecordMemRef,
/*53297*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*53298*/   OPC_RecordChild1, // #1 = $ptr
/*53299*/   OPC_CheckChild1Type, MVT::i32,
/*53301*/   OPC_RecordChild2, // #2 = $incr
/*53302*/   OPC_CheckType, MVT::i32,
/*53304*/   OPC_Scope, 13, /*->53319*/ // 3 children in Scope
/*53306*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_or_8
/*53308*/     OPC_EmitMergeInputChains1_0,
/*53309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53319*/   /*Scope*/ 13, /*->53333*/
/*53320*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_or_16
/*53322*/     OPC_EmitMergeInputChains1_0,
/*53323*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53333*/   /*Scope*/ 13, /*->53347*/
/*53334*/     OPC_CheckPredicate, 91, // Predicate_atomic_load_or_32
/*53336*/     OPC_EmitMergeInputChains1_0,
/*53337*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53347*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->53403
/*53351*/   OPC_RecordMemRef,
/*53352*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*53353*/   OPC_RecordChild1, // #1 = $ptr
/*53354*/   OPC_CheckChild1Type, MVT::i32,
/*53356*/   OPC_RecordChild2, // #2 = $incr
/*53357*/   OPC_CheckType, MVT::i32,
/*53359*/   OPC_Scope, 13, /*->53374*/ // 3 children in Scope
/*53361*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_xor_8
/*53363*/     OPC_EmitMergeInputChains1_0,
/*53364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53374*/   /*Scope*/ 13, /*->53388*/
/*53375*/     OPC_CheckPredicate, 93, // Predicate_atomic_load_xor_16
/*53377*/     OPC_EmitMergeInputChains1_0,
/*53378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53388*/   /*Scope*/ 13, /*->53402*/
/*53389*/     OPC_CheckPredicate, 94, // Predicate_atomic_load_xor_32
/*53391*/     OPC_EmitMergeInputChains1_0,
/*53392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53402*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->53458
/*53406*/   OPC_RecordMemRef,
/*53407*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*53408*/   OPC_RecordChild1, // #1 = $ptr
/*53409*/   OPC_CheckChild1Type, MVT::i32,
/*53411*/   OPC_RecordChild2, // #2 = $incr
/*53412*/   OPC_CheckType, MVT::i32,
/*53414*/   OPC_Scope, 13, /*->53429*/ // 3 children in Scope
/*53416*/     OPC_CheckPredicate, 95, // Predicate_atomic_load_nand_8
/*53418*/     OPC_EmitMergeInputChains1_0,
/*53419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53429*/   /*Scope*/ 13, /*->53443*/
/*53430*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_nand_16
/*53432*/     OPC_EmitMergeInputChains1_0,
/*53433*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53443*/   /*Scope*/ 13, /*->53457*/
/*53444*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_nand_32
/*53446*/     OPC_EmitMergeInputChains1_0,
/*53447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53457*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->53513
/*53461*/   OPC_RecordMemRef,
/*53462*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*53463*/   OPC_RecordChild1, // #1 = $ptr
/*53464*/   OPC_CheckChild1Type, MVT::i32,
/*53466*/   OPC_RecordChild2, // #2 = $val
/*53467*/   OPC_CheckType, MVT::i32,
/*53469*/   OPC_Scope, 13, /*->53484*/ // 3 children in Scope
/*53471*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_min_8
/*53473*/     OPC_EmitMergeInputChains1_0,
/*53474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53484*/   /*Scope*/ 13, /*->53498*/
/*53485*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_min_16
/*53487*/     OPC_EmitMergeInputChains1_0,
/*53488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53498*/   /*Scope*/ 13, /*->53512*/
/*53499*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_min_32
/*53501*/     OPC_EmitMergeInputChains1_0,
/*53502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53512*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->53568
/*53516*/   OPC_RecordMemRef,
/*53517*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*53518*/   OPC_RecordChild1, // #1 = $ptr
/*53519*/   OPC_CheckChild1Type, MVT::i32,
/*53521*/   OPC_RecordChild2, // #2 = $val
/*53522*/   OPC_CheckType, MVT::i32,
/*53524*/   OPC_Scope, 13, /*->53539*/ // 3 children in Scope
/*53526*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_max_8
/*53528*/     OPC_EmitMergeInputChains1_0,
/*53529*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53539*/   /*Scope*/ 13, /*->53553*/
/*53540*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_max_16
/*53542*/     OPC_EmitMergeInputChains1_0,
/*53543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53553*/   /*Scope*/ 13, /*->53567*/
/*53554*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_max_32
/*53556*/     OPC_EmitMergeInputChains1_0,
/*53557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53567*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->53623
/*53571*/   OPC_RecordMemRef,
/*53572*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*53573*/   OPC_RecordChild1, // #1 = $ptr
/*53574*/   OPC_CheckChild1Type, MVT::i32,
/*53576*/   OPC_RecordChild2, // #2 = $val
/*53577*/   OPC_CheckType, MVT::i32,
/*53579*/   OPC_Scope, 13, /*->53594*/ // 3 children in Scope
/*53581*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_umin_8
/*53583*/     OPC_EmitMergeInputChains1_0,
/*53584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53594*/   /*Scope*/ 13, /*->53608*/
/*53595*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_umin_16
/*53597*/     OPC_EmitMergeInputChains1_0,
/*53598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53608*/   /*Scope*/ 13, /*->53622*/
/*53609*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_umin_32
/*53611*/     OPC_EmitMergeInputChains1_0,
/*53612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53622*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->53678
/*53626*/   OPC_RecordMemRef,
/*53627*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*53628*/   OPC_RecordChild1, // #1 = $ptr
/*53629*/   OPC_CheckChild1Type, MVT::i32,
/*53631*/   OPC_RecordChild2, // #2 = $val
/*53632*/   OPC_CheckType, MVT::i32,
/*53634*/   OPC_Scope, 13, /*->53649*/ // 3 children in Scope
/*53636*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_umax_8
/*53638*/     OPC_EmitMergeInputChains1_0,
/*53639*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53649*/   /*Scope*/ 13, /*->53663*/
/*53650*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_umax_16
/*53652*/     OPC_EmitMergeInputChains1_0,
/*53653*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53663*/   /*Scope*/ 13, /*->53677*/
/*53664*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_umax_32
/*53666*/     OPC_EmitMergeInputChains1_0,
/*53667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53677*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->53733
/*53681*/   OPC_RecordMemRef,
/*53682*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*53683*/   OPC_RecordChild1, // #1 = $ptr
/*53684*/   OPC_CheckChild1Type, MVT::i32,
/*53686*/   OPC_RecordChild2, // #2 = $new
/*53687*/   OPC_CheckType, MVT::i32,
/*53689*/   OPC_Scope, 13, /*->53704*/ // 3 children in Scope
/*53691*/     OPC_CheckPredicate, 110, // Predicate_atomic_swap_8
/*53693*/     OPC_EmitMergeInputChains1_0,
/*53694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53704*/   /*Scope*/ 13, /*->53718*/
/*53705*/     OPC_CheckPredicate, 111, // Predicate_atomic_swap_16
/*53707*/     OPC_EmitMergeInputChains1_0,
/*53708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53718*/   /*Scope*/ 13, /*->53732*/
/*53719*/     OPC_CheckPredicate, 112, // Predicate_atomic_swap_32
/*53721*/     OPC_EmitMergeInputChains1_0,
/*53722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53732*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->53792
/*53736*/   OPC_RecordMemRef,
/*53737*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*53738*/   OPC_RecordChild1, // #1 = $ptr
/*53739*/   OPC_CheckChild1Type, MVT::i32,
/*53741*/   OPC_RecordChild2, // #2 = $old
/*53742*/   OPC_RecordChild3, // #3 = $new
/*53743*/   OPC_CheckType, MVT::i32,
/*53745*/   OPC_Scope, 14, /*->53761*/ // 3 children in Scope
/*53747*/     OPC_CheckPredicate, 113, // Predicate_atomic_cmp_swap_8
/*53749*/     OPC_EmitMergeInputChains1_0,
/*53750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53761*/   /*Scope*/ 14, /*->53776*/
/*53762*/     OPC_CheckPredicate, 114, // Predicate_atomic_cmp_swap_16
/*53764*/     OPC_EmitMergeInputChains1_0,
/*53765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53776*/   /*Scope*/ 14, /*->53791*/
/*53777*/     OPC_CheckPredicate, 115, // Predicate_atomic_cmp_swap_32
/*53779*/     OPC_EmitMergeInputChains1_0,
/*53780*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53791*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->53835
/*53795*/   OPC_CaptureGlueInput,
/*53796*/   OPC_RecordChild0, // #0 = $Rm
/*53797*/   OPC_CheckType, MVT::i32,
/*53799*/   OPC_Scope, 10, /*->53811*/ // 2 children in Scope
/*53801*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*53811*/   /*Scope*/ 22, /*->53834*/
/*53812*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53814*/     OPC_EmitInteger, MVT::i32, 14, 
/*53817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53820*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53823*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*53834*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->53875
/*53838*/   OPC_RecordChild0, // #0 = $src
/*53839*/   OPC_CheckType, MVT::i32,
/*53841*/   OPC_Scope, 11, /*->53854*/ // 2 children in Scope
/*53843*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*53854*/   /*Scope*/ 19, /*->53874*/
/*53855*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53857*/     OPC_EmitInteger, MVT::i32, 14, 
/*53860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53863*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*53874*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->53915
/*53878*/   OPC_RecordChild0, // #0 = $src
/*53879*/   OPC_CheckType, MVT::i32,
/*53881*/   OPC_Scope, 11, /*->53894*/ // 2 children in Scope
/*53883*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*53894*/   /*Scope*/ 19, /*->53914*/
/*53895*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53897*/     OPC_EmitInteger, MVT::i32, 14, 
/*53900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*53914*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->53964
/*53918*/   OPC_RecordChild0, // #0 = $Rn
/*53919*/   OPC_RecordChild1, // #1 = $Rm
/*53920*/   OPC_CheckType, MVT::i32,
/*53922*/   OPC_Scope, 19, /*->53943*/ // 2 children in Scope
/*53924*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53926*/     OPC_EmitInteger, MVT::i32, 14, 
/*53929*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53932*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*53943*/   /*Scope*/ 19, /*->53963*/
/*53944*/     OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*53946*/     OPC_EmitInteger, MVT::i32, 14, 
/*53949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*53963*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->54010
/*53967*/   OPC_RecordChild0, // #0 = $Rm
/*53968*/   OPC_CheckType, MVT::i32,
/*53970*/   OPC_Scope, 18, /*->53990*/ // 2 children in Scope
/*53972*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53974*/     OPC_EmitInteger, MVT::i32, 14, 
/*53977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*53990*/   /*Scope*/ 18, /*->54009*/
/*53991*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53993*/     OPC_EmitInteger, MVT::i32, 14, 
/*53996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*54009*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->54056
/*54013*/   OPC_RecordChild0, // #0 = $Rm
/*54014*/   OPC_CheckType, MVT::i32,
/*54016*/   OPC_Scope, 18, /*->54036*/ // 2 children in Scope
/*54018*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54020*/     OPC_EmitInteger, MVT::i32, 14, 
/*54023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*54036*/   /*Scope*/ 18, /*->54055*/
/*54037*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54039*/     OPC_EmitInteger, MVT::i32, 14, 
/*54042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*54055*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->54121
/*54059*/   OPC_RecordChild0, // #0 = $Rm
/*54060*/   OPC_CheckType, MVT::i32,
/*54062*/   OPC_Scope, 18, /*->54082*/ // 3 children in Scope
/*54064*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54066*/     OPC_EmitInteger, MVT::i32, 14, 
/*54069*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54072*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*54082*/   /*Scope*/ 18, /*->54101*/
/*54083*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54085*/     OPC_EmitInteger, MVT::i32, 14, 
/*54088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*54101*/   /*Scope*/ 18, /*->54120*/
/*54102*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54104*/     OPC_EmitInteger, MVT::i32, 14, 
/*54107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*54120*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->54146
/*54124*/   OPC_CheckType, MVT::i32,
/*54126*/   OPC_Scope, 7, /*->54135*/ // 2 children in Scope
/*54128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*54135*/   /*Scope*/ 9, /*->54145*/
/*54136*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*54138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*54145*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->54177
/*54149*/   OPC_CaptureGlueInput,
/*54150*/   OPC_RecordChild0, // #0 = $Rn
/*54151*/   OPC_RecordChild1, // #1 = $Rm
/*54152*/   OPC_CheckType, MVT::i32,
/*54154*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54156*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54159*/   OPC_EmitInteger, MVT::i32, 14, 
/*54162*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54165*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->54208
/*54180*/   OPC_CaptureGlueInput,
/*54181*/   OPC_RecordChild0, // #0 = $Rn
/*54182*/   OPC_RecordChild1, // #1 = $Rm
/*54183*/   OPC_CheckType, MVT::i32,
/*54185*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54187*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54190*/   OPC_EmitInteger, MVT::i32, 14, 
/*54193*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54196*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->54238
/*54211*/   OPC_RecordChild0, // #0 = $lhs
/*54212*/   OPC_RecordChild1, // #1 = $rhs
/*54213*/   OPC_CheckType, MVT::i32,
/*54215*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54217*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54220*/   OPC_EmitInteger, MVT::i32, 14, 
/*54223*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54226*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->54264
/*54241*/   OPC_RecordChild0, // #0 = $Rn
/*54242*/   OPC_RecordChild1, // #1 = $Rm
/*54243*/   OPC_CheckType, MVT::i32,
/*54245*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54247*/   OPC_EmitInteger, MVT::i32, 14, 
/*54250*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54253*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->54290
/*54267*/   OPC_RecordChild0, // #0 = $Rn
/*54268*/   OPC_RecordChild1, // #1 = $Rm
/*54269*/   OPC_CheckType, MVT::i32,
/*54271*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54273*/   OPC_EmitInteger, MVT::i32, 14, 
/*54276*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54279*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->54703
/*54294*/   OPC_RecordChild0, // #0 = $Sn
/*54295*/   OPC_Scope, 22, /*->54319*/ // 14 children in Scope
/*54297*/     OPC_CheckChild0Type, MVT::f32,
/*54299*/     OPC_CheckType, MVT::i32,
/*54301*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54303*/     OPC_EmitInteger, MVT::i32, 14, 
/*54306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*54319*/   /*Scope*/ 29, /*->54349*/
/*54320*/     OPC_CheckChild0Type, MVT::v1i64,
/*54322*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54328
/*54325*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54333
/*54330*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54338
/*54335*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54343
/*54340*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54348
/*54345*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54349*/   /*Scope*/ 29, /*->54379*/
/*54350*/     OPC_CheckChild0Type, MVT::v2i32,
/*54352*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54358
/*54355*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54363
/*54360*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54368
/*54365*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54373
/*54370*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54378
/*54375*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54379*/   /*Scope*/ 29, /*->54409*/
/*54380*/     OPC_CheckChild0Type, MVT::v4i16,
/*54382*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54388
/*54385*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54393
/*54390*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54398
/*54395*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54403
/*54400*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54408
/*54405*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54409*/   /*Scope*/ 29, /*->54439*/
/*54410*/     OPC_CheckChild0Type, MVT::v8i8,
/*54412*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54418
/*54415*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54423
/*54420*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54428
/*54425*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54433
/*54430*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54438
/*54435*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54439*/   /*Scope*/ 29, /*->54469*/
/*54440*/     OPC_CheckChild0Type, MVT::v2f32,
/*54442*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54448
/*54445*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54453
/*54450*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54458
/*54455*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54463
/*54460*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54468
/*54465*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*54469*/   /*Scope*/ 29, /*->54499*/
/*54470*/     OPC_CheckChild0Type, MVT::f64,
/*54472*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->54478
/*54475*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54483
/*54480*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54488
/*54485*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54493
/*54490*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54498
/*54495*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54499*/   /*Scope*/ 29, /*->54529*/
/*54500*/     OPC_CheckChild0Type, MVT::v4i32,
/*54502*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54508
/*54505*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54513
/*54510*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54518
/*54515*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54523
/*54520*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54528
/*54525*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54529*/   /*Scope*/ 29, /*->54559*/
/*54530*/     OPC_CheckChild0Type, MVT::v8i16,
/*54532*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54538
/*54535*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54543
/*54540*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54548
/*54545*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54553
/*54550*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54558
/*54555*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54559*/   /*Scope*/ 29, /*->54589*/
/*54560*/     OPC_CheckChild0Type, MVT::v16i8,
/*54562*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54568
/*54565*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54573
/*54570*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54578
/*54575*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54583
/*54580*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54588
/*54585*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54589*/   /*Scope*/ 29, /*->54619*/
/*54590*/     OPC_CheckChild0Type, MVT::v2f64,
/*54592*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54598
/*54595*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54603
/*54600*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54608
/*54605*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54613
/*54610*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54618
/*54615*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*54619*/   /*Scope*/ 29, /*->54649*/
/*54620*/     OPC_CheckChild0Type, MVT::v4f32,
/*54622*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54628
/*54625*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54633
/*54630*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54638
/*54635*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54643
/*54640*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54648
/*54645*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54649*/   /*Scope*/ 29, /*->54679*/
/*54650*/     OPC_CheckChild0Type, MVT::v2i64,
/*54652*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->54658
/*54655*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54663
/*54660*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54668
/*54665*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54673
/*54670*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54678
/*54675*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54679*/   /*Scope*/ 22, /*->54702*/
/*54680*/     OPC_CheckChild0Type, MVT::i32,
/*54682*/     OPC_CheckType, MVT::f32,
/*54684*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*54686*/     OPC_EmitInteger, MVT::i32, 14, 
/*54689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*54702*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->54741
/*54706*/   OPC_RecordChild0, // #0 = $a
/*54707*/   OPC_CheckChild0Type, MVT::f32,
/*54709*/   OPC_CheckType, MVT::i32,
/*54711*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54713*/   OPC_EmitInteger, MVT::i32, 14, 
/*54716*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54719*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*54729*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*54732*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->54820
/*54744*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*54745*/   OPC_RecordChild1, // #1 = $src
/*54746*/   OPC_CheckChild1Type, MVT::i32,
/*54748*/   OPC_RecordChild2, // #2 = $val
/*54749*/   OPC_CheckChild2Type, MVT::i32,
/*54751*/   OPC_CheckType, MVT::i32,
/*54753*/   OPC_Scope, 12, /*->54767*/ // 5 children in Scope
/*54755*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*54757*/     OPC_EmitMergeInputChains1_0,
/*54758*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*54767*/   /*Scope*/ 12, /*->54780*/
/*54768*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*54770*/     OPC_EmitMergeInputChains1_0,
/*54771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*54780*/   /*Scope*/ 12, /*->54793*/
/*54781*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54783*/     OPC_EmitMergeInputChains1_0,
/*54784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54793*/   /*Scope*/ 12, /*->54806*/
/*54794*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*54796*/     OPC_EmitMergeInputChains1_0,
/*54797*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54806*/   /*Scope*/ 12, /*->54819*/
/*54807*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*54809*/     OPC_EmitMergeInputChains1_0,
/*54810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54819*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,3/*392*/,  TARGET_VAL(ISD::FNEG),// ->55216
/*54824*/   OPC_Scope, 97|128,1/*225*/, /*->55052*/ // 2 children in Scope
/*54827*/     OPC_MoveChild, 0,
/*54829*/     OPC_SwitchOpcode /*2 cases */, 39|128,1/*167*/,  TARGET_VAL(ISD::FMA),// ->55001
/*54834*/       OPC_Scope, 56, /*->54892*/ // 3 children in Scope
/*54836*/         OPC_RecordChild0, // #0 = $Ddin
/*54837*/         OPC_MoveChild, 1,
/*54839*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*54842*/         OPC_RecordChild0, // #1 = $Dn
/*54843*/         OPC_MoveParent,
/*54844*/         OPC_RecordChild2, // #2 = $Dm
/*54845*/         OPC_MoveParent,
/*54846*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54869
/*54849*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54851*/           OPC_EmitInteger, MVT::i32, 14, 
/*54854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 DPR:f64:$Ddin, (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm)) - Complexity = 9
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->54891
/*54871*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54873*/           OPC_EmitInteger, MVT::i32, 14, 
/*54876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54879*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 SPR:f32:$Sdin, (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm)) - Complexity = 9
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*54892*/       /*Scope*/ 56, /*->54949*/
/*54893*/         OPC_MoveChild, 0,
/*54895*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*54898*/         OPC_RecordChild0, // #0 = $Ddin
/*54899*/         OPC_MoveParent,
/*54900*/         OPC_RecordChild1, // #1 = $Dn
/*54901*/         OPC_RecordChild2, // #2 = $Dm
/*54902*/         OPC_MoveParent,
/*54903*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54926
/*54906*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54908*/           OPC_EmitInteger, MVT::i32, 14, 
/*54911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Ddin), DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->54948
/*54928*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54930*/           OPC_EmitInteger, MVT::i32, 14, 
/*54933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sdin), SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*54949*/       /*Scope*/ 50, /*->55000*/
/*54950*/         OPC_RecordChild0, // #0 = $Ddin
/*54951*/         OPC_RecordChild1, // #1 = $Dn
/*54952*/         OPC_RecordChild2, // #2 = $Dm
/*54953*/         OPC_MoveParent,
/*54954*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54977
/*54957*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54959*/           OPC_EmitInteger, MVT::i32, 14, 
/*54962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->54999
/*54979*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*54981*/           OPC_EmitInteger, MVT::i32, 14, 
/*54984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*55000*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->55051
/*55004*/       OPC_RecordChild0, // #0 = $Dn
/*55005*/       OPC_RecordChild1, // #1 = $Dm
/*55006*/       OPC_MoveParent,
/*55007*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55029
/*55010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*55012*/         OPC_EmitInteger, MVT::i32, 14, 
/*55015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->55050
/*55031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*55033*/         OPC_EmitInteger, MVT::i32, 14, 
/*55036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*55052*/   /*Scope*/ 33|128,1/*161*/, /*->55215*/
/*55054*/     OPC_RecordChild0, // #0 = $Dm
/*55055*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->55076
/*55058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*55060*/       OPC_EmitInteger, MVT::i32, 14, 
/*55063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->55174
/*55078*/       OPC_Scope, 18, /*->55098*/ // 2 children in Scope
/*55080*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55082*/         OPC_EmitInteger, MVT::i32, 14, 
/*55085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*55098*/       /*Scope*/ 74, /*->55173*/
/*55099*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55101*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*55108*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55111*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*55120*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55123*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*55133*/         OPC_EmitInteger, MVT::i32, 14, 
/*55136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55139*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*55149*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55152*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*55161*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55164*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55173*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->55194
/*55176*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55178*/       OPC_EmitInteger, MVT::i32, 14, 
/*55181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55214
/*55196*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55198*/       OPC_EmitInteger, MVT::i32, 14, 
/*55201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55215*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 65|128,2/*321*/,  TARGET_VAL(ISD::FMA),// ->55541
/*55220*/   OPC_Scope, 112, /*->55334*/ // 4 children in Scope
/*55222*/     OPC_MoveChild, 0,
/*55224*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55227*/     OPC_RecordChild0, // #0 = $Ddin
/*55228*/     OPC_MoveParent,
/*55229*/     OPC_RecordChild1, // #1 = $Dn
/*55230*/     OPC_Scope, 53, /*->55285*/ // 2 children in Scope
/*55232*/       OPC_MoveChild, 2,
/*55234*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55237*/       OPC_RecordChild0, // #2 = $Dm
/*55238*/       OPC_MoveParent,
/*55239*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55262
/*55242*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55244*/         OPC_EmitInteger, MVT::i32, 14, 
/*55247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Ddin), DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55284
/*55264*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55266*/         OPC_EmitInteger, MVT::i32, 14, 
/*55269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sdin), SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55285*/     /*Scope*/ 47, /*->55333*/
/*55286*/       OPC_RecordChild2, // #2 = $Dm
/*55287*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55310
/*55290*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55292*/         OPC_EmitInteger, MVT::i32, 14, 
/*55295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Ddin), DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55332
/*55312*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55314*/         OPC_EmitInteger, MVT::i32, 14, 
/*55317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sdin), SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55333*/     0, /*End of Scope*/
/*55334*/   /*Scope*/ 55, /*->55390*/
/*55335*/     OPC_RecordChild0, // #0 = $Ddin
/*55336*/     OPC_MoveChild, 1,
/*55338*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55341*/     OPC_RecordChild0, // #1 = $Dn
/*55342*/     OPC_MoveParent,
/*55343*/     OPC_RecordChild2, // #2 = $Dm
/*55344*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55367
/*55347*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55349*/       OPC_EmitInteger, MVT::i32, 14, 
/*55352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:f64 DPR:f64:$Ddin, (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm) - Complexity = 6
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55389
/*55369*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55371*/       OPC_EmitInteger, MVT::i32, 14, 
/*55374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:f32 SPR:f32:$Sdin, (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm) - Complexity = 6
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*55390*/   /*Scope*/ 55, /*->55446*/
/*55391*/     OPC_MoveChild, 0,
/*55393*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55396*/     OPC_RecordChild0, // #0 = $src1
/*55397*/     OPC_MoveParent,
/*55398*/     OPC_RecordChild1, // #1 = $Vn
/*55399*/     OPC_RecordChild2, // #2 = $Vm
/*55400*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->55423
/*55403*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55405*/       OPC_EmitInteger, MVT::i32, 14, 
/*55408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$src1), DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55445
/*55425*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55427*/       OPC_EmitInteger, MVT::i32, 14, 
/*55430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$src1), QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55446*/   /*Scope*/ 93, /*->55540*/
/*55447*/     OPC_RecordChild0, // #0 = $Ddin
/*55448*/     OPC_RecordChild1, // #1 = $Dn
/*55449*/     OPC_RecordChild2, // #2 = $Dm
/*55450*/     OPC_SwitchType /*4 cases */, 20,  MVT::f64,// ->55473
/*55453*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55455*/       OPC_EmitInteger, MVT::i32, 14, 
/*55458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55495
/*55475*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55477*/       OPC_EmitInteger, MVT::i32, 14, 
/*55480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->55517
/*55497*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55499*/       OPC_EmitInteger, MVT::i32, 14, 
/*55502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55539
/*55519*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP4())
/*55521*/       OPC_EmitInteger, MVT::i32, 14, 
/*55524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55540*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46|128,4/*558*/,  TARGET_VAL(ISD::FMUL),// ->56103
/*55545*/   OPC_Scope, 52, /*->55599*/ // 6 children in Scope
/*55547*/     OPC_MoveChild, 0,
/*55549*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55552*/     OPC_RecordChild0, // #0 = $a
/*55553*/     OPC_MoveParent,
/*55554*/     OPC_RecordChild1, // #1 = $b
/*55555*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55577
/*55558*/       OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*55560*/       OPC_EmitInteger, MVT::i32, 14, 
/*55563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->55598
/*55579*/       OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*55581*/       OPC_EmitInteger, MVT::i32, 14, 
/*55584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55599*/   /*Scope*/ 118, /*->55718*/
/*55600*/     OPC_RecordChild0, // #0 = $b
/*55601*/     OPC_MoveChild, 1,
/*55603*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::FNEG),// ->55653
/*55607*/       OPC_RecordChild0, // #1 = $a
/*55608*/       OPC_MoveParent,
/*55609*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55631
/*55612*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*55614*/         OPC_EmitInteger, MVT::i32, 14, 
/*55617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->55652
/*55633*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*55635*/         OPC_EmitInteger, MVT::i32, 14, 
/*55638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              /*SwitchOpcode*/ 61,  TARGET_VAL(ARMISD::VDUPLANE),// ->55717
/*55656*/       OPC_RecordChild0, // #1 = $Vm
/*55657*/       OPC_CheckChild0Type, MVT::v2f32,
/*55659*/       OPC_RecordChild1, // #2 = $lane
/*55660*/       OPC_MoveChild, 1,
/*55662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55665*/       OPC_MoveParent,
/*55666*/       OPC_MoveParent,
/*55667*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->55692
/*55670*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55672*/         OPC_EmitConvertToTarget, 2,
/*55674*/         OPC_EmitInteger, MVT::i32, 14, 
/*55677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->55716
/*55694*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55696*/         OPC_EmitConvertToTarget, 2,
/*55698*/         OPC_EmitInteger, MVT::i32, 14, 
/*55701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*55718*/   /*Scope*/ 67, /*->55786*/
/*55719*/     OPC_MoveChild, 0,
/*55721*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55724*/     OPC_RecordChild0, // #0 = $Vm
/*55725*/     OPC_CheckChild0Type, MVT::v2f32,
/*55727*/     OPC_RecordChild1, // #1 = $lane
/*55728*/     OPC_MoveChild, 1,
/*55730*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55733*/     OPC_MoveParent,
/*55734*/     OPC_MoveParent,
/*55735*/     OPC_RecordChild1, // #2 = $Vn
/*55736*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->55761
/*55739*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55741*/       OPC_EmitConvertToTarget, 1,
/*55743*/       OPC_EmitInteger, MVT::i32, 14, 
/*55746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->55785
/*55763*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55765*/       OPC_EmitConvertToTarget, 1,
/*55767*/       OPC_EmitInteger, MVT::i32, 14, 
/*55770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*55786*/   /*Scope*/ 56, /*->55843*/
/*55787*/     OPC_RecordChild0, // #0 = $src1
/*55788*/     OPC_MoveChild, 1,
/*55790*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55793*/     OPC_RecordChild0, // #1 = $src2
/*55794*/     OPC_CheckChild0Type, MVT::v4f32,
/*55796*/     OPC_RecordChild1, // #2 = $lane
/*55797*/     OPC_MoveChild, 1,
/*55799*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55802*/     OPC_MoveParent,
/*55803*/     OPC_MoveParent,
/*55804*/     OPC_CheckType, MVT::v4f32,
/*55806*/     OPC_EmitConvertToTarget, 2,
/*55808*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*55811*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*55820*/     OPC_EmitConvertToTarget, 2,
/*55822*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*55825*/     OPC_EmitInteger, MVT::i32, 14, 
/*55828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55843*/   /*Scope*/ 56, /*->55900*/
/*55844*/     OPC_MoveChild, 0,
/*55846*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55849*/     OPC_RecordChild0, // #0 = $src2
/*55850*/     OPC_CheckChild0Type, MVT::v4f32,
/*55852*/     OPC_RecordChild1, // #1 = $lane
/*55853*/     OPC_MoveChild, 1,
/*55855*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55858*/     OPC_MoveParent,
/*55859*/     OPC_MoveParent,
/*55860*/     OPC_RecordChild1, // #2 = $src1
/*55861*/     OPC_CheckType, MVT::v4f32,
/*55863*/     OPC_EmitConvertToTarget, 1,
/*55865*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*55868*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*55877*/     OPC_EmitConvertToTarget, 1,
/*55879*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*55882*/     OPC_EmitInteger, MVT::i32, 14, 
/*55885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55888*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55900*/   /*Scope*/ 72|128,1/*200*/, /*->56102*/
/*55902*/     OPC_RecordChild0, // #0 = $Dn
/*55903*/     OPC_RecordChild1, // #1 = $Dm
/*55904*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->55926
/*55907*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*55909*/       OPC_EmitInteger, MVT::i32, 14, 
/*55912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56059
/*55929*/       OPC_Scope, 19, /*->55950*/ // 2 children in Scope
/*55931*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55933*/         OPC_EmitInteger, MVT::i32, 14, 
/*55936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*55950*/       /*Scope*/ 107, /*->56058*/
/*55951*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55953*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*55960*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55963*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*55972*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55975*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*55985*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*55992*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*56004*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56007*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*56017*/         OPC_EmitInteger, MVT::i32, 14, 
/*56020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56023*/         OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*56034*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56037*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*56046*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56049*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56058*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->56080
/*56061*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56063*/       OPC_EmitInteger, MVT::i32, 14, 
/*56066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->56101
/*56082*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56084*/       OPC_EmitInteger, MVT::i32, 14, 
/*56087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*56102*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->56163
/*56106*/   OPC_RecordNode,   // #0 = $imm
/*56107*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->56135
/*56110*/     OPC_CheckPredicate, 116, // Predicate_vfp_f64imm
/*56112*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*56114*/     OPC_EmitConvertToTarget, 0,
/*56116*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.2906
/*56119*/     OPC_EmitInteger, MVT::i32, 14, 
/*56122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56125*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.2906>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.2906:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->56162
/*56137*/     OPC_CheckPredicate, 117, // Predicate_vfp_f32imm
/*56139*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*56141*/     OPC_EmitConvertToTarget, 0,
/*56143*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.2905
/*56146*/     OPC_EmitInteger, MVT::i32, 14, 
/*56149*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56152*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.2905>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.2905:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->56886
/*56167*/   OPC_RecordChild0, // #0 = $src
/*56168*/   OPC_Scope, 11|128,2/*267*/, /*->56438*/ // 4 children in Scope
/*56171*/     OPC_MoveChild, 1,
/*56173*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*56176*/     OPC_RecordMemRef,
/*56177*/     OPC_RecordNode, // #1 = 'ld' chained node
/*56178*/     OPC_CheckFoldableChainNode,
/*56179*/     OPC_RecordChild1, // #2 = $Rn
/*56180*/     OPC_CheckChild1Type, MVT::i32,
/*56182*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*56184*/     OPC_CheckType, MVT::i32,
/*56186*/     OPC_Scope, 84, /*->56272*/ // 4 children in Scope
/*56188*/       OPC_CheckPredicate, 50, // Predicate_extload
/*56190*/       OPC_Scope, 39, /*->56231*/ // 2 children in Scope
/*56192*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*56194*/         OPC_MoveParent,
/*56195*/         OPC_RecordChild2, // #3 = $lane
/*56196*/         OPC_MoveChild, 2,
/*56198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56201*/         OPC_MoveParent,
/*56202*/         OPC_CheckType, MVT::v8i8,
/*56204*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56206*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*56209*/         OPC_EmitMergeInputChains1_1,
/*56210*/         OPC_EmitConvertToTarget, 3,
/*56212*/         OPC_EmitInteger, MVT::i32, 14, 
/*56215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*56231*/       /*Scope*/ 39, /*->56271*/
/*56232*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*56234*/         OPC_MoveParent,
/*56235*/         OPC_RecordChild2, // #3 = $lane
/*56236*/         OPC_MoveChild, 2,
/*56238*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56241*/         OPC_MoveParent,
/*56242*/         OPC_CheckType, MVT::v4i16,
/*56244*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56246*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*56249*/         OPC_EmitMergeInputChains1_1,
/*56250*/         OPC_EmitConvertToTarget, 3,
/*56252*/         OPC_EmitInteger, MVT::i32, 14, 
/*56255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*56271*/       0, /*End of Scope*/
/*56272*/     /*Scope*/ 39, /*->56312*/
/*56273*/       OPC_CheckPredicate, 24, // Predicate_load
/*56275*/       OPC_MoveParent,
/*56276*/       OPC_RecordChild2, // #3 = $lane
/*56277*/       OPC_MoveChild, 2,
/*56279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56282*/       OPC_MoveParent,
/*56283*/       OPC_CheckType, MVT::v2i32,
/*56285*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56287*/       OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*56290*/       OPC_EmitMergeInputChains1_1,
/*56291*/       OPC_EmitConvertToTarget, 3,
/*56293*/       OPC_EmitInteger, MVT::i32, 14, 
/*56296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*56312*/     /*Scope*/ 84, /*->56397*/
/*56313*/       OPC_CheckPredicate, 50, // Predicate_extload
/*56315*/       OPC_Scope, 39, /*->56356*/ // 2 children in Scope
/*56317*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*56319*/         OPC_MoveParent,
/*56320*/         OPC_RecordChild2, // #3 = $lane
/*56321*/         OPC_MoveChild, 2,
/*56323*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56326*/         OPC_MoveParent,
/*56327*/         OPC_CheckType, MVT::v16i8,
/*56329*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56331*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56334*/         OPC_EmitMergeInputChains1_1,
/*56335*/         OPC_EmitConvertToTarget, 3,
/*56337*/         OPC_EmitInteger, MVT::i32, 14, 
/*56340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*56356*/       /*Scope*/ 39, /*->56396*/
/*56357*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*56359*/         OPC_MoveParent,
/*56360*/         OPC_RecordChild2, // #3 = $lane
/*56361*/         OPC_MoveChild, 2,
/*56363*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56366*/         OPC_MoveParent,
/*56367*/         OPC_CheckType, MVT::v8i16,
/*56369*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56371*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56374*/         OPC_EmitMergeInputChains1_1,
/*56375*/         OPC_EmitConvertToTarget, 3,
/*56377*/         OPC_EmitInteger, MVT::i32, 14, 
/*56380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*56396*/       0, /*End of Scope*/
/*56397*/     /*Scope*/ 39, /*->56437*/
/*56398*/       OPC_CheckPredicate, 24, // Predicate_load
/*56400*/       OPC_MoveParent,
/*56401*/       OPC_RecordChild2, // #3 = $lane
/*56402*/       OPC_MoveChild, 2,
/*56404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56407*/       OPC_MoveParent,
/*56408*/       OPC_CheckType, MVT::v4i32,
/*56410*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56412*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56415*/       OPC_EmitMergeInputChains1_1,
/*56416*/       OPC_EmitConvertToTarget, 3,
/*56418*/       OPC_EmitInteger, MVT::i32, 14, 
/*56421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*56437*/     0, /*End of Scope*/
/*56438*/   /*Scope*/ 21|128,2/*277*/, /*->56717*/
/*56440*/     OPC_RecordChild1, // #1 = $R
/*56441*/     OPC_Scope, 59, /*->56502*/ // 4 children in Scope
/*56443*/       OPC_CheckChild1Type, MVT::i32,
/*56445*/       OPC_RecordChild2, // #2 = $lane
/*56446*/       OPC_MoveChild, 2,
/*56448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56451*/       OPC_MoveParent,
/*56452*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->56477
/*56455*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56457*/         OPC_EmitConvertToTarget, 2,
/*56459*/         OPC_EmitInteger, MVT::i32, 14, 
/*56462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->56501
/*56479*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56481*/         OPC_EmitConvertToTarget, 2,
/*56483*/         OPC_EmitInteger, MVT::i32, 14, 
/*56486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*56502*/     /*Scope*/ 31, /*->56534*/
/*56503*/       OPC_RecordChild2, // #2 = $lane
/*56504*/       OPC_MoveChild, 2,
/*56506*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56509*/       OPC_MoveParent,
/*56510*/       OPC_CheckType, MVT::v2i32,
/*56512*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56514*/       OPC_EmitConvertToTarget, 2,
/*56516*/       OPC_EmitInteger, MVT::i32, 14, 
/*56519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*56534*/     /*Scope*/ 119, /*->56654*/
/*56535*/       OPC_CheckChild1Type, MVT::i32,
/*56537*/       OPC_RecordChild2, // #2 = $lane
/*56538*/       OPC_MoveChild, 2,
/*56540*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56543*/       OPC_MoveParent,
/*56544*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->56599
/*56547*/         OPC_EmitConvertToTarget, 2,
/*56549*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*56552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*56561*/         OPC_EmitConvertToTarget, 2,
/*56563*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*56566*/         OPC_EmitInteger, MVT::i32, 14, 
/*56569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56572*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*56584*/         OPC_EmitConvertToTarget, 2,
/*56586*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*56589*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->56653
/*56601*/         OPC_EmitConvertToTarget, 2,
/*56603*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*56606*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*56615*/         OPC_EmitConvertToTarget, 2,
/*56617*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*56620*/         OPC_EmitInteger, MVT::i32, 14, 
/*56623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56626*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*56638*/         OPC_EmitConvertToTarget, 2,
/*56640*/         OPC_EmitNodeXForm, 4, 11, // DSubReg_i16_reg
/*56643*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*56654*/     /*Scope*/ 61, /*->56716*/
/*56655*/       OPC_RecordChild2, // #2 = $lane
/*56656*/       OPC_MoveChild, 2,
/*56658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56661*/       OPC_MoveParent,
/*56662*/       OPC_CheckType, MVT::v4i32,
/*56664*/       OPC_EmitConvertToTarget, 2,
/*56666*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*56669*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*56678*/       OPC_EmitConvertToTarget, 2,
/*56680*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*56683*/       OPC_EmitInteger, MVT::i32, 14, 
/*56686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56689*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*56701*/       OPC_EmitConvertToTarget, 2,
/*56703*/       OPC_EmitNodeXForm, 6, 11, // DSubReg_i32_reg
/*56706*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*56716*/     0, /*End of Scope*/
/*56717*/   /*Scope*/ 81, /*->56799*/
/*56718*/     OPC_MoveChild, 1,
/*56720*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*56723*/     OPC_RecordMemRef,
/*56724*/     OPC_RecordNode, // #1 = 'ld' chained node
/*56725*/     OPC_CheckFoldableChainNode,
/*56726*/     OPC_RecordChild1, // #2 = $addr
/*56727*/     OPC_CheckChild1Type, MVT::i32,
/*56729*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*56731*/     OPC_CheckPredicate, 24, // Predicate_load
/*56733*/     OPC_CheckType, MVT::f32,
/*56735*/     OPC_MoveParent,
/*56736*/     OPC_RecordChild2, // #3 = $lane
/*56737*/     OPC_MoveChild, 2,
/*56739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56742*/     OPC_MoveParent,
/*56743*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->56771
/*56746*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56749*/       OPC_EmitMergeInputChains1_1,
/*56750*/       OPC_EmitConvertToTarget, 3,
/*56752*/       OPC_EmitInteger, MVT::i32, 14, 
/*56755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->56798
/*56773*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56776*/       OPC_EmitMergeInputChains1_1,
/*56777*/       OPC_EmitConvertToTarget, 3,
/*56779*/       OPC_EmitInteger, MVT::i32, 14, 
/*56782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*56799*/   /*Scope*/ 85, /*->56885*/
/*56800*/     OPC_RecordChild1, // #1 = $src2
/*56801*/     OPC_RecordChild2, // #2 = $src3
/*56802*/     OPC_MoveChild, 2,
/*56804*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56807*/     OPC_MoveParent,
/*56808*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->56826
/*56811*/       OPC_EmitConvertToTarget, 2,
/*56813*/       OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*56816*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->56855
/*56828*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56831*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56840*/       OPC_EmitConvertToTarget, 2,
/*56842*/       OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*56845*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->56884
/*56857*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56860*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56869*/       OPC_EmitConvertToTarget, 2,
/*56871*/       OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*56874*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*56885*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ARMISD::VDUP),// ->57378
/*56890*/   OPC_Scope, 53|128,2/*309*/, /*->57202*/ // 2 children in Scope
/*56893*/     OPC_MoveChild, 0,
/*56895*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->57154
/*56900*/       OPC_RecordMemRef,
/*56901*/       OPC_RecordNode, // #0 = 'ld' chained node
/*56902*/       OPC_RecordChild1, // #1 = $Rn
/*56903*/       OPC_CheckChild1Type, MVT::i32,
/*56905*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*56907*/       OPC_Scope, 64, /*->56973*/ // 4 children in Scope
/*56909*/         OPC_CheckPredicate, 50, // Predicate_extload
/*56911*/         OPC_CheckType, MVT::i32,
/*56913*/         OPC_Scope, 28, /*->56943*/ // 2 children in Scope
/*56915*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*56917*/           OPC_MoveParent,
/*56918*/           OPC_CheckType, MVT::v8i8,
/*56920*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56922*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56925*/           OPC_EmitMergeInputChains1_0,
/*56926*/           OPC_EmitInteger, MVT::i32, 14, 
/*56929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*56943*/         /*Scope*/ 28, /*->56972*/
/*56944*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*56946*/           OPC_MoveParent,
/*56947*/           OPC_CheckType, MVT::v4i16,
/*56949*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56951*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56954*/           OPC_EmitMergeInputChains1_0,
/*56955*/           OPC_EmitInteger, MVT::i32, 14, 
/*56958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*56972*/         0, /*End of Scope*/
/*56973*/       /*Scope*/ 30, /*->57004*/
/*56974*/         OPC_CheckPredicate, 24, // Predicate_load
/*56976*/         OPC_CheckType, MVT::i32,
/*56978*/         OPC_MoveParent,
/*56979*/         OPC_CheckType, MVT::v2i32,
/*56981*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56983*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56986*/         OPC_EmitMergeInputChains1_0,
/*56987*/         OPC_EmitInteger, MVT::i32, 14, 
/*56990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*57004*/       /*Scope*/ 64, /*->57069*/
/*57005*/         OPC_CheckPredicate, 50, // Predicate_extload
/*57007*/         OPC_CheckType, MVT::i32,
/*57009*/         OPC_Scope, 28, /*->57039*/ // 2 children in Scope
/*57011*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*57013*/           OPC_MoveParent,
/*57014*/           OPC_CheckType, MVT::v16i8,
/*57016*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57018*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57021*/           OPC_EmitMergeInputChains1_0,
/*57022*/           OPC_EmitInteger, MVT::i32, 14, 
/*57025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*57039*/         /*Scope*/ 28, /*->57068*/
/*57040*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*57042*/           OPC_MoveParent,
/*57043*/           OPC_CheckType, MVT::v8i16,
/*57045*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57047*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57050*/           OPC_EmitMergeInputChains1_0,
/*57051*/           OPC_EmitInteger, MVT::i32, 14, 
/*57054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57057*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*57068*/         0, /*End of Scope*/
/*57069*/       /*Scope*/ 83, /*->57153*/
/*57070*/         OPC_CheckPredicate, 24, // Predicate_load
/*57072*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->57101
/*57075*/           OPC_MoveParent,
/*57076*/           OPC_CheckType, MVT::v4i32,
/*57078*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57080*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57083*/           OPC_EmitMergeInputChains1_0,
/*57084*/           OPC_EmitInteger, MVT::i32, 14, 
/*57087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
                  /*SwitchType*/ 49,  MVT::f32,// ->57152
/*57103*/           OPC_MoveParent,
/*57104*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->57128
/*57107*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*57110*/             OPC_EmitMergeInputChains1_0,
/*57111*/             OPC_EmitInteger, MVT::i32, 14, 
/*57114*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57117*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->57151
/*57130*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*57133*/             OPC_EmitMergeInputChains1_0,
/*57134*/             OPC_EmitInteger, MVT::i32, 14, 
/*57137*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57140*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*57153*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::BITCAST),// ->57201
/*57157*/       OPC_RecordChild0, // #0 = $R
/*57158*/       OPC_CheckChild0Type, MVT::i32,
/*57160*/       OPC_CheckType, MVT::f32,
/*57162*/       OPC_MoveParent,
/*57163*/       OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->57182
/*57166*/         OPC_EmitInteger, MVT::i32, 14, 
/*57169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32d:v2f32 GPR:i32:$R)
                /*SwitchType*/ 16,  MVT::v4f32,// ->57200
/*57184*/         OPC_EmitInteger, MVT::i32, 14, 
/*57187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*57202*/   /*Scope*/ 45|128,1/*173*/, /*->57377*/
/*57204*/     OPC_RecordChild0, // #0 = $R
/*57205*/     OPC_Scope, 124, /*->57331*/ // 2 children in Scope
/*57207*/       OPC_CheckChild0Type, MVT::i32,
/*57209*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->57230
/*57212*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57214*/         OPC_EmitInteger, MVT::i32, 14, 
/*57217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->57250
/*57232*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57234*/         OPC_EmitInteger, MVT::i32, 14, 
/*57237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v2i32,// ->57270
/*57252*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57254*/         OPC_EmitInteger, MVT::i32, 14, 
/*57257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v16i8,// ->57290
/*57272*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57274*/         OPC_EmitInteger, MVT::i32, 14, 
/*57277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->57310
/*57292*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57294*/         OPC_EmitInteger, MVT::i32, 14, 
/*57297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->57330
/*57312*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57314*/         OPC_EmitInteger, MVT::i32, 14, 
/*57317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*57331*/     /*Scope*/ 44, /*->57376*/
/*57332*/       OPC_CheckChild0Type, MVT::f32,
/*57334*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->57355
/*57337*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57339*/         OPC_EmitInteger, MVT::i32, 14, 
/*57342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->57375
/*57357*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57359*/         OPC_EmitInteger, MVT::i32, 14, 
/*57362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*57376*/     0, /*End of Scope*/
/*57377*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->57653
/*57382*/   OPC_Scope, 69|128,1/*197*/, /*->57582*/ // 2 children in Scope
/*57385*/     OPC_MoveChild, 0,
/*57387*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*57390*/     OPC_MoveChild, 0,
/*57392*/     OPC_Scope, 93, /*->57487*/ // 2 children in Scope
/*57394*/       OPC_CheckInteger, 13, 
/*57396*/       OPC_MoveParent,
/*57397*/       OPC_RecordChild1, // #0 = $Vn
/*57398*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->57428
/*57401*/         OPC_CheckChild1Type, MVT::v8i8,
/*57403*/         OPC_RecordChild2, // #1 = $Vm
/*57404*/         OPC_CheckChild2Type, MVT::v8i8,
/*57406*/         OPC_MoveParent,
/*57407*/         OPC_CheckType, MVT::v8i16,
/*57409*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57411*/         OPC_EmitInteger, MVT::i32, 14, 
/*57414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->57457
/*57430*/         OPC_CheckChild1Type, MVT::v4i16,
/*57432*/         OPC_RecordChild2, // #1 = $Vm
/*57433*/         OPC_CheckChild2Type, MVT::v4i16,
/*57435*/         OPC_MoveParent,
/*57436*/         OPC_CheckType, MVT::v4i32,
/*57438*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57440*/         OPC_EmitInteger, MVT::i32, 14, 
/*57443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->57486
/*57459*/         OPC_CheckChild1Type, MVT::v2i32,
/*57461*/         OPC_RecordChild2, // #1 = $Vm
/*57462*/         OPC_CheckChild2Type, MVT::v2i32,
/*57464*/         OPC_MoveParent,
/*57465*/         OPC_CheckType, MVT::v2i64,
/*57467*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57469*/         OPC_EmitInteger, MVT::i32, 14, 
/*57472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*57487*/     /*Scope*/ 93, /*->57581*/
/*57488*/       OPC_CheckInteger, 14, 
/*57490*/       OPC_MoveParent,
/*57491*/       OPC_RecordChild1, // #0 = $Vn
/*57492*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->57522
/*57495*/         OPC_CheckChild1Type, MVT::v8i8,
/*57497*/         OPC_RecordChild2, // #1 = $Vm
/*57498*/         OPC_CheckChild2Type, MVT::v8i8,
/*57500*/         OPC_MoveParent,
/*57501*/         OPC_CheckType, MVT::v8i16,
/*57503*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57505*/         OPC_EmitInteger, MVT::i32, 14, 
/*57508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->57551
/*57524*/         OPC_CheckChild1Type, MVT::v4i16,
/*57526*/         OPC_RecordChild2, // #1 = $Vm
/*57527*/         OPC_CheckChild2Type, MVT::v4i16,
/*57529*/         OPC_MoveParent,
/*57530*/         OPC_CheckType, MVT::v4i32,
/*57532*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57534*/         OPC_EmitInteger, MVT::i32, 14, 
/*57537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->57580
/*57553*/         OPC_CheckChild1Type, MVT::v2i32,
/*57555*/         OPC_RecordChild2, // #1 = $Vm
/*57556*/         OPC_CheckChild2Type, MVT::v2i32,
/*57558*/         OPC_MoveParent,
/*57559*/         OPC_CheckType, MVT::v2i64,
/*57561*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57563*/         OPC_EmitInteger, MVT::i32, 14, 
/*57566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*57581*/     0, /*End of Scope*/
/*57582*/   /*Scope*/ 69, /*->57652*/
/*57583*/     OPC_RecordChild0, // #0 = $Vm
/*57584*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->57607
/*57587*/       OPC_CheckChild0Type, MVT::v8i8,
/*57589*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57591*/       OPC_EmitInteger, MVT::i32, 14, 
/*57594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->57629
/*57609*/       OPC_CheckChild0Type, MVT::v4i16,
/*57611*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57613*/       OPC_EmitInteger, MVT::i32, 14, 
/*57616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->57651
/*57631*/       OPC_CheckChild0Type, MVT::v2i32,
/*57633*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57635*/       OPC_EmitInteger, MVT::i32, 14, 
/*57638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*57652*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->57823
/*57657*/   OPC_RecordChild0, // #0 = $Vn
/*57658*/   OPC_Scope, 68, /*->57728*/ // 3 children in Scope
/*57660*/     OPC_CheckChild0Type, MVT::v4i16,
/*57662*/     OPC_Scope, 40, /*->57704*/ // 2 children in Scope
/*57664*/       OPC_MoveChild, 1,
/*57666*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57669*/       OPC_RecordChild0, // #1 = $Vm
/*57670*/       OPC_CheckChild0Type, MVT::v4i16,
/*57672*/       OPC_RecordChild1, // #2 = $lane
/*57673*/       OPC_MoveChild, 1,
/*57675*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57678*/       OPC_MoveParent,
/*57679*/       OPC_MoveParent,
/*57680*/       OPC_CheckType, MVT::v4i32,
/*57682*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57684*/       OPC_EmitConvertToTarget, 2,
/*57686*/       OPC_EmitInteger, MVT::i32, 14, 
/*57689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*57704*/     /*Scope*/ 22, /*->57727*/
/*57705*/       OPC_RecordChild1, // #1 = $Vm
/*57706*/       OPC_CheckType, MVT::v4i32,
/*57708*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57710*/       OPC_EmitInteger, MVT::i32, 14, 
/*57713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*57727*/     0, /*End of Scope*/
/*57728*/   /*Scope*/ 68, /*->57797*/
/*57729*/     OPC_CheckChild0Type, MVT::v2i32,
/*57731*/     OPC_Scope, 40, /*->57773*/ // 2 children in Scope
/*57733*/       OPC_MoveChild, 1,
/*57735*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57738*/       OPC_RecordChild0, // #1 = $Vm
/*57739*/       OPC_CheckChild0Type, MVT::v2i32,
/*57741*/       OPC_RecordChild1, // #2 = $lane
/*57742*/       OPC_MoveChild, 1,
/*57744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57747*/       OPC_MoveParent,
/*57748*/       OPC_MoveParent,
/*57749*/       OPC_CheckType, MVT::v2i64,
/*57751*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57753*/       OPC_EmitConvertToTarget, 2,
/*57755*/       OPC_EmitInteger, MVT::i32, 14, 
/*57758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*57773*/     /*Scope*/ 22, /*->57796*/
/*57774*/       OPC_RecordChild1, // #1 = $Vm
/*57775*/       OPC_CheckType, MVT::v2i64,
/*57777*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57779*/       OPC_EmitInteger, MVT::i32, 14, 
/*57782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*57796*/     0, /*End of Scope*/
/*57797*/   /*Scope*/ 24, /*->57822*/
/*57798*/     OPC_CheckChild0Type, MVT::v8i8,
/*57800*/     OPC_RecordChild1, // #1 = $Vm
/*57801*/     OPC_CheckType, MVT::v8i16,
/*57803*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57805*/     OPC_EmitInteger, MVT::i32, 14, 
/*57808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*57822*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->57993
/*57827*/   OPC_RecordChild0, // #0 = $Vn
/*57828*/   OPC_Scope, 68, /*->57898*/ // 3 children in Scope
/*57830*/     OPC_CheckChild0Type, MVT::v4i16,
/*57832*/     OPC_Scope, 40, /*->57874*/ // 2 children in Scope
/*57834*/       OPC_MoveChild, 1,
/*57836*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57839*/       OPC_RecordChild0, // #1 = $Vm
/*57840*/       OPC_CheckChild0Type, MVT::v4i16,
/*57842*/       OPC_RecordChild1, // #2 = $lane
/*57843*/       OPC_MoveChild, 1,
/*57845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57848*/       OPC_MoveParent,
/*57849*/       OPC_MoveParent,
/*57850*/       OPC_CheckType, MVT::v4i32,
/*57852*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57854*/       OPC_EmitConvertToTarget, 2,
/*57856*/       OPC_EmitInteger, MVT::i32, 14, 
/*57859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*57874*/     /*Scope*/ 22, /*->57897*/
/*57875*/       OPC_RecordChild1, // #1 = $Vm
/*57876*/       OPC_CheckType, MVT::v4i32,
/*57878*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57880*/       OPC_EmitInteger, MVT::i32, 14, 
/*57883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*57897*/     0, /*End of Scope*/
/*57898*/   /*Scope*/ 68, /*->57967*/
/*57899*/     OPC_CheckChild0Type, MVT::v2i32,
/*57901*/     OPC_Scope, 40, /*->57943*/ // 2 children in Scope
/*57903*/       OPC_MoveChild, 1,
/*57905*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57908*/       OPC_RecordChild0, // #1 = $Vm
/*57909*/       OPC_CheckChild0Type, MVT::v2i32,
/*57911*/       OPC_RecordChild1, // #2 = $lane
/*57912*/       OPC_MoveChild, 1,
/*57914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57917*/       OPC_MoveParent,
/*57918*/       OPC_MoveParent,
/*57919*/       OPC_CheckType, MVT::v2i64,
/*57921*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57923*/       OPC_EmitConvertToTarget, 2,
/*57925*/       OPC_EmitInteger, MVT::i32, 14, 
/*57928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*57943*/     /*Scope*/ 22, /*->57966*/
/*57944*/       OPC_RecordChild1, // #1 = $Vm
/*57945*/       OPC_CheckType, MVT::v2i64,
/*57947*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57949*/       OPC_EmitInteger, MVT::i32, 14, 
/*57952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*57966*/     0, /*End of Scope*/
/*57967*/   /*Scope*/ 24, /*->57992*/
/*57968*/     OPC_CheckChild0Type, MVT::v8i8,
/*57970*/     OPC_RecordChild1, // #1 = $Vm
/*57971*/     OPC_CheckType, MVT::v8i16,
/*57973*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57975*/     OPC_EmitInteger, MVT::i32, 14, 
/*57978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*57992*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->58435
/*57997*/   OPC_RecordChild0, // #0 = $Vm
/*57998*/   OPC_Scope, 62, /*->58062*/ // 8 children in Scope
/*58000*/     OPC_CheckChild0Type, MVT::v8i8,
/*58002*/     OPC_RecordChild1, // #1 = $lane
/*58003*/     OPC_MoveChild, 1,
/*58005*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58008*/     OPC_Scope, 26, /*->58036*/ // 2 children in Scope
/*58010*/       OPC_CheckPredicate, 118, // Predicate_VectorIndex32
/*58012*/       OPC_MoveParent,
/*58013*/       OPC_CheckType, MVT::v16i8,
/*58015*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58017*/       OPC_EmitConvertToTarget, 1,
/*58019*/       OPC_EmitInteger, MVT::i32, 14, 
/*58022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*58036*/     /*Scope*/ 24, /*->58061*/
/*58037*/       OPC_MoveParent,
/*58038*/       OPC_CheckType, MVT::v8i8,
/*58040*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58042*/       OPC_EmitConvertToTarget, 1,
/*58044*/       OPC_EmitInteger, MVT::i32, 14, 
/*58047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*58061*/     0, /*End of Scope*/
/*58062*/   /*Scope*/ 62, /*->58125*/
/*58063*/     OPC_CheckChild0Type, MVT::v4i16,
/*58065*/     OPC_RecordChild1, // #1 = $lane
/*58066*/     OPC_MoveChild, 1,
/*58068*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58071*/     OPC_Scope, 26, /*->58099*/ // 2 children in Scope
/*58073*/       OPC_CheckPredicate, 118, // Predicate_VectorIndex32
/*58075*/       OPC_MoveParent,
/*58076*/       OPC_CheckType, MVT::v8i16,
/*58078*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58080*/       OPC_EmitConvertToTarget, 1,
/*58082*/       OPC_EmitInteger, MVT::i32, 14, 
/*58085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*58099*/     /*Scope*/ 24, /*->58124*/
/*58100*/       OPC_MoveParent,
/*58101*/       OPC_CheckType, MVT::v4i16,
/*58103*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58105*/       OPC_EmitConvertToTarget, 1,
/*58107*/       OPC_EmitInteger, MVT::i32, 14, 
/*58110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*58124*/     0, /*End of Scope*/
/*58125*/   /*Scope*/ 62, /*->58188*/
/*58126*/     OPC_CheckChild0Type, MVT::v2i32,
/*58128*/     OPC_RecordChild1, // #1 = $lane
/*58129*/     OPC_MoveChild, 1,
/*58131*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58134*/     OPC_Scope, 26, /*->58162*/ // 2 children in Scope
/*58136*/       OPC_CheckPredicate, 118, // Predicate_VectorIndex32
/*58138*/       OPC_MoveParent,
/*58139*/       OPC_CheckType, MVT::v4i32,
/*58141*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58143*/       OPC_EmitConvertToTarget, 1,
/*58145*/       OPC_EmitInteger, MVT::i32, 14, 
/*58148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*58162*/     /*Scope*/ 24, /*->58187*/
/*58163*/       OPC_MoveParent,
/*58164*/       OPC_CheckType, MVT::v2i32,
/*58166*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58168*/       OPC_EmitConvertToTarget, 1,
/*58170*/       OPC_EmitInteger, MVT::i32, 14, 
/*58173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*58187*/     0, /*End of Scope*/
/*58188*/   /*Scope*/ 47, /*->58236*/
/*58189*/     OPC_CheckChild0Type, MVT::v16i8,
/*58191*/     OPC_RecordChild1, // #1 = $lane
/*58192*/     OPC_MoveChild, 1,
/*58194*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58197*/     OPC_MoveParent,
/*58198*/     OPC_CheckType, MVT::v16i8,
/*58200*/     OPC_EmitConvertToTarget, 1,
/*58202*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58205*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*58214*/     OPC_EmitConvertToTarget, 1,
/*58216*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58219*/     OPC_EmitInteger, MVT::i32, 14, 
/*58222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58236*/   /*Scope*/ 47, /*->58284*/
/*58237*/     OPC_CheckChild0Type, MVT::v8i16,
/*58239*/     OPC_RecordChild1, // #1 = $lane
/*58240*/     OPC_MoveChild, 1,
/*58242*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58245*/     OPC_MoveParent,
/*58246*/     OPC_CheckType, MVT::v8i16,
/*58248*/     OPC_EmitConvertToTarget, 1,
/*58250*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*58253*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*58262*/     OPC_EmitConvertToTarget, 1,
/*58264*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*58267*/     OPC_EmitInteger, MVT::i32, 14, 
/*58270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58284*/   /*Scope*/ 47, /*->58332*/
/*58285*/     OPC_CheckChild0Type, MVT::v4i32,
/*58287*/     OPC_RecordChild1, // #1 = $lane
/*58288*/     OPC_MoveChild, 1,
/*58290*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58293*/     OPC_MoveParent,
/*58294*/     OPC_CheckType, MVT::v4i32,
/*58296*/     OPC_EmitConvertToTarget, 1,
/*58298*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*58301*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*58310*/     OPC_EmitConvertToTarget, 1,
/*58312*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*58315*/     OPC_EmitInteger, MVT::i32, 14, 
/*58318*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58321*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58332*/   /*Scope*/ 53, /*->58386*/
/*58333*/     OPC_CheckChild0Type, MVT::v2f32,
/*58335*/     OPC_RecordChild1, // #1 = $lane
/*58336*/     OPC_MoveChild, 1,
/*58338*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58341*/     OPC_MoveParent,
/*58342*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58364
/*58345*/       OPC_EmitConvertToTarget, 1,
/*58347*/       OPC_EmitInteger, MVT::i32, 14, 
/*58350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->58385
/*58366*/       OPC_EmitConvertToTarget, 1,
/*58368*/       OPC_EmitInteger, MVT::i32, 14, 
/*58371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*58386*/   /*Scope*/ 47, /*->58434*/
/*58387*/     OPC_CheckChild0Type, MVT::v4f32,
/*58389*/     OPC_RecordChild1, // #1 = $lane
/*58390*/     OPC_MoveChild, 1,
/*58392*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58395*/     OPC_MoveParent,
/*58396*/     OPC_CheckType, MVT::v4f32,
/*58398*/     OPC_EmitConvertToTarget, 1,
/*58400*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*58403*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*58412*/     OPC_EmitConvertToTarget, 1,
/*58414*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*58417*/     OPC_EmitInteger, MVT::i32, 14, 
/*58420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58434*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->58532
/*58438*/   OPC_RecordChild0, // #0 = $src
/*58439*/   OPC_RecordChild1, // #1 = $SIMM
/*58440*/   OPC_MoveChild, 1,
/*58442*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*58445*/   OPC_MoveParent,
/*58446*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->58468
/*58449*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58451*/     OPC_EmitInteger, MVT::i32, 14, 
/*58454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->58489
/*58470*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58472*/     OPC_EmitInteger, MVT::i32, 14, 
/*58475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->58510
/*58491*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58493*/     OPC_EmitInteger, MVT::i32, 14, 
/*58496*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58499*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->58531
/*58512*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58514*/     OPC_EmitInteger, MVT::i32, 14, 
/*58517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->58629
/*58535*/   OPC_RecordChild0, // #0 = $src
/*58536*/   OPC_RecordChild1, // #1 = $SIMM
/*58537*/   OPC_MoveChild, 1,
/*58539*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*58542*/   OPC_MoveParent,
/*58543*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->58565
/*58546*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58548*/     OPC_EmitInteger, MVT::i32, 14, 
/*58551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->58586
/*58567*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58569*/     OPC_EmitInteger, MVT::i32, 14, 
/*58572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->58607
/*58588*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58590*/     OPC_EmitInteger, MVT::i32, 14, 
/*58593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->58628
/*58609*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58611*/     OPC_EmitInteger, MVT::i32, 14, 
/*58614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->58721
/*58632*/   OPC_RecordChild0, // #0 = $SIMM
/*58633*/   OPC_MoveChild, 0,
/*58635*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*58638*/   OPC_MoveParent,
/*58639*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->58660
/*58642*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58644*/     OPC_EmitInteger, MVT::i32, 14, 
/*58647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->58680
/*58662*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58664*/     OPC_EmitInteger, MVT::i32, 14, 
/*58667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->58700
/*58682*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58684*/     OPC_EmitInteger, MVT::i32, 14, 
/*58687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->58720
/*58702*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58704*/     OPC_EmitInteger, MVT::i32, 14, 
/*58707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->58919
/*58725*/   OPC_RecordChild0, // #0 = $Vm
/*58726*/   OPC_RecordChild1, // #1 = $SIMM
/*58727*/   OPC_MoveChild, 1,
/*58729*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58732*/   OPC_MoveParent,
/*58733*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58757
/*58736*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58738*/     OPC_EmitConvertToTarget, 1,
/*58740*/     OPC_EmitInteger, MVT::i32, 14, 
/*58743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58780
/*58759*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58761*/     OPC_EmitConvertToTarget, 1,
/*58763*/     OPC_EmitInteger, MVT::i32, 14, 
/*58766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58803
/*58782*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58784*/     OPC_EmitConvertToTarget, 1,
/*58786*/     OPC_EmitInteger, MVT::i32, 14, 
/*58789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58826
/*58805*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58807*/     OPC_EmitConvertToTarget, 1,
/*58809*/     OPC_EmitInteger, MVT::i32, 14, 
/*58812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58849
/*58828*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58830*/     OPC_EmitConvertToTarget, 1,
/*58832*/     OPC_EmitInteger, MVT::i32, 14, 
/*58835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58838*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58872
/*58851*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58853*/     OPC_EmitConvertToTarget, 1,
/*58855*/     OPC_EmitInteger, MVT::i32, 14, 
/*58858*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58861*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58895
/*58874*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58876*/     OPC_EmitConvertToTarget, 1,
/*58878*/     OPC_EmitInteger, MVT::i32, 14, 
/*58881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58918
/*58897*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58899*/     OPC_EmitConvertToTarget, 1,
/*58901*/     OPC_EmitInteger, MVT::i32, 14, 
/*58904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->59117
/*58923*/   OPC_RecordChild0, // #0 = $Vm
/*58924*/   OPC_RecordChild1, // #1 = $SIMM
/*58925*/   OPC_MoveChild, 1,
/*58927*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58930*/   OPC_MoveParent,
/*58931*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58955
/*58934*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58936*/     OPC_EmitConvertToTarget, 1,
/*58938*/     OPC_EmitInteger, MVT::i32, 14, 
/*58941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58978
/*58957*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58959*/     OPC_EmitConvertToTarget, 1,
/*58961*/     OPC_EmitInteger, MVT::i32, 14, 
/*58964*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59001
/*58980*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58982*/     OPC_EmitConvertToTarget, 1,
/*58984*/     OPC_EmitInteger, MVT::i32, 14, 
/*58987*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58990*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59024
/*59003*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59005*/     OPC_EmitConvertToTarget, 1,
/*59007*/     OPC_EmitInteger, MVT::i32, 14, 
/*59010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59047
/*59026*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59028*/     OPC_EmitConvertToTarget, 1,
/*59030*/     OPC_EmitInteger, MVT::i32, 14, 
/*59033*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59036*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59070
/*59049*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59051*/     OPC_EmitConvertToTarget, 1,
/*59053*/     OPC_EmitInteger, MVT::i32, 14, 
/*59056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59093
/*59072*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59074*/     OPC_EmitConvertToTarget, 1,
/*59076*/     OPC_EmitInteger, MVT::i32, 14, 
/*59079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59116
/*59095*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59097*/     OPC_EmitConvertToTarget, 1,
/*59099*/     OPC_EmitInteger, MVT::i32, 14, 
/*59102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->59315
/*59121*/   OPC_RecordChild0, // #0 = $Vm
/*59122*/   OPC_RecordChild1, // #1 = $SIMM
/*59123*/   OPC_MoveChild, 1,
/*59125*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59128*/   OPC_MoveParent,
/*59129*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59153
/*59132*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59134*/     OPC_EmitConvertToTarget, 1,
/*59136*/     OPC_EmitInteger, MVT::i32, 14, 
/*59139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59176
/*59155*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59157*/     OPC_EmitConvertToTarget, 1,
/*59159*/     OPC_EmitInteger, MVT::i32, 14, 
/*59162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59199
/*59178*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59180*/     OPC_EmitConvertToTarget, 1,
/*59182*/     OPC_EmitInteger, MVT::i32, 14, 
/*59185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59222
/*59201*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59203*/     OPC_EmitConvertToTarget, 1,
/*59205*/     OPC_EmitInteger, MVT::i32, 14, 
/*59208*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59245
/*59224*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59226*/     OPC_EmitConvertToTarget, 1,
/*59228*/     OPC_EmitInteger, MVT::i32, 14, 
/*59231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59268
/*59247*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59249*/     OPC_EmitConvertToTarget, 1,
/*59251*/     OPC_EmitInteger, MVT::i32, 14, 
/*59254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59291
/*59270*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59272*/     OPC_EmitConvertToTarget, 1,
/*59274*/     OPC_EmitInteger, MVT::i32, 14, 
/*59277*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59280*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59314
/*59293*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59295*/     OPC_EmitConvertToTarget, 1,
/*59297*/     OPC_EmitInteger, MVT::i32, 14, 
/*59300*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59303*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->59420
/*59318*/   OPC_RecordChild0, // #0 = $Vm
/*59319*/   OPC_Scope, 32, /*->59353*/ // 3 children in Scope
/*59321*/     OPC_CheckChild0Type, MVT::v8i8,
/*59323*/     OPC_RecordChild1, // #1 = $SIMM
/*59324*/     OPC_MoveChild, 1,
/*59326*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59329*/     OPC_MoveParent,
/*59330*/     OPC_CheckType, MVT::v8i16,
/*59332*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59334*/     OPC_EmitConvertToTarget, 1,
/*59336*/     OPC_EmitInteger, MVT::i32, 14, 
/*59339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*59353*/   /*Scope*/ 32, /*->59386*/
/*59354*/     OPC_CheckChild0Type, MVT::v4i16,
/*59356*/     OPC_RecordChild1, // #1 = $SIMM
/*59357*/     OPC_MoveChild, 1,
/*59359*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59362*/     OPC_MoveParent,
/*59363*/     OPC_CheckType, MVT::v4i32,
/*59365*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59367*/     OPC_EmitConvertToTarget, 1,
/*59369*/     OPC_EmitInteger, MVT::i32, 14, 
/*59372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*59386*/   /*Scope*/ 32, /*->59419*/
/*59387*/     OPC_CheckChild0Type, MVT::v2i32,
/*59389*/     OPC_RecordChild1, // #1 = $SIMM
/*59390*/     OPC_MoveChild, 1,
/*59392*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59395*/     OPC_MoveParent,
/*59396*/     OPC_CheckType, MVT::v2i64,
/*59398*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59400*/     OPC_EmitConvertToTarget, 1,
/*59402*/     OPC_EmitInteger, MVT::i32, 14, 
/*59405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*59419*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->59525
/*59423*/   OPC_RecordChild0, // #0 = $Vm
/*59424*/   OPC_Scope, 32, /*->59458*/ // 3 children in Scope
/*59426*/     OPC_CheckChild0Type, MVT::v8i8,
/*59428*/     OPC_RecordChild1, // #1 = $SIMM
/*59429*/     OPC_MoveChild, 1,
/*59431*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59434*/     OPC_MoveParent,
/*59435*/     OPC_CheckType, MVT::v8i16,
/*59437*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59439*/     OPC_EmitConvertToTarget, 1,
/*59441*/     OPC_EmitInteger, MVT::i32, 14, 
/*59444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*59458*/   /*Scope*/ 32, /*->59491*/
/*59459*/     OPC_CheckChild0Type, MVT::v4i16,
/*59461*/     OPC_RecordChild1, // #1 = $SIMM
/*59462*/     OPC_MoveChild, 1,
/*59464*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59467*/     OPC_MoveParent,
/*59468*/     OPC_CheckType, MVT::v4i32,
/*59470*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59472*/     OPC_EmitConvertToTarget, 1,
/*59474*/     OPC_EmitInteger, MVT::i32, 14, 
/*59477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*59491*/   /*Scope*/ 32, /*->59524*/
/*59492*/     OPC_CheckChild0Type, MVT::v2i32,
/*59494*/     OPC_RecordChild1, // #1 = $SIMM
/*59495*/     OPC_MoveChild, 1,
/*59497*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59500*/     OPC_MoveParent,
/*59501*/     OPC_CheckType, MVT::v2i64,
/*59503*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59505*/     OPC_EmitConvertToTarget, 1,
/*59507*/     OPC_EmitInteger, MVT::i32, 14, 
/*59510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*59524*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->59630
/*59528*/   OPC_RecordChild0, // #0 = $Vm
/*59529*/   OPC_Scope, 32, /*->59563*/ // 3 children in Scope
/*59531*/     OPC_CheckChild0Type, MVT::v8i8,
/*59533*/     OPC_RecordChild1, // #1 = $SIMM
/*59534*/     OPC_MoveChild, 1,
/*59536*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59539*/     OPC_MoveParent,
/*59540*/     OPC_CheckType, MVT::v8i16,
/*59542*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59544*/     OPC_EmitConvertToTarget, 1,
/*59546*/     OPC_EmitInteger, MVT::i32, 14, 
/*59549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*59563*/   /*Scope*/ 32, /*->59596*/
/*59564*/     OPC_CheckChild0Type, MVT::v4i16,
/*59566*/     OPC_RecordChild1, // #1 = $SIMM
/*59567*/     OPC_MoveChild, 1,
/*59569*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59572*/     OPC_MoveParent,
/*59573*/     OPC_CheckType, MVT::v4i32,
/*59575*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59577*/     OPC_EmitConvertToTarget, 1,
/*59579*/     OPC_EmitInteger, MVT::i32, 14, 
/*59582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*59596*/   /*Scope*/ 32, /*->59629*/
/*59597*/     OPC_CheckChild0Type, MVT::v2i32,
/*59599*/     OPC_RecordChild1, // #1 = $SIMM
/*59600*/     OPC_MoveChild, 1,
/*59602*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59605*/     OPC_MoveParent,
/*59606*/     OPC_CheckType, MVT::v2i64,
/*59608*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59610*/     OPC_EmitConvertToTarget, 1,
/*59612*/     OPC_EmitInteger, MVT::i32, 14, 
/*59615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*59629*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->59735
/*59633*/   OPC_RecordChild0, // #0 = $Vm
/*59634*/   OPC_Scope, 32, /*->59668*/ // 3 children in Scope
/*59636*/     OPC_CheckChild0Type, MVT::v8i16,
/*59638*/     OPC_RecordChild1, // #1 = $SIMM
/*59639*/     OPC_MoveChild, 1,
/*59641*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59644*/     OPC_MoveParent,
/*59645*/     OPC_CheckType, MVT::v8i8,
/*59647*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59649*/     OPC_EmitConvertToTarget, 1,
/*59651*/     OPC_EmitInteger, MVT::i32, 14, 
/*59654*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59657*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*59668*/   /*Scope*/ 32, /*->59701*/
/*59669*/     OPC_CheckChild0Type, MVT::v4i32,
/*59671*/     OPC_RecordChild1, // #1 = $SIMM
/*59672*/     OPC_MoveChild, 1,
/*59674*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59677*/     OPC_MoveParent,
/*59678*/     OPC_CheckType, MVT::v4i16,
/*59680*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59682*/     OPC_EmitConvertToTarget, 1,
/*59684*/     OPC_EmitInteger, MVT::i32, 14, 
/*59687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*59701*/   /*Scope*/ 32, /*->59734*/
/*59702*/     OPC_CheckChild0Type, MVT::v2i64,
/*59704*/     OPC_RecordChild1, // #1 = $SIMM
/*59705*/     OPC_MoveChild, 1,
/*59707*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59710*/     OPC_MoveParent,
/*59711*/     OPC_CheckType, MVT::v2i32,
/*59713*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59715*/     OPC_EmitConvertToTarget, 1,
/*59717*/     OPC_EmitInteger, MVT::i32, 14, 
/*59720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*59734*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->59933
/*59739*/   OPC_RecordChild0, // #0 = $Vm
/*59740*/   OPC_RecordChild1, // #1 = $SIMM
/*59741*/   OPC_MoveChild, 1,
/*59743*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59746*/   OPC_MoveParent,
/*59747*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59771
/*59750*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59752*/     OPC_EmitConvertToTarget, 1,
/*59754*/     OPC_EmitInteger, MVT::i32, 14, 
/*59757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59794
/*59773*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59775*/     OPC_EmitConvertToTarget, 1,
/*59777*/     OPC_EmitInteger, MVT::i32, 14, 
/*59780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59817
/*59796*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59798*/     OPC_EmitConvertToTarget, 1,
/*59800*/     OPC_EmitInteger, MVT::i32, 14, 
/*59803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59840
/*59819*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59821*/     OPC_EmitConvertToTarget, 1,
/*59823*/     OPC_EmitInteger, MVT::i32, 14, 
/*59826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59863
/*59842*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59844*/     OPC_EmitConvertToTarget, 1,
/*59846*/     OPC_EmitInteger, MVT::i32, 14, 
/*59849*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59852*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59886
/*59865*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59867*/     OPC_EmitConvertToTarget, 1,
/*59869*/     OPC_EmitInteger, MVT::i32, 14, 
/*59872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59909
/*59888*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59890*/     OPC_EmitConvertToTarget, 1,
/*59892*/     OPC_EmitInteger, MVT::i32, 14, 
/*59895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59932
/*59911*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59913*/     OPC_EmitConvertToTarget, 1,
/*59915*/     OPC_EmitInteger, MVT::i32, 14, 
/*59918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->60131
/*59937*/   OPC_RecordChild0, // #0 = $Vm
/*59938*/   OPC_RecordChild1, // #1 = $SIMM
/*59939*/   OPC_MoveChild, 1,
/*59941*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59944*/   OPC_MoveParent,
/*59945*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59969
/*59948*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59950*/     OPC_EmitConvertToTarget, 1,
/*59952*/     OPC_EmitInteger, MVT::i32, 14, 
/*59955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59992
/*59971*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59973*/     OPC_EmitConvertToTarget, 1,
/*59975*/     OPC_EmitInteger, MVT::i32, 14, 
/*59978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60015
/*59994*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59996*/     OPC_EmitConvertToTarget, 1,
/*59998*/     OPC_EmitInteger, MVT::i32, 14, 
/*60001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60038
/*60017*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60019*/     OPC_EmitConvertToTarget, 1,
/*60021*/     OPC_EmitInteger, MVT::i32, 14, 
/*60024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60061
/*60040*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60042*/     OPC_EmitConvertToTarget, 1,
/*60044*/     OPC_EmitInteger, MVT::i32, 14, 
/*60047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60084
/*60063*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60065*/     OPC_EmitConvertToTarget, 1,
/*60067*/     OPC_EmitInteger, MVT::i32, 14, 
/*60070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60107
/*60086*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60088*/     OPC_EmitConvertToTarget, 1,
/*60090*/     OPC_EmitInteger, MVT::i32, 14, 
/*60093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60130
/*60109*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60111*/     OPC_EmitConvertToTarget, 1,
/*60113*/     OPC_EmitInteger, MVT::i32, 14, 
/*60116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->60236
/*60134*/   OPC_RecordChild0, // #0 = $Vm
/*60135*/   OPC_Scope, 32, /*->60169*/ // 3 children in Scope
/*60137*/     OPC_CheckChild0Type, MVT::v8i16,
/*60139*/     OPC_RecordChild1, // #1 = $SIMM
/*60140*/     OPC_MoveChild, 1,
/*60142*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60145*/     OPC_MoveParent,
/*60146*/     OPC_CheckType, MVT::v8i8,
/*60148*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60150*/     OPC_EmitConvertToTarget, 1,
/*60152*/     OPC_EmitInteger, MVT::i32, 14, 
/*60155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*60169*/   /*Scope*/ 32, /*->60202*/
/*60170*/     OPC_CheckChild0Type, MVT::v4i32,
/*60172*/     OPC_RecordChild1, // #1 = $SIMM
/*60173*/     OPC_MoveChild, 1,
/*60175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60178*/     OPC_MoveParent,
/*60179*/     OPC_CheckType, MVT::v4i16,
/*60181*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60183*/     OPC_EmitConvertToTarget, 1,
/*60185*/     OPC_EmitInteger, MVT::i32, 14, 
/*60188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*60202*/   /*Scope*/ 32, /*->60235*/
/*60203*/     OPC_CheckChild0Type, MVT::v2i64,
/*60205*/     OPC_RecordChild1, // #1 = $SIMM
/*60206*/     OPC_MoveChild, 1,
/*60208*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60211*/     OPC_MoveParent,
/*60212*/     OPC_CheckType, MVT::v2i32,
/*60214*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60216*/     OPC_EmitConvertToTarget, 1,
/*60218*/     OPC_EmitInteger, MVT::i32, 14, 
/*60221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*60235*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->60434
/*60240*/   OPC_RecordChild0, // #0 = $Vm
/*60241*/   OPC_RecordChild1, // #1 = $SIMM
/*60242*/   OPC_MoveChild, 1,
/*60244*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60247*/   OPC_MoveParent,
/*60248*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60272
/*60251*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60253*/     OPC_EmitConvertToTarget, 1,
/*60255*/     OPC_EmitInteger, MVT::i32, 14, 
/*60258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60295
/*60274*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60276*/     OPC_EmitConvertToTarget, 1,
/*60278*/     OPC_EmitInteger, MVT::i32, 14, 
/*60281*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60284*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60318
/*60297*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60299*/     OPC_EmitConvertToTarget, 1,
/*60301*/     OPC_EmitInteger, MVT::i32, 14, 
/*60304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60341
/*60320*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60322*/     OPC_EmitConvertToTarget, 1,
/*60324*/     OPC_EmitInteger, MVT::i32, 14, 
/*60327*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60330*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60364
/*60343*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60345*/     OPC_EmitConvertToTarget, 1,
/*60347*/     OPC_EmitInteger, MVT::i32, 14, 
/*60350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60387
/*60366*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60368*/     OPC_EmitConvertToTarget, 1,
/*60370*/     OPC_EmitInteger, MVT::i32, 14, 
/*60373*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60376*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60410
/*60389*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60391*/     OPC_EmitConvertToTarget, 1,
/*60393*/     OPC_EmitInteger, MVT::i32, 14, 
/*60396*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60399*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60433
/*60412*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60414*/     OPC_EmitConvertToTarget, 1,
/*60416*/     OPC_EmitInteger, MVT::i32, 14, 
/*60419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->60632
/*60438*/   OPC_RecordChild0, // #0 = $Vm
/*60439*/   OPC_RecordChild1, // #1 = $SIMM
/*60440*/   OPC_MoveChild, 1,
/*60442*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60445*/   OPC_MoveParent,
/*60446*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60470
/*60449*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60451*/     OPC_EmitConvertToTarget, 1,
/*60453*/     OPC_EmitInteger, MVT::i32, 14, 
/*60456*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60493
/*60472*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60474*/     OPC_EmitConvertToTarget, 1,
/*60476*/     OPC_EmitInteger, MVT::i32, 14, 
/*60479*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60516
/*60495*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60497*/     OPC_EmitConvertToTarget, 1,
/*60499*/     OPC_EmitInteger, MVT::i32, 14, 
/*60502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60539
/*60518*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60520*/     OPC_EmitConvertToTarget, 1,
/*60522*/     OPC_EmitInteger, MVT::i32, 14, 
/*60525*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60562
/*60541*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60543*/     OPC_EmitConvertToTarget, 1,
/*60545*/     OPC_EmitInteger, MVT::i32, 14, 
/*60548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60585
/*60564*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60566*/     OPC_EmitConvertToTarget, 1,
/*60568*/     OPC_EmitInteger, MVT::i32, 14, 
/*60571*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60608
/*60587*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60589*/     OPC_EmitConvertToTarget, 1,
/*60591*/     OPC_EmitInteger, MVT::i32, 14, 
/*60594*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60597*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60631
/*60610*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60612*/     OPC_EmitConvertToTarget, 1,
/*60614*/     OPC_EmitInteger, MVT::i32, 14, 
/*60617*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60620*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->60830
/*60636*/   OPC_RecordChild0, // #0 = $Vm
/*60637*/   OPC_RecordChild1, // #1 = $SIMM
/*60638*/   OPC_MoveChild, 1,
/*60640*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60643*/   OPC_MoveParent,
/*60644*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->60668
/*60647*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60649*/     OPC_EmitConvertToTarget, 1,
/*60651*/     OPC_EmitInteger, MVT::i32, 14, 
/*60654*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60657*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->60691
/*60670*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60672*/     OPC_EmitConvertToTarget, 1,
/*60674*/     OPC_EmitInteger, MVT::i32, 14, 
/*60677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->60714
/*60693*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60695*/     OPC_EmitConvertToTarget, 1,
/*60697*/     OPC_EmitInteger, MVT::i32, 14, 
/*60700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->60737
/*60716*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60718*/     OPC_EmitConvertToTarget, 1,
/*60720*/     OPC_EmitInteger, MVT::i32, 14, 
/*60723*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60726*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->60760
/*60739*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60741*/     OPC_EmitConvertToTarget, 1,
/*60743*/     OPC_EmitInteger, MVT::i32, 14, 
/*60746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->60783
/*60762*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60764*/     OPC_EmitConvertToTarget, 1,
/*60766*/     OPC_EmitInteger, MVT::i32, 14, 
/*60769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->60806
/*60785*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60787*/     OPC_EmitConvertToTarget, 1,
/*60789*/     OPC_EmitInteger, MVT::i32, 14, 
/*60792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60795*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->60829
/*60808*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60810*/     OPC_EmitConvertToTarget, 1,
/*60812*/     OPC_EmitInteger, MVT::i32, 14, 
/*60815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->60935
/*60833*/   OPC_RecordChild0, // #0 = $Vm
/*60834*/   OPC_Scope, 32, /*->60868*/ // 3 children in Scope
/*60836*/     OPC_CheckChild0Type, MVT::v8i16,
/*60838*/     OPC_RecordChild1, // #1 = $SIMM
/*60839*/     OPC_MoveChild, 1,
/*60841*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60844*/     OPC_MoveParent,
/*60845*/     OPC_CheckType, MVT::v8i8,
/*60847*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60849*/     OPC_EmitConvertToTarget, 1,
/*60851*/     OPC_EmitInteger, MVT::i32, 14, 
/*60854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*60868*/   /*Scope*/ 32, /*->60901*/
/*60869*/     OPC_CheckChild0Type, MVT::v4i32,
/*60871*/     OPC_RecordChild1, // #1 = $SIMM
/*60872*/     OPC_MoveChild, 1,
/*60874*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60877*/     OPC_MoveParent,
/*60878*/     OPC_CheckType, MVT::v4i16,
/*60880*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60882*/     OPC_EmitConvertToTarget, 1,
/*60884*/     OPC_EmitInteger, MVT::i32, 14, 
/*60887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60890*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*60901*/   /*Scope*/ 32, /*->60934*/
/*60902*/     OPC_CheckChild0Type, MVT::v2i64,
/*60904*/     OPC_RecordChild1, // #1 = $SIMM
/*60905*/     OPC_MoveChild, 1,
/*60907*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60910*/     OPC_MoveParent,
/*60911*/     OPC_CheckType, MVT::v2i32,
/*60913*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60915*/     OPC_EmitConvertToTarget, 1,
/*60917*/     OPC_EmitInteger, MVT::i32, 14, 
/*60920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60923*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*60934*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->61040
/*60938*/   OPC_RecordChild0, // #0 = $Vm
/*60939*/   OPC_Scope, 32, /*->60973*/ // 3 children in Scope
/*60941*/     OPC_CheckChild0Type, MVT::v8i16,
/*60943*/     OPC_RecordChild1, // #1 = $SIMM
/*60944*/     OPC_MoveChild, 1,
/*60946*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60949*/     OPC_MoveParent,
/*60950*/     OPC_CheckType, MVT::v8i8,
/*60952*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60954*/     OPC_EmitConvertToTarget, 1,
/*60956*/     OPC_EmitInteger, MVT::i32, 14, 
/*60959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*60973*/   /*Scope*/ 32, /*->61006*/
/*60974*/     OPC_CheckChild0Type, MVT::v4i32,
/*60976*/     OPC_RecordChild1, // #1 = $SIMM
/*60977*/     OPC_MoveChild, 1,
/*60979*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60982*/     OPC_MoveParent,
/*60983*/     OPC_CheckType, MVT::v4i16,
/*60985*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60987*/     OPC_EmitConvertToTarget, 1,
/*60989*/     OPC_EmitInteger, MVT::i32, 14, 
/*60992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61006*/   /*Scope*/ 32, /*->61039*/
/*61007*/     OPC_CheckChild0Type, MVT::v2i64,
/*61009*/     OPC_RecordChild1, // #1 = $SIMM
/*61010*/     OPC_MoveChild, 1,
/*61012*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61015*/     OPC_MoveParent,
/*61016*/     OPC_CheckType, MVT::v2i32,
/*61018*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61020*/     OPC_EmitConvertToTarget, 1,
/*61022*/     OPC_EmitInteger, MVT::i32, 14, 
/*61025*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61028*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61039*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->61145
/*61043*/   OPC_RecordChild0, // #0 = $Vm
/*61044*/   OPC_Scope, 32, /*->61078*/ // 3 children in Scope
/*61046*/     OPC_CheckChild0Type, MVT::v8i16,
/*61048*/     OPC_RecordChild1, // #1 = $SIMM
/*61049*/     OPC_MoveChild, 1,
/*61051*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61054*/     OPC_MoveParent,
/*61055*/     OPC_CheckType, MVT::v8i8,
/*61057*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61059*/     OPC_EmitConvertToTarget, 1,
/*61061*/     OPC_EmitInteger, MVT::i32, 14, 
/*61064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61078*/   /*Scope*/ 32, /*->61111*/
/*61079*/     OPC_CheckChild0Type, MVT::v4i32,
/*61081*/     OPC_RecordChild1, // #1 = $SIMM
/*61082*/     OPC_MoveChild, 1,
/*61084*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61087*/     OPC_MoveParent,
/*61088*/     OPC_CheckType, MVT::v4i16,
/*61090*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61092*/     OPC_EmitConvertToTarget, 1,
/*61094*/     OPC_EmitInteger, MVT::i32, 14, 
/*61097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61111*/   /*Scope*/ 32, /*->61144*/
/*61112*/     OPC_CheckChild0Type, MVT::v2i64,
/*61114*/     OPC_RecordChild1, // #1 = $SIMM
/*61115*/     OPC_MoveChild, 1,
/*61117*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61120*/     OPC_MoveParent,
/*61121*/     OPC_CheckType, MVT::v2i32,
/*61123*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61125*/     OPC_EmitConvertToTarget, 1,
/*61127*/     OPC_EmitInteger, MVT::i32, 14, 
/*61130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61144*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->61250
/*61148*/   OPC_RecordChild0, // #0 = $Vm
/*61149*/   OPC_Scope, 32, /*->61183*/ // 3 children in Scope
/*61151*/     OPC_CheckChild0Type, MVT::v8i16,
/*61153*/     OPC_RecordChild1, // #1 = $SIMM
/*61154*/     OPC_MoveChild, 1,
/*61156*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61159*/     OPC_MoveParent,
/*61160*/     OPC_CheckType, MVT::v8i8,
/*61162*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61164*/     OPC_EmitConvertToTarget, 1,
/*61166*/     OPC_EmitInteger, MVT::i32, 14, 
/*61169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61183*/   /*Scope*/ 32, /*->61216*/
/*61184*/     OPC_CheckChild0Type, MVT::v4i32,
/*61186*/     OPC_RecordChild1, // #1 = $SIMM
/*61187*/     OPC_MoveChild, 1,
/*61189*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61192*/     OPC_MoveParent,
/*61193*/     OPC_CheckType, MVT::v4i16,
/*61195*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61197*/     OPC_EmitConvertToTarget, 1,
/*61199*/     OPC_EmitInteger, MVT::i32, 14, 
/*61202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61216*/   /*Scope*/ 32, /*->61249*/
/*61217*/     OPC_CheckChild0Type, MVT::v2i64,
/*61219*/     OPC_RecordChild1, // #1 = $SIMM
/*61220*/     OPC_MoveChild, 1,
/*61222*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61225*/     OPC_MoveParent,
/*61226*/     OPC_CheckType, MVT::v2i32,
/*61228*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61230*/     OPC_EmitConvertToTarget, 1,
/*61232*/     OPC_EmitInteger, MVT::i32, 14, 
/*61235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61249*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->61355
/*61253*/   OPC_RecordChild0, // #0 = $Vm
/*61254*/   OPC_Scope, 32, /*->61288*/ // 3 children in Scope
/*61256*/     OPC_CheckChild0Type, MVT::v8i16,
/*61258*/     OPC_RecordChild1, // #1 = $SIMM
/*61259*/     OPC_MoveChild, 1,
/*61261*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61264*/     OPC_MoveParent,
/*61265*/     OPC_CheckType, MVT::v8i8,
/*61267*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61269*/     OPC_EmitConvertToTarget, 1,
/*61271*/     OPC_EmitInteger, MVT::i32, 14, 
/*61274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61288*/   /*Scope*/ 32, /*->61321*/
/*61289*/     OPC_CheckChild0Type, MVT::v4i32,
/*61291*/     OPC_RecordChild1, // #1 = $SIMM
/*61292*/     OPC_MoveChild, 1,
/*61294*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61297*/     OPC_MoveParent,
/*61298*/     OPC_CheckType, MVT::v4i16,
/*61300*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61302*/     OPC_EmitConvertToTarget, 1,
/*61304*/     OPC_EmitInteger, MVT::i32, 14, 
/*61307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61321*/   /*Scope*/ 32, /*->61354*/
/*61322*/     OPC_CheckChild0Type, MVT::v2i64,
/*61324*/     OPC_RecordChild1, // #1 = $SIMM
/*61325*/     OPC_MoveChild, 1,
/*61327*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61330*/     OPC_MoveParent,
/*61331*/     OPC_CheckType, MVT::v2i32,
/*61333*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61335*/     OPC_EmitConvertToTarget, 1,
/*61337*/     OPC_EmitInteger, MVT::i32, 14, 
/*61340*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61343*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61354*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->61460
/*61358*/   OPC_RecordChild0, // #0 = $Vm
/*61359*/   OPC_Scope, 32, /*->61393*/ // 3 children in Scope
/*61361*/     OPC_CheckChild0Type, MVT::v8i16,
/*61363*/     OPC_RecordChild1, // #1 = $SIMM
/*61364*/     OPC_MoveChild, 1,
/*61366*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61369*/     OPC_MoveParent,
/*61370*/     OPC_CheckType, MVT::v8i8,
/*61372*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61374*/     OPC_EmitConvertToTarget, 1,
/*61376*/     OPC_EmitInteger, MVT::i32, 14, 
/*61379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*61393*/   /*Scope*/ 32, /*->61426*/
/*61394*/     OPC_CheckChild0Type, MVT::v4i32,
/*61396*/     OPC_RecordChild1, // #1 = $SIMM
/*61397*/     OPC_MoveChild, 1,
/*61399*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61402*/     OPC_MoveParent,
/*61403*/     OPC_CheckType, MVT::v4i16,
/*61405*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61407*/     OPC_EmitConvertToTarget, 1,
/*61409*/     OPC_EmitInteger, MVT::i32, 14, 
/*61412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*61426*/   /*Scope*/ 32, /*->61459*/
/*61427*/     OPC_CheckChild0Type, MVT::v2i64,
/*61429*/     OPC_RecordChild1, // #1 = $SIMM
/*61430*/     OPC_MoveChild, 1,
/*61432*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61435*/     OPC_MoveParent,
/*61436*/     OPC_CheckType, MVT::v2i32,
/*61438*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61440*/     OPC_EmitConvertToTarget, 1,
/*61442*/     OPC_EmitInteger, MVT::i32, 14, 
/*61445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*61459*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->61667
/*61464*/   OPC_RecordChild0, // #0 = $src1
/*61465*/   OPC_RecordChild1, // #1 = $Vm
/*61466*/   OPC_RecordChild2, // #2 = $SIMM
/*61467*/   OPC_MoveChild, 2,
/*61469*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61472*/   OPC_MoveParent,
/*61473*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->61498
/*61476*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61478*/     OPC_EmitConvertToTarget, 2,
/*61480*/     OPC_EmitInteger, MVT::i32, 14, 
/*61483*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61486*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61522
/*61500*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61502*/     OPC_EmitConvertToTarget, 2,
/*61504*/     OPC_EmitInteger, MVT::i32, 14, 
/*61507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61510*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->61546
/*61524*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61526*/     OPC_EmitConvertToTarget, 2,
/*61528*/     OPC_EmitInteger, MVT::i32, 14, 
/*61531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->61570
/*61548*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61550*/     OPC_EmitConvertToTarget, 2,
/*61552*/     OPC_EmitInteger, MVT::i32, 14, 
/*61555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->61594
/*61572*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61574*/     OPC_EmitConvertToTarget, 2,
/*61576*/     OPC_EmitInteger, MVT::i32, 14, 
/*61579*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61582*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61618
/*61596*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61598*/     OPC_EmitConvertToTarget, 2,
/*61600*/     OPC_EmitInteger, MVT::i32, 14, 
/*61603*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61606*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->61642
/*61620*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61622*/     OPC_EmitConvertToTarget, 2,
/*61624*/     OPC_EmitInteger, MVT::i32, 14, 
/*61627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->61666
/*61644*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61646*/     OPC_EmitConvertToTarget, 2,
/*61648*/     OPC_EmitInteger, MVT::i32, 14, 
/*61651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->61874
/*61671*/   OPC_RecordChild0, // #0 = $src1
/*61672*/   OPC_RecordChild1, // #1 = $Vm
/*61673*/   OPC_RecordChild2, // #2 = $SIMM
/*61674*/   OPC_MoveChild, 2,
/*61676*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61679*/   OPC_MoveParent,
/*61680*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->61705
/*61683*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61685*/     OPC_EmitConvertToTarget, 2,
/*61687*/     OPC_EmitInteger, MVT::i32, 14, 
/*61690*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61729
/*61707*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61709*/     OPC_EmitConvertToTarget, 2,
/*61711*/     OPC_EmitInteger, MVT::i32, 14, 
/*61714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->61753
/*61731*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61733*/     OPC_EmitConvertToTarget, 2,
/*61735*/     OPC_EmitInteger, MVT::i32, 14, 
/*61738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->61777
/*61755*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61757*/     OPC_EmitConvertToTarget, 2,
/*61759*/     OPC_EmitInteger, MVT::i32, 14, 
/*61762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->61801
/*61779*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61781*/     OPC_EmitConvertToTarget, 2,
/*61783*/     OPC_EmitInteger, MVT::i32, 14, 
/*61786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61825
/*61803*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61805*/     OPC_EmitConvertToTarget, 2,
/*61807*/     OPC_EmitInteger, MVT::i32, 14, 
/*61810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->61849
/*61827*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61829*/     OPC_EmitConvertToTarget, 2,
/*61831*/     OPC_EmitInteger, MVT::i32, 14, 
/*61834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->61873
/*61851*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61853*/     OPC_EmitConvertToTarget, 2,
/*61855*/     OPC_EmitInteger, MVT::i32, 14, 
/*61858*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61861*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->62047
/*61878*/   OPC_RecordChild0, // #0 = $SIMM
/*61879*/   OPC_MoveChild, 0,
/*61881*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61884*/   OPC_MoveParent,
/*61885*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->61906
/*61888*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61890*/     OPC_EmitInteger, MVT::i32, 14, 
/*61893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->61926
/*61908*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61910*/     OPC_EmitInteger, MVT::i32, 14, 
/*61913*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->61946
/*61928*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61930*/     OPC_EmitInteger, MVT::i32, 14, 
/*61933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->61966
/*61948*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61950*/     OPC_EmitInteger, MVT::i32, 14, 
/*61953*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->61986
/*61968*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61970*/     OPC_EmitInteger, MVT::i32, 14, 
/*61973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->62006
/*61988*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*61990*/     OPC_EmitInteger, MVT::i32, 14, 
/*61993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->62026
/*62008*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62010*/     OPC_EmitInteger, MVT::i32, 14, 
/*62013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->62046
/*62028*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62030*/     OPC_EmitInteger, MVT::i32, 14, 
/*62033*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62036*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->62194
/*62051*/   OPC_RecordChild0, // #0 = $src
/*62052*/   OPC_Scope, 27, /*->62081*/ // 5 children in Scope
/*62054*/     OPC_CheckChild0Type, MVT::v16i8,
/*62056*/     OPC_RecordChild1, // #1 = $start
/*62057*/     OPC_MoveChild, 1,
/*62059*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62062*/     OPC_CheckType, MVT::i32,
/*62064*/     OPC_MoveParent,
/*62065*/     OPC_CheckType, MVT::v8i8,
/*62067*/     OPC_EmitConvertToTarget, 1,
/*62069*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*62072*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*62081*/   /*Scope*/ 27, /*->62109*/
/*62082*/     OPC_CheckChild0Type, MVT::v8i16,
/*62084*/     OPC_RecordChild1, // #1 = $start
/*62085*/     OPC_MoveChild, 1,
/*62087*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62090*/     OPC_CheckType, MVT::i32,
/*62092*/     OPC_MoveParent,
/*62093*/     OPC_CheckType, MVT::v4i16,
/*62095*/     OPC_EmitConvertToTarget, 1,
/*62097*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*62100*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*62109*/   /*Scope*/ 27, /*->62137*/
/*62110*/     OPC_CheckChild0Type, MVT::v4i32,
/*62112*/     OPC_RecordChild1, // #1 = $start
/*62113*/     OPC_MoveChild, 1,
/*62115*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62118*/     OPC_CheckType, MVT::i32,
/*62120*/     OPC_MoveParent,
/*62121*/     OPC_CheckType, MVT::v2i32,
/*62123*/     OPC_EmitConvertToTarget, 1,
/*62125*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*62128*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*62137*/   /*Scope*/ 27, /*->62165*/
/*62138*/     OPC_CheckChild0Type, MVT::v2i64,
/*62140*/     OPC_RecordChild1, // #1 = $start
/*62141*/     OPC_MoveChild, 1,
/*62143*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62146*/     OPC_CheckType, MVT::i32,
/*62148*/     OPC_MoveParent,
/*62149*/     OPC_CheckType, MVT::v1i64,
/*62151*/     OPC_EmitConvertToTarget, 1,
/*62153*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*62156*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*62165*/   /*Scope*/ 27, /*->62193*/
/*62166*/     OPC_CheckChild0Type, MVT::v4f32,
/*62168*/     OPC_RecordChild1, // #1 = $start
/*62169*/     OPC_MoveChild, 1,
/*62171*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62174*/     OPC_CheckType, MVT::i32,
/*62176*/     OPC_MoveParent,
/*62177*/     OPC_CheckType, MVT::v2f32,
/*62179*/     OPC_EmitConvertToTarget, 1,
/*62181*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*62184*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*62193*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->62421
/*62198*/   OPC_RecordChild0, // #0 = $Vn
/*62199*/   OPC_RecordChild1, // #1 = $Vm
/*62200*/   OPC_RecordChild2, // #2 = $index
/*62201*/   OPC_MoveChild, 2,
/*62203*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62206*/   OPC_MoveParent,
/*62207*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->62232
/*62210*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62212*/     OPC_EmitConvertToTarget, 2,
/*62214*/     OPC_EmitInteger, MVT::i32, 14, 
/*62217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62256
/*62234*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62236*/     OPC_EmitConvertToTarget, 2,
/*62238*/     OPC_EmitInteger, MVT::i32, 14, 
/*62241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->62280
/*62258*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62260*/     OPC_EmitConvertToTarget, 2,
/*62262*/     OPC_EmitInteger, MVT::i32, 14, 
/*62265*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->62304
/*62282*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62284*/     OPC_EmitConvertToTarget, 2,
/*62286*/     OPC_EmitInteger, MVT::i32, 14, 
/*62289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62328
/*62306*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62308*/     OPC_EmitConvertToTarget, 2,
/*62310*/     OPC_EmitInteger, MVT::i32, 14, 
/*62313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->62352
/*62330*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62332*/     OPC_EmitConvertToTarget, 2,
/*62334*/     OPC_EmitInteger, MVT::i32, 14, 
/*62337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->62376
/*62354*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62356*/     OPC_EmitConvertToTarget, 2,
/*62358*/     OPC_EmitInteger, MVT::i32, 14, 
/*62361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->62398
/*62378*/     OPC_EmitConvertToTarget, 2,
/*62380*/     OPC_EmitInteger, MVT::i32, 14, 
/*62383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->62420
/*62400*/     OPC_EmitConvertToTarget, 2,
/*62402*/     OPC_EmitInteger, MVT::i32, 14, 
/*62405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->62473
/*62424*/   OPC_RecordChild0, // #0 = $SIMM
/*62425*/   OPC_MoveChild, 0,
/*62427*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62430*/   OPC_MoveParent,
/*62431*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->62452
/*62434*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62436*/     OPC_EmitInteger, MVT::i32, 14, 
/*62439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->62472
/*62454*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62456*/     OPC_EmitInteger, MVT::i32, 14, 
/*62459*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62462*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->62499
/*62476*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*62477*/   OPC_Scope, 9, /*->62488*/ // 2 children in Scope
/*62479*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62481*/     OPC_EmitMergeInputChains1_0,
/*62482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*62488*/   /*Scope*/ 9, /*->62498*/
/*62489*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*62491*/     OPC_EmitMergeInputChains1_0,
/*62492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*62498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->62560
/*62502*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*62503*/   OPC_CaptureGlueInput,
/*62504*/   OPC_Scope, 17, /*->62523*/ // 3 children in Scope
/*62506*/     OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62508*/     OPC_EmitMergeInputChains1_0,
/*62509*/     OPC_EmitInteger, MVT::i32, 14, 
/*62512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*62523*/   /*Scope*/ 17, /*->62541*/
/*62524*/     OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62526*/     OPC_EmitMergeInputChains1_0,
/*62527*/     OPC_EmitInteger, MVT::i32, 14, 
/*62530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*62541*/   /*Scope*/ 17, /*->62559*/
/*62542*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*62544*/     OPC_EmitMergeInputChains1_0,
/*62545*/     OPC_EmitInteger, MVT::i32, 14, 
/*62548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*62559*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->62610
/*62563*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*62564*/   OPC_RecordChild1, // #1 = $dst
/*62565*/   OPC_CheckChild1Type, MVT::i32,
/*62567*/   OPC_Scope, 10, /*->62579*/ // 3 children in Scope
/*62569*/     OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62571*/     OPC_EmitMergeInputChains1_0,
/*62572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*62579*/   /*Scope*/ 10, /*->62590*/
/*62580*/     OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62582*/     OPC_EmitMergeInputChains1_0,
/*62583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*62590*/   /*Scope*/ 18, /*->62609*/
/*62591*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*62593*/     OPC_EmitMergeInputChains1_0,
/*62594*/     OPC_EmitInteger, MVT::i32, 14, 
/*62597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*62609*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->62672
/*62613*/   OPC_RecordNode,   // #0 = 'br' chained node
/*62614*/   OPC_RecordChild1, // #1 = $target
/*62615*/   OPC_MoveChild, 1,
/*62617*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62620*/   OPC_MoveParent,
/*62621*/   OPC_Scope, 10, /*->62633*/ // 3 children in Scope
/*62623*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62625*/     OPC_EmitMergeInputChains1_0,
/*62626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*62633*/   /*Scope*/ 18, /*->62652*/
/*62634*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62636*/     OPC_EmitMergeInputChains1_0,
/*62637*/     OPC_EmitInteger, MVT::i32, 14, 
/*62640*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62643*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*62652*/   /*Scope*/ 18, /*->62671*/
/*62653*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62655*/     OPC_EmitMergeInputChains1_0,
/*62656*/     OPC_EmitInteger, MVT::i32, 14, 
/*62659*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62662*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*62671*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->62710
/*62675*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*62676*/   OPC_RecordChild1, // #1 = $src
/*62677*/   OPC_CheckChild1Type, MVT::i32,
/*62679*/   OPC_RecordChild2, // #2 = $scratch
/*62680*/   OPC_CheckChild2Type, MVT::i32,
/*62682*/   OPC_Scope, 12, /*->62696*/ // 2 children in Scope
/*62684*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*62686*/     OPC_EmitMergeInputChains1_0,
/*62687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62696*/   /*Scope*/ 12, /*->62709*/
/*62697*/     OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*62699*/     OPC_EmitMergeInputChains1_0,
/*62700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62709*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->62755
/*62713*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*62714*/   OPC_RecordChild1, // #1 = $zero
/*62715*/   OPC_CheckChild1Type, MVT::i32,
/*62717*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*62719*/   OPC_EmitMergeInputChains1_0,
/*62720*/   OPC_EmitInteger, MVT::i32, 15, 
/*62723*/   OPC_EmitInteger, MVT::i32, 0, 
/*62726*/   OPC_EmitInteger, MVT::i32, 7, 
/*62729*/   OPC_EmitInteger, MVT::i32, 10, 
/*62732*/   OPC_EmitInteger, MVT::i32, 5, 
/*62735*/   OPC_EmitInteger, MVT::i32, 14, 
/*62738*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62741*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->62804
/*62758*/   OPC_RecordChild0, // #0 = $Dn
/*62759*/   OPC_RecordChild1, // #1 = $Dm
/*62760*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->62782
/*62763*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62765*/     OPC_EmitInteger, MVT::i32, 14, 
/*62768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->62803
/*62784*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62786*/     OPC_EmitInteger, MVT::i32, 14, 
/*62789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->62854
/*62807*/   OPC_RecordChild0, // #0 = $Dd
/*62808*/   OPC_Scope, 21, /*->62831*/ // 2 children in Scope
/*62810*/     OPC_CheckChild0Type, MVT::f64,
/*62812*/     OPC_RecordChild1, // #1 = $Dm
/*62813*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62815*/     OPC_EmitInteger, MVT::i32, 14, 
/*62818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62821*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*62831*/   /*Scope*/ 21, /*->62853*/
/*62832*/     OPC_CheckChild0Type, MVT::f32,
/*62834*/     OPC_RecordChild1, // #1 = $Sm
/*62835*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62837*/     OPC_EmitInteger, MVT::i32, 14, 
/*62840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*62853*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->62978
/*62857*/   OPC_RecordChild0, // #0 = $Dm
/*62858*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->62879
/*62861*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62863*/     OPC_EmitInteger, MVT::i32, 14, 
/*62866*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62869*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->62977
/*62881*/     OPC_Scope, 18, /*->62901*/ // 2 children in Scope
/*62883*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62885*/       OPC_EmitInteger, MVT::i32, 14, 
/*62888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*62901*/     /*Scope*/ 74, /*->62976*/
/*62902*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62904*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*62911*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62914*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*62923*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*62936*/       OPC_EmitInteger, MVT::i32, 14, 
/*62939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62942*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*62952*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62955*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*62964*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62967*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*62976*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->63024
/*62981*/   OPC_RecordChild0, // #0 = $Dd
/*62982*/   OPC_Scope, 19, /*->63003*/ // 2 children in Scope
/*62984*/     OPC_CheckChild0Type, MVT::f64,
/*62986*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62988*/     OPC_EmitInteger, MVT::i32, 14, 
/*62991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*63003*/   /*Scope*/ 19, /*->63023*/
/*63004*/     OPC_CheckChild0Type, MVT::f32,
/*63006*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63008*/     OPC_EmitInteger, MVT::i32, 14, 
/*63011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*63023*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->63050
/*63027*/   OPC_RecordChild0, // #0 = $Sm
/*63028*/   OPC_CheckChild0Type, MVT::f32,
/*63030*/   OPC_CheckType, MVT::f64,
/*63032*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63034*/   OPC_EmitInteger, MVT::i32, 14, 
/*63037*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63040*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->63074
/*63053*/   OPC_RecordChild0, // #0 = $Dm
/*63054*/   OPC_CheckType, MVT::f32,
/*63056*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63058*/   OPC_EmitInteger, MVT::i32, 14, 
/*63061*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63064*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->63120
/*63077*/   OPC_RecordChild0, // #0 = $Dm
/*63078*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63099
/*63081*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63083*/     OPC_EmitInteger, MVT::i32, 14, 
/*63086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->63119
/*63101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63103*/     OPC_EmitInteger, MVT::i32, 14, 
/*63106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->63144
/*63123*/   OPC_RecordChild0, // #0 = $Rt
/*63124*/   OPC_RecordChild1, // #1 = $Rt2
/*63125*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63127*/   OPC_EmitInteger, MVT::i32, 14, 
/*63130*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63133*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->63268
/*63147*/   OPC_RecordChild0, // #0 = $Sm
/*63148*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63169
/*63151*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63153*/     OPC_EmitInteger, MVT::i32, 14, 
/*63156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->63267
/*63171*/     OPC_Scope, 18, /*->63191*/ // 2 children in Scope
/*63173*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63175*/       OPC_EmitInteger, MVT::i32, 14, 
/*63178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*63191*/     /*Scope*/ 74, /*->63266*/
/*63192*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63194*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*63201*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63204*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*63213*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63216*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*63226*/       OPC_EmitInteger, MVT::i32, 14, 
/*63229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63232*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*63242*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63245*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*63254*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63257*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*63266*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->63392
/*63271*/   OPC_RecordChild0, // #0 = $Sm
/*63272*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63293
/*63275*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63277*/     OPC_EmitInteger, MVT::i32, 14, 
/*63280*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->63391
/*63295*/     OPC_Scope, 18, /*->63315*/ // 2 children in Scope
/*63297*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63299*/       OPC_EmitInteger, MVT::i32, 14, 
/*63302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*63315*/     /*Scope*/ 74, /*->63390*/
/*63316*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63318*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*63325*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63328*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*63337*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63340*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*63350*/       OPC_EmitInteger, MVT::i32, 14, 
/*63353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63356*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*63366*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63369*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*63378*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63381*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*63390*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->63518
/*63395*/   OPC_RecordChild0, // #0 = $Dm
/*63396*/   OPC_Scope, 20, /*->63418*/ // 2 children in Scope
/*63398*/     OPC_CheckChild0Type, MVT::f64,
/*63400*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63402*/     OPC_EmitInteger, MVT::i32, 14, 
/*63405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*63418*/   /*Scope*/ 98, /*->63517*/
/*63419*/     OPC_CheckChild0Type, MVT::f32,
/*63421*/     OPC_Scope, 18, /*->63441*/ // 2 children in Scope
/*63423*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63425*/       OPC_EmitInteger, MVT::i32, 14, 
/*63428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*63441*/     /*Scope*/ 74, /*->63516*/
/*63442*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63444*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*63451*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63454*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*63463*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63466*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*63476*/       OPC_EmitInteger, MVT::i32, 14, 
/*63479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63482*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*63492*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63495*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*63504*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63507*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*63516*/     0, /*End of Scope*/
/*63517*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->63644
/*63521*/   OPC_RecordChild0, // #0 = $Dm
/*63522*/   OPC_Scope, 20, /*->63544*/ // 2 children in Scope
/*63524*/     OPC_CheckChild0Type, MVT::f64,
/*63526*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63528*/     OPC_EmitInteger, MVT::i32, 14, 
/*63531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*63544*/   /*Scope*/ 98, /*->63643*/
/*63545*/     OPC_CheckChild0Type, MVT::f32,
/*63547*/     OPC_Scope, 18, /*->63567*/ // 2 children in Scope
/*63549*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63551*/       OPC_EmitInteger, MVT::i32, 14, 
/*63554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*63567*/     /*Scope*/ 74, /*->63642*/
/*63568*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63570*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*63577*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63580*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*63589*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63592*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*63602*/       OPC_EmitInteger, MVT::i32, 14, 
/*63605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63608*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*63618*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63621*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*63630*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63633*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*63642*/     0, /*End of Scope*/
/*63643*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->63665
/*63647*/   OPC_CaptureGlueInput,
/*63648*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*63650*/   OPC_EmitInteger, MVT::i32, 14, 
/*63653*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63656*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->63703
/*63668*/   OPC_RecordChild0, // #0 = $a
/*63669*/   OPC_CheckChild0Type, MVT::i32,
/*63671*/   OPC_CheckType, MVT::f32,
/*63673*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63675*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63678*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*63687*/   OPC_EmitInteger, MVT::i32, 14, 
/*63690*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63693*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->63815
/*63706*/   OPC_RecordChild0, // #0 = $a
/*63707*/   OPC_RecordChild1, // #1 = $b
/*63708*/   OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63710*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*63717*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63720*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*63729*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63732*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*63742*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*63749*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63752*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*63761*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63764*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*63774*/   OPC_EmitInteger, MVT::i32, 14, 
/*63777*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63780*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*63791*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63794*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*63803*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63806*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->63927
/*63818*/   OPC_RecordChild0, // #0 = $a
/*63819*/   OPC_RecordChild1, // #1 = $b
/*63820*/   OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63822*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*63829*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63832*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*63841*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63844*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*63854*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*63861*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63864*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*63873*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63876*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*63886*/   OPC_EmitInteger, MVT::i32, 14, 
/*63889*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63892*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*63903*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63906*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*63915*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63918*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->64130
/*63931*/   OPC_RecordChild0, // #0 = $Vn
/*63932*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63957
/*63935*/     OPC_CheckChild0Type, MVT::v8i8,
/*63937*/     OPC_RecordChild1, // #1 = $Vm
/*63938*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*63940*/     OPC_EmitInteger, MVT::i32, 14, 
/*63943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63981
/*63959*/     OPC_CheckChild0Type, MVT::v4i16,
/*63961*/     OPC_RecordChild1, // #1 = $Vm
/*63962*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*63964*/     OPC_EmitInteger, MVT::i32, 14, 
/*63967*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63970*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->64031
/*63983*/     OPC_Scope, 22, /*->64007*/ // 2 children in Scope
/*63985*/       OPC_CheckChild0Type, MVT::v2i32,
/*63987*/       OPC_RecordChild1, // #1 = $Vm
/*63988*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*63990*/       OPC_EmitInteger, MVT::i32, 14, 
/*63993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*64007*/     /*Scope*/ 22, /*->64030*/
/*64008*/       OPC_CheckChild0Type, MVT::v2f32,
/*64010*/       OPC_RecordChild1, // #1 = $Vm
/*64011*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64013*/       OPC_EmitInteger, MVT::i32, 14, 
/*64016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64030*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->64055
/*64033*/     OPC_CheckChild0Type, MVT::v16i8,
/*64035*/     OPC_RecordChild1, // #1 = $Vm
/*64036*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64038*/     OPC_EmitInteger, MVT::i32, 14, 
/*64041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64079
/*64057*/     OPC_CheckChild0Type, MVT::v8i16,
/*64059*/     OPC_RecordChild1, // #1 = $Vm
/*64060*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64062*/     OPC_EmitInteger, MVT::i32, 14, 
/*64065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->64129
/*64081*/     OPC_Scope, 22, /*->64105*/ // 2 children in Scope
/*64083*/       OPC_CheckChild0Type, MVT::v4i32,
/*64085*/       OPC_RecordChild1, // #1 = $Vm
/*64086*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64088*/       OPC_EmitInteger, MVT::i32, 14, 
/*64091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*64105*/     /*Scope*/ 22, /*->64128*/
/*64106*/       OPC_CheckChild0Type, MVT::v4f32,
/*64108*/       OPC_RecordChild1, // #1 = $Vm
/*64109*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64111*/       OPC_EmitInteger, MVT::i32, 14, 
/*64114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64128*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->64317
/*64134*/   OPC_RecordChild0, // #0 = $Vm
/*64135*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->64158
/*64138*/     OPC_CheckChild0Type, MVT::v8i8,
/*64140*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64142*/     OPC_EmitInteger, MVT::i32, 14, 
/*64145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64148*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->64180
/*64160*/     OPC_CheckChild0Type, MVT::v4i16,
/*64162*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64164*/     OPC_EmitInteger, MVT::i32, 14, 
/*64167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->64226
/*64182*/     OPC_Scope, 20, /*->64204*/ // 2 children in Scope
/*64184*/       OPC_CheckChild0Type, MVT::v2i32,
/*64186*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64188*/       OPC_EmitInteger, MVT::i32, 14, 
/*64191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*64204*/     /*Scope*/ 20, /*->64225*/
/*64205*/       OPC_CheckChild0Type, MVT::v2f32,
/*64207*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64209*/       OPC_EmitInteger, MVT::i32, 14, 
/*64212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*64225*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->64248
/*64228*/     OPC_CheckChild0Type, MVT::v16i8,
/*64230*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64232*/     OPC_EmitInteger, MVT::i32, 14, 
/*64235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->64270
/*64250*/     OPC_CheckChild0Type, MVT::v8i16,
/*64252*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64254*/     OPC_EmitInteger, MVT::i32, 14, 
/*64257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64260*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->64316
/*64272*/     OPC_Scope, 20, /*->64294*/ // 2 children in Scope
/*64274*/       OPC_CheckChild0Type, MVT::v4i32,
/*64276*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64278*/       OPC_EmitInteger, MVT::i32, 14, 
/*64281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*64294*/     /*Scope*/ 20, /*->64315*/
/*64295*/       OPC_CheckChild0Type, MVT::v4f32,
/*64297*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64299*/       OPC_EmitInteger, MVT::i32, 14, 
/*64302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*64315*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->64520
/*64321*/   OPC_RecordChild0, // #0 = $Vn
/*64322*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->64347
/*64325*/     OPC_CheckChild0Type, MVT::v8i8,
/*64327*/     OPC_RecordChild1, // #1 = $Vm
/*64328*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64330*/     OPC_EmitInteger, MVT::i32, 14, 
/*64333*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64336*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64371
/*64349*/     OPC_CheckChild0Type, MVT::v4i16,
/*64351*/     OPC_RecordChild1, // #1 = $Vm
/*64352*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64354*/     OPC_EmitInteger, MVT::i32, 14, 
/*64357*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->64421
/*64373*/     OPC_Scope, 22, /*->64397*/ // 2 children in Scope
/*64375*/       OPC_CheckChild0Type, MVT::v2i32,
/*64377*/       OPC_RecordChild1, // #1 = $Vm
/*64378*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64380*/       OPC_EmitInteger, MVT::i32, 14, 
/*64383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*64397*/     /*Scope*/ 22, /*->64420*/
/*64398*/       OPC_CheckChild0Type, MVT::v2f32,
/*64400*/       OPC_RecordChild1, // #1 = $Vm
/*64401*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64403*/       OPC_EmitInteger, MVT::i32, 14, 
/*64406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64420*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->64445
/*64423*/     OPC_CheckChild0Type, MVT::v16i8,
/*64425*/     OPC_RecordChild1, // #1 = $Vm
/*64426*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64428*/     OPC_EmitInteger, MVT::i32, 14, 
/*64431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64469
/*64447*/     OPC_CheckChild0Type, MVT::v8i16,
/*64449*/     OPC_RecordChild1, // #1 = $Vm
/*64450*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64452*/     OPC_EmitInteger, MVT::i32, 14, 
/*64455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->64519
/*64471*/     OPC_Scope, 22, /*->64495*/ // 2 children in Scope
/*64473*/       OPC_CheckChild0Type, MVT::v4i32,
/*64475*/       OPC_RecordChild1, // #1 = $Vm
/*64476*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64478*/       OPC_EmitInteger, MVT::i32, 14, 
/*64481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*64495*/     /*Scope*/ 22, /*->64518*/
/*64496*/       OPC_CheckChild0Type, MVT::v4f32,
/*64498*/       OPC_RecordChild1, // #1 = $Vm
/*64499*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64501*/       OPC_EmitInteger, MVT::i32, 14, 
/*64504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64518*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->64671
/*64524*/   OPC_RecordChild0, // #0 = $Vn
/*64525*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->64550
/*64528*/     OPC_CheckChild0Type, MVT::v8i8,
/*64530*/     OPC_RecordChild1, // #1 = $Vm
/*64531*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64533*/     OPC_EmitInteger, MVT::i32, 14, 
/*64536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64574
/*64552*/     OPC_CheckChild0Type, MVT::v4i16,
/*64554*/     OPC_RecordChild1, // #1 = $Vm
/*64555*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64557*/     OPC_EmitInteger, MVT::i32, 14, 
/*64560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64598
/*64576*/     OPC_CheckChild0Type, MVT::v2i32,
/*64578*/     OPC_RecordChild1, // #1 = $Vm
/*64579*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64581*/     OPC_EmitInteger, MVT::i32, 14, 
/*64584*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64587*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64622
/*64600*/     OPC_CheckChild0Type, MVT::v16i8,
/*64602*/     OPC_RecordChild1, // #1 = $Vm
/*64603*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64605*/     OPC_EmitInteger, MVT::i32, 14, 
/*64608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64646
/*64624*/     OPC_CheckChild0Type, MVT::v8i16,
/*64626*/     OPC_RecordChild1, // #1 = $Vm
/*64627*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64629*/     OPC_EmitInteger, MVT::i32, 14, 
/*64632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64670
/*64648*/     OPC_CheckChild0Type, MVT::v4i32,
/*64650*/     OPC_RecordChild1, // #1 = $Vm
/*64651*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64653*/     OPC_EmitInteger, MVT::i32, 14, 
/*64656*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->64858
/*64675*/   OPC_RecordChild0, // #0 = $Vm
/*64676*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->64699
/*64679*/     OPC_CheckChild0Type, MVT::v8i8,
/*64681*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64683*/     OPC_EmitInteger, MVT::i32, 14, 
/*64686*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->64721
/*64701*/     OPC_CheckChild0Type, MVT::v4i16,
/*64703*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64705*/     OPC_EmitInteger, MVT::i32, 14, 
/*64708*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64711*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->64767
/*64723*/     OPC_Scope, 20, /*->64745*/ // 2 children in Scope
/*64725*/       OPC_CheckChild0Type, MVT::v2i32,
/*64727*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64729*/       OPC_EmitInteger, MVT::i32, 14, 
/*64732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*64745*/     /*Scope*/ 20, /*->64766*/
/*64746*/       OPC_CheckChild0Type, MVT::v2f32,
/*64748*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64750*/       OPC_EmitInteger, MVT::i32, 14, 
/*64753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*64766*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->64789
/*64769*/     OPC_CheckChild0Type, MVT::v16i8,
/*64771*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64773*/     OPC_EmitInteger, MVT::i32, 14, 
/*64776*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64779*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->64811
/*64791*/     OPC_CheckChild0Type, MVT::v8i16,
/*64793*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64795*/     OPC_EmitInteger, MVT::i32, 14, 
/*64798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->64857
/*64813*/     OPC_Scope, 20, /*->64835*/ // 2 children in Scope
/*64815*/       OPC_CheckChild0Type, MVT::v4i32,
/*64817*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64819*/       OPC_EmitInteger, MVT::i32, 14, 
/*64822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*64835*/     /*Scope*/ 20, /*->64856*/
/*64836*/       OPC_CheckChild0Type, MVT::v4f32,
/*64838*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64840*/       OPC_EmitInteger, MVT::i32, 14, 
/*64843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*64856*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->65045
/*64862*/   OPC_RecordChild0, // #0 = $Vm
/*64863*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->64886
/*64866*/     OPC_CheckChild0Type, MVT::v8i8,
/*64868*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64870*/     OPC_EmitInteger, MVT::i32, 14, 
/*64873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->64908
/*64888*/     OPC_CheckChild0Type, MVT::v4i16,
/*64890*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64892*/     OPC_EmitInteger, MVT::i32, 14, 
/*64895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->64954
/*64910*/     OPC_Scope, 20, /*->64932*/ // 2 children in Scope
/*64912*/       OPC_CheckChild0Type, MVT::v2i32,
/*64914*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64916*/       OPC_EmitInteger, MVT::i32, 14, 
/*64919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*64932*/     /*Scope*/ 20, /*->64953*/
/*64933*/       OPC_CheckChild0Type, MVT::v2f32,
/*64935*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64937*/       OPC_EmitInteger, MVT::i32, 14, 
/*64940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*64953*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->64976
/*64956*/     OPC_CheckChild0Type, MVT::v16i8,
/*64958*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64960*/     OPC_EmitInteger, MVT::i32, 14, 
/*64963*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64966*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->64998
/*64978*/     OPC_CheckChild0Type, MVT::v8i16,
/*64980*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*64982*/     OPC_EmitInteger, MVT::i32, 14, 
/*64985*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->65044
/*65000*/     OPC_Scope, 20, /*->65022*/ // 2 children in Scope
/*65002*/       OPC_CheckChild0Type, MVT::v4i32,
/*65004*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65006*/       OPC_EmitInteger, MVT::i32, 14, 
/*65009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*65022*/     /*Scope*/ 20, /*->65043*/
/*65023*/       OPC_CheckChild0Type, MVT::v4f32,
/*65025*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65027*/       OPC_EmitInteger, MVT::i32, 14, 
/*65030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*65043*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->65248
/*65049*/   OPC_RecordChild0, // #0 = $Vn
/*65050*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65075
/*65053*/     OPC_CheckChild0Type, MVT::v8i8,
/*65055*/     OPC_RecordChild1, // #1 = $Vm
/*65056*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65058*/     OPC_EmitInteger, MVT::i32, 14, 
/*65061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65099
/*65077*/     OPC_CheckChild0Type, MVT::v4i16,
/*65079*/     OPC_RecordChild1, // #1 = $Vm
/*65080*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65082*/     OPC_EmitInteger, MVT::i32, 14, 
/*65085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->65149
/*65101*/     OPC_Scope, 22, /*->65125*/ // 2 children in Scope
/*65103*/       OPC_CheckChild0Type, MVT::v2i32,
/*65105*/       OPC_RecordChild1, // #1 = $Vm
/*65106*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65108*/       OPC_EmitInteger, MVT::i32, 14, 
/*65111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*65125*/     /*Scope*/ 22, /*->65148*/
/*65126*/       OPC_CheckChild0Type, MVT::v2f32,
/*65128*/       OPC_RecordChild1, // #1 = $Vm
/*65129*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65131*/       OPC_EmitInteger, MVT::i32, 14, 
/*65134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65148*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->65173
/*65151*/     OPC_CheckChild0Type, MVT::v16i8,
/*65153*/     OPC_RecordChild1, // #1 = $Vm
/*65154*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65156*/     OPC_EmitInteger, MVT::i32, 14, 
/*65159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65197
/*65175*/     OPC_CheckChild0Type, MVT::v8i16,
/*65177*/     OPC_RecordChild1, // #1 = $Vm
/*65178*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65180*/     OPC_EmitInteger, MVT::i32, 14, 
/*65183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->65247
/*65199*/     OPC_Scope, 22, /*->65223*/ // 2 children in Scope
/*65201*/       OPC_CheckChild0Type, MVT::v4i32,
/*65203*/       OPC_RecordChild1, // #1 = $Vm
/*65204*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65206*/       OPC_EmitInteger, MVT::i32, 14, 
/*65209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*65223*/     /*Scope*/ 22, /*->65246*/
/*65224*/       OPC_CheckChild0Type, MVT::v4f32,
/*65226*/       OPC_RecordChild1, // #1 = $Vm
/*65227*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65229*/       OPC_EmitInteger, MVT::i32, 14, 
/*65232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65246*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->65399
/*65252*/   OPC_RecordChild0, // #0 = $Vn
/*65253*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65278
/*65256*/     OPC_CheckChild0Type, MVT::v8i8,
/*65258*/     OPC_RecordChild1, // #1 = $Vm
/*65259*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65261*/     OPC_EmitInteger, MVT::i32, 14, 
/*65264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65302
/*65280*/     OPC_CheckChild0Type, MVT::v4i16,
/*65282*/     OPC_RecordChild1, // #1 = $Vm
/*65283*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65285*/     OPC_EmitInteger, MVT::i32, 14, 
/*65288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65326
/*65304*/     OPC_CheckChild0Type, MVT::v2i32,
/*65306*/     OPC_RecordChild1, // #1 = $Vm
/*65307*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65309*/     OPC_EmitInteger, MVT::i32, 14, 
/*65312*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65315*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65350
/*65328*/     OPC_CheckChild0Type, MVT::v16i8,
/*65330*/     OPC_RecordChild1, // #1 = $Vm
/*65331*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65333*/     OPC_EmitInteger, MVT::i32, 14, 
/*65336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65339*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65374
/*65352*/     OPC_CheckChild0Type, MVT::v8i16,
/*65354*/     OPC_RecordChild1, // #1 = $Vm
/*65355*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65357*/     OPC_EmitInteger, MVT::i32, 14, 
/*65360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65398
/*65376*/     OPC_CheckChild0Type, MVT::v4i32,
/*65378*/     OPC_RecordChild1, // #1 = $Vm
/*65379*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65381*/     OPC_EmitInteger, MVT::i32, 14, 
/*65384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65387*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->65586
/*65403*/   OPC_RecordChild0, // #0 = $Vm
/*65404*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->65427
/*65407*/     OPC_CheckChild0Type, MVT::v8i8,
/*65409*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65411*/     OPC_EmitInteger, MVT::i32, 14, 
/*65414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->65449
/*65429*/     OPC_CheckChild0Type, MVT::v4i16,
/*65431*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65433*/     OPC_EmitInteger, MVT::i32, 14, 
/*65436*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65439*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->65495
/*65451*/     OPC_Scope, 20, /*->65473*/ // 2 children in Scope
/*65453*/       OPC_CheckChild0Type, MVT::v2i32,
/*65455*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65457*/       OPC_EmitInteger, MVT::i32, 14, 
/*65460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*65473*/     /*Scope*/ 20, /*->65494*/
/*65474*/       OPC_CheckChild0Type, MVT::v2f32,
/*65476*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65478*/       OPC_EmitInteger, MVT::i32, 14, 
/*65481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*65494*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->65517
/*65497*/     OPC_CheckChild0Type, MVT::v16i8,
/*65499*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65501*/     OPC_EmitInteger, MVT::i32, 14, 
/*65504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->65539
/*65519*/     OPC_CheckChild0Type, MVT::v8i16,
/*65521*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65523*/     OPC_EmitInteger, MVT::i32, 14, 
/*65526*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65529*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->65585
/*65541*/     OPC_Scope, 20, /*->65563*/ // 2 children in Scope
/*65543*/       OPC_CheckChild0Type, MVT::v4i32,
/*65545*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65547*/       OPC_EmitInteger, MVT::i32, 14, 
/*65550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*65563*/     /*Scope*/ 20, /*->65584*/
/*65564*/       OPC_CheckChild0Type, MVT::v4f32,
/*65566*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65568*/       OPC_EmitInteger, MVT::i32, 14, 
/*65571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*65584*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->65773
/*65590*/   OPC_RecordChild0, // #0 = $Vm
/*65591*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->65614
/*65594*/     OPC_CheckChild0Type, MVT::v8i8,
/*65596*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65598*/     OPC_EmitInteger, MVT::i32, 14, 
/*65601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->65636
/*65616*/     OPC_CheckChild0Type, MVT::v4i16,
/*65618*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65620*/     OPC_EmitInteger, MVT::i32, 14, 
/*65623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->65682
/*65638*/     OPC_Scope, 20, /*->65660*/ // 2 children in Scope
/*65640*/       OPC_CheckChild0Type, MVT::v2i32,
/*65642*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65644*/       OPC_EmitInteger, MVT::i32, 14, 
/*65647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*65660*/     /*Scope*/ 20, /*->65681*/
/*65661*/       OPC_CheckChild0Type, MVT::v2f32,
/*65663*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65665*/       OPC_EmitInteger, MVT::i32, 14, 
/*65668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*65681*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->65704
/*65684*/     OPC_CheckChild0Type, MVT::v16i8,
/*65686*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65688*/     OPC_EmitInteger, MVT::i32, 14, 
/*65691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->65726
/*65706*/     OPC_CheckChild0Type, MVT::v8i16,
/*65708*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65710*/     OPC_EmitInteger, MVT::i32, 14, 
/*65713*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65716*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->65772
/*65728*/     OPC_Scope, 20, /*->65750*/ // 2 children in Scope
/*65730*/       OPC_CheckChild0Type, MVT::v4i32,
/*65732*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65734*/       OPC_EmitInteger, MVT::i32, 14, 
/*65737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*65750*/     /*Scope*/ 20, /*->65771*/
/*65751*/       OPC_CheckChild0Type, MVT::v4f32,
/*65753*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65755*/       OPC_EmitInteger, MVT::i32, 14, 
/*65758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*65771*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->65924
/*65777*/   OPC_RecordChild0, // #0 = $Vn
/*65778*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65803
/*65781*/     OPC_CheckChild0Type, MVT::v8i8,
/*65783*/     OPC_RecordChild1, // #1 = $Vm
/*65784*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65786*/     OPC_EmitInteger, MVT::i32, 14, 
/*65789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65827
/*65805*/     OPC_CheckChild0Type, MVT::v4i16,
/*65807*/     OPC_RecordChild1, // #1 = $Vm
/*65808*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65810*/     OPC_EmitInteger, MVT::i32, 14, 
/*65813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65851
/*65829*/     OPC_CheckChild0Type, MVT::v2i32,
/*65831*/     OPC_RecordChild1, // #1 = $Vm
/*65832*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65834*/     OPC_EmitInteger, MVT::i32, 14, 
/*65837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65875
/*65853*/     OPC_CheckChild0Type, MVT::v16i8,
/*65855*/     OPC_RecordChild1, // #1 = $Vm
/*65856*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65858*/     OPC_EmitInteger, MVT::i32, 14, 
/*65861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65864*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65899
/*65877*/     OPC_CheckChild0Type, MVT::v8i16,
/*65879*/     OPC_RecordChild1, // #1 = $Vm
/*65880*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65882*/     OPC_EmitInteger, MVT::i32, 14, 
/*65885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65888*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65923
/*65901*/     OPC_CheckChild0Type, MVT::v4i32,
/*65903*/     OPC_RecordChild1, // #1 = $Vm
/*65904*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65906*/     OPC_EmitInteger, MVT::i32, 14, 
/*65909*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65912*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->65976
/*65927*/   OPC_RecordChild0, // #0 = $src1
/*65928*/   OPC_RecordChild1, // #1 = $Vn
/*65929*/   OPC_RecordChild2, // #2 = $Vm
/*65930*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->65953
/*65933*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65935*/     OPC_EmitInteger, MVT::i32, 14, 
/*65938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->65975
/*65955*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65957*/     OPC_EmitInteger, MVT::i32, 14, 
/*65960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->66048
/*65979*/   OPC_RecordChild0, // #0 = $Vm
/*65980*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->66003
/*65983*/     OPC_CheckChild0Type, MVT::v8i16,
/*65985*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*65987*/     OPC_EmitInteger, MVT::i32, 14, 
/*65990*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65993*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66025
/*66005*/     OPC_CheckChild0Type, MVT::v4i32,
/*66007*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66009*/     OPC_EmitInteger, MVT::i32, 14, 
/*66012*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66015*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->66047
/*66027*/     OPC_CheckChild0Type, MVT::v2i64,
/*66029*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66031*/     OPC_EmitInteger, MVT::i32, 14, 
/*66034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->66120
/*66051*/   OPC_RecordChild0, // #0 = $Vm
/*66052*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->66075
/*66055*/     OPC_CheckChild0Type, MVT::v8i8,
/*66057*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66059*/     OPC_EmitInteger, MVT::i32, 14, 
/*66062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66065*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->66097
/*66077*/     OPC_CheckChild0Type, MVT::v4i16,
/*66079*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66081*/     OPC_EmitInteger, MVT::i32, 14, 
/*66084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->66119
/*66099*/     OPC_CheckChild0Type, MVT::v2i32,
/*66101*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66103*/     OPC_EmitInteger, MVT::i32, 14, 
/*66106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->66186
/*66123*/   OPC_RecordChild0, // #0 = $Vm
/*66124*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->66145
/*66127*/     OPC_CheckChild0Type, MVT::v8i8,
/*66129*/     OPC_EmitInteger, MVT::i32, 14, 
/*66132*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66135*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->66165
/*66147*/     OPC_CheckChild0Type, MVT::v4i16,
/*66149*/     OPC_EmitInteger, MVT::i32, 14, 
/*66152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->66185
/*66167*/     OPC_CheckChild0Type, MVT::v2i32,
/*66169*/     OPC_EmitInteger, MVT::i32, 14, 
/*66172*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66175*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->66236
/*66189*/   OPC_RecordChild0, // #0 = $Vm
/*66190*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->66213
/*66193*/     OPC_CheckChild0Type, MVT::v2f32,
/*66195*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66197*/     OPC_EmitInteger, MVT::i32, 14, 
/*66200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->66235
/*66215*/     OPC_CheckChild0Type, MVT::v4f32,
/*66217*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66219*/     OPC_EmitInteger, MVT::i32, 14, 
/*66222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->66286
/*66239*/   OPC_RecordChild0, // #0 = $Vm
/*66240*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->66263
/*66243*/     OPC_CheckChild0Type, MVT::v2f32,
/*66245*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66247*/     OPC_EmitInteger, MVT::i32, 14, 
/*66250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->66285
/*66265*/     OPC_CheckChild0Type, MVT::v4f32,
/*66267*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66269*/     OPC_EmitInteger, MVT::i32, 14, 
/*66272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->66449
/*66290*/   OPC_RecordChild0, // #0 = $Vm
/*66291*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->66312
/*66294*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66296*/     OPC_EmitInteger, MVT::i32, 14, 
/*66299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->66332
/*66314*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66316*/     OPC_EmitInteger, MVT::i32, 14, 
/*66319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->66352
/*66334*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66336*/     OPC_EmitInteger, MVT::i32, 14, 
/*66339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->66372
/*66354*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66356*/     OPC_EmitInteger, MVT::i32, 14, 
/*66359*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66362*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->66392
/*66374*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66376*/     OPC_EmitInteger, MVT::i32, 14, 
/*66379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->66412
/*66394*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66396*/     OPC_EmitInteger, MVT::i32, 14, 
/*66399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->66430
/*66414*/     OPC_EmitInteger, MVT::i32, 14, 
/*66417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->66448
/*66432*/     OPC_EmitInteger, MVT::i32, 14, 
/*66435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->66535
/*66452*/   OPC_RecordChild0, // #0 = $Vm
/*66453*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->66474
/*66456*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66458*/     OPC_EmitInteger, MVT::i32, 14, 
/*66461*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66464*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->66494
/*66476*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66478*/     OPC_EmitInteger, MVT::i32, 14, 
/*66481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->66514
/*66496*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66498*/     OPC_EmitInteger, MVT::i32, 14, 
/*66501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->66534
/*66516*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66518*/     OPC_EmitInteger, MVT::i32, 14, 
/*66521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->66581
/*66538*/   OPC_RecordChild0, // #0 = $Vm
/*66539*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->66560
/*66542*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66544*/     OPC_EmitInteger, MVT::i32, 14, 
/*66547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->66580
/*66562*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66564*/     OPC_EmitInteger, MVT::i32, 14, 
/*66567*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66570*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->66908
/*66585*/   OPC_RecordChild0, // #0 = $src
/*66586*/   OPC_Scope, 116|128,1/*244*/, /*->66833*/ // 3 children in Scope
/*66589*/     OPC_CheckChild0Type, MVT::i32,
/*66591*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->66622
/*66594*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*66601*/       OPC_EmitInteger, MVT::i32, 0, 
/*66604*/       OPC_EmitInteger, MVT::i32, 14, 
/*66607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->66652
/*66624*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*66631*/       OPC_EmitInteger, MVT::i32, 0, 
/*66634*/       OPC_EmitInteger, MVT::i32, 14, 
/*66637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->66682
/*66654*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*66661*/       OPC_EmitInteger, MVT::i32, 0, 
/*66664*/       OPC_EmitInteger, MVT::i32, 14, 
/*66667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->66732
/*66684*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*66691*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*66698*/       OPC_EmitInteger, MVT::i32, 0, 
/*66701*/       OPC_EmitInteger, MVT::i32, 14, 
/*66704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66707*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*66719*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*66722*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->66782
/*66734*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*66741*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*66748*/       OPC_EmitInteger, MVT::i32, 0, 
/*66751*/       OPC_EmitInteger, MVT::i32, 14, 
/*66754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66757*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*66769*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*66772*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->66832
/*66784*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*66791*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*66798*/       OPC_EmitInteger, MVT::i32, 0, 
/*66801*/       OPC_EmitInteger, MVT::i32, 14, 
/*66804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66807*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*66819*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*66822*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*66833*/   /*Scope*/ 48, /*->66882*/
/*66834*/     OPC_CheckChild0Type, MVT::f32,
/*66836*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->66859
/*66839*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*66846*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66849*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->66881
/*66861*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*66868*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66871*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*66882*/   /*Scope*/ 24, /*->66907*/
/*66883*/     OPC_CheckChild0Type, MVT::f64,
/*66885*/     OPC_CheckType, MVT::v2f64,
/*66887*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*66894*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*66897*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*66907*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->66958
/*66911*/   OPC_RecordChild0, // #0 = $Vm
/*66912*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->66935
/*66915*/     OPC_CheckChild0Type, MVT::v2i32,
/*66917*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66919*/     OPC_EmitInteger, MVT::i32, 14, 
/*66922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->66957
/*66937*/     OPC_CheckChild0Type, MVT::v4i32,
/*66939*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66941*/     OPC_EmitInteger, MVT::i32, 14, 
/*66944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->67008
/*66961*/   OPC_RecordChild0, // #0 = $Vm
/*66962*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->66985
/*66965*/     OPC_CheckChild0Type, MVT::v2i32,
/*66967*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66969*/     OPC_EmitInteger, MVT::i32, 14, 
/*66972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->67007
/*66987*/     OPC_CheckChild0Type, MVT::v4i32,
/*66989*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*66991*/     OPC_EmitInteger, MVT::i32, 14, 
/*66994*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66997*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 67010 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 581
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 1873
  // #OPC_RecordMemRef                   = 21
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 1170
  // #OPC_MoveParent                     = 1682
  // #OPC_CheckSame                      = 33
  // #OPC_CheckPatternPredicate          = 1755
  // #OPC_CheckPredicate                 = 596
  // #OPC_CheckOpcode                    = 856
  // #OPC_SwitchOpcode                   = 50
  // #OPC_CheckType                      = 888
  // #OPC_SwitchType                     = 205
  // #OPC_CheckChildType                 = 1143
  // #OPC_CheckInteger                   = 260
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 341
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 2011
  // #OPC_EmitStringInteger              = 162
  // #OPC_EmitRegister                   = 2135
  // #OPC_EmitConvertToTarget            = 674
  // #OPC_EmitMergeInputChains           = 353
  // #OPC_EmitCopyToReg                  = 20
  // #OPC_EmitNode                       = 358
  // #OPC_EmitNodeXForm                  = 160
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 1995

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 8: return (Subtarget->hasNEON());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 10: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 11: return (Subtarget->hasVFP2());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 14: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 15: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 18: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 19: return (Subtarget->isThumb());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 22: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 23: return (Subtarget->hasVFP4()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin());
  case 24: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 25: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin());
  case 26: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 27: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && (!TM.Options.NoExcessFPPrecision && !Subtarget->isTargetDarwin());
  case 28: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 30: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 31: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 37: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 38: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 39: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 40: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 43: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 44: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 45: return (Subtarget->hasVFP4());
  case 46: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 47: return (Subtarget->hasVFP3());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 49: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int64_t Value = -(int)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 14: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 15: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 16: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 17: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 18: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 55: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 56: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 57: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 58: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 59: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 60: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 61: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 62: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 63: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 64: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 65: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 66: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 67: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 68: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 69: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 70: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 71: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 72: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 73: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 74: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 75: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 76: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 77: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 78: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 79: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 80: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 81: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 82: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 83: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 87: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 88: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 89: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 90: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 91: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 92: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 93: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 94: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 95: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 96: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 98: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 99: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 100: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 101: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 103: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 104: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 105: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 106: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 108: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 109: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 110: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 111: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 112: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 113: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 114: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 115: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 116: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 117: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 3: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 5: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 6: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 7: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 8: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 9: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 10: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.2906
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.2905
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

