var g_data = {"143":{"st":"inst","pa":0,"n":"/hdl_top/dut_verilog","l":"Verilog","sn":287,"du":{"n":"work.LC3","s":104,"b":1},"bc":[{"n":"hdl_top","s":112,"b":1},{"n":"dut_verilog","s":143,"z":1}],"loc":{"cp":56.73,"data":{"t":[1040,590,1]}}},"112":{"st":"inst","pa":0,"n":"/hdl_top","l":"Verilog","sn":287,"du":{"n":"work.hdl_top","s":59,"b":0},"bc":[{"n":"hdl_top","s":112,"z":1}],"children":[{"n":"dut_verilog","id":143,"zf":1,"tc":56.73,"t":56.73}],"rec":{"cp":56.73,"data":{"t":[1040,590]}}},"153":{"st":"inst","pa":0,"n":"/data_mem_pkg","l":"SystemVerilog","sn":50,"du":{"n":"work.data_mem_pkg","s":20,"b":1},"bc":[{"n":"data_mem_pkg","s":153,"z":1}],"loc":{"cp":100.00,"data":{"gb":[6,6,1],"cvpc":[4,1],"g":[1,100.00,1]}}},"165":{"st":"inst","pa":0,"n":"/inst_mem_pkg","l":"SystemVerilog","sn":64,"du":{"n":"work.inst_mem_pkg","s":22,"b":1},"bc":[{"n":"inst_mem_pkg","s":165,"z":1}],"loc":{"cp":98.57,"data":{"gb":[303,301,1],"cvpc":[19,1],"g":[4,98.57,1]}}},"196":{"st":"inst","pa":0,"n":"/lc3_prediction_pkg","l":"SystemVerilog","sn":105,"du":{"n":"work.lc3_prediction_pkg","s":27,"b":1},"bc":[{"n":"lc3_prediction_pkg","s":196,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"104":{"st":"du","pa":0,"n":"work.LC3","l":"Verilog","sn":302,"one_inst":143,"loc":{"cp":56.73,"data":{"t":[1040,590,1]}}},"20":{"st":"du","pa":0,"n":"work.data_mem_pkg","l":"SystemVerilog","sn":50,"one_inst":153,"loc":{"cp":100.00,"data":{"gb":[6,6,1],"cvpc":[4,1],"g":[1,100.00,1]}}},"22":{"st":"du","pa":0,"n":"work.inst_mem_pkg","l":"SystemVerilog","sn":64,"one_inst":165,"loc":{"cp":98.57,"data":{"gb":[303,301,1],"cvpc":[19,1],"g":[4,98.57,1]}}},"27":{"st":"du","pa":0,"n":"work.lc3_prediction_pkg","l":"SystemVerilog","sn":105,"one_inst":196,"loc":{"cp":100.00,"data":{"a":[2,2,1]}}}};
processSummaryData(g_data);