/*
 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This file is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This file is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/dts-v1/;
#include "rk3399pro-firefly-port.dtsi"
#include "rk3399pro-firefly-pcie.dtsi"
#include <dt-bindings/display/media-bus-format.h>

/ {
	model = "RK3399pro-firefly-aioc board";
	compatible = "rockchip,rk3399pro-firefly-aioc", "rockchip,rk3399pro";

	usbacm_video_control: usbacm-video-control {
		compatible = "rockchip,usbacm-video-control";
		status = "disabled";
	};

	/delete-node/ vcc5v0-typec;
	mcp251x_clk: mcp251x-clk {
        	compatible = "fixed-clock";
        	#clock-cells = <0>;
        	clock-frequency = <8000000>;        //MCP2515_CAN模块的晶振为8MHz
        };

	vcc_hub: vcc-hub-regulator {
			compatible = "regulator-fixed";
			enable-active-high;
			regulator-always-on;
			regulator-boot-on;
			gpio = <&gpio2 RK_PA4 GPIO_ACTIVE_HIGH>;
			pinctrl-names = "default";
			pinctrl-0 = <&hub_drv>;
			regulator-name = "vcc_hub";
	};

	vcc_lcd: vcc-lcd {
		compatible = "regulator-fixed";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
		gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;	//GPIO4_D1
		pinctrl-names = "default";
		regulator-name = "vcc_lcd";
		pinctrl-0 = <&lcd_panel_lcd_en>;
	};
};


&i2c1 {
	status = "okay";
	i2c-scl-rising-time-ns = <300>;
	i2c-scl-falling-time-ns = <15>;

	/delete-node/ ov13850@36;
	/delete-node/ ov13850@46;

	//cam0
	XC6130: XC6130@46{
		status = "okay";
		compatible = "firefly,xc7022";
		reg = <0x23>;
		reset-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&xc6130_reset_pin>;

		port {
			ucam_out0: endpoint {
				remote-endpoint = <&mipi_in_ucam0>;
				data-lanes = <1 2>;
			};
		};
	};

	//cam1
	XC7022: XC7022@36{
		status = "okay";
		compatible = "firefly,xc7022";
		reg = <0x1b>;
		reset-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&xc7022_reset_pin>;

		port {
			ucam_out1: endpoint {
				remote-endpoint = <&mipi_in_ucam1>;
				data-lanes = <1 2>;
			};
		};
	};


};


&cif_isp1 {
    status = "okay";
};

&dp_sound {
	status = "okay";
};

&hdmi_sound {
	status = "okay";
};

&spdif {
       status = "okay";
};

&hdmi_in_vopl {
	status = "disabled";
};

&hdmi_in_vopb {
	status = "okay";
};

&dp_in_vopb {
	status = "disabled";
};

&dp_in_vopl {
	status = "okay";
};

&route_hdmi {
        status = "okay";
        logo,mode = "center";
};

&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
};

// DP
&i2c8 {
	status = "okay";
};

&fusb0 {
	status = "okay";
};

&vcc5v0_host {
       gpio = <&gpio2 RK_PA2 GPIO_ACTIVE_HIGH>;
};

&cdn_dp {
        status = "okay";
        extcon = <&fusb0>;
        phys = <&tcphy0_dp>;
};

// mipi csi
/*
&ov13850 {
	status = "disabled";
};

&ov13850_1 {
	status = "disabled";
};
*/

&vcc_mipi {
	status = "disabled";
};

&dvdd_1v2 {
	status = "disabled";
};

&rkisp1_0 {
	status = "okay";
};

&mipi_dphy_rx0 {
	status = "okay";
};

&isp0_mmu {
	status = "okay";
};

&rkisp1_1 {
	status = "okay";
};

&mipi_dphy_tx1rx1 {
	status = "okay";
};

&isp1_mmu {
	status = "okay";
};

&i2c4 {
	status = "okay";
	i2c-scl-rising-time-ns = <345>;
	i2c-scl-falling-time-ns = <11>;

};


// LED
&power_led {
	gpios = <&gpio0 RK_PB1 GPIO_ACTIVE_HIGH>;
};

&led_power {
        rockchip,pins = <0 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
};


&pcie0 {
	/delete-property/ gpio;
};

&vcc3v3_3g {
	gpio = <&gpio3 RK_PD6 GPIO_ACTIVE_HIGH>;
};

&pcie_3g_drv {
	rockchip,pins =<3 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>;
};



/* spi to uart */
&uart4 {
    status = "disabled";
};

&spi1 {
        status = "okay";
	max-freq = <48000000>;
	dev-port = <0>;
	spi_wk2@00{
        	status = "okay";
        	compatible = "firefly,spi-wk2xxx";
        	reg = <0x00>;
        	spi-max-frequency = <10000000>;
        	reset-gpio = <&gpio2 RK_PA0 GPIO_ACTIVE_HIGH>;
        	irq-gpio = <&gpio3 RK_PB2 IRQ_TYPE_EDGE_FALLING>;
        	cs-gpio = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
	};
};

&spi2 {
        status = "okay";
	spi_wk2xxx@00{
		status = "disabled";
	};
	mcp2515: can@00 {
		status = "okay";
		compatible = "microchip,mcp2515";
		reg = <0x00>;
		clocks = <&mcp251x_clk>;
		interrupt-parent = <&gpio0>;
		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
		spi-max-frequency = <24000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&can0_pins>;
		poll_mode = <0>;
		enable_dma = <1>;
	};
};

&rk809_codec {
	hp-det = <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>;
	spk-ctl = <&gpio2 RK_PA5 GPIO_ACTIVE_HIGH>;
	hp-ctl-gpios = <&gpio3 RK_PD7 GPIO_ACTIVE_HIGH>;
	io-channels = <0>;
};

&spk_ctl_gpio {
	rockchip,pins = <2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up_20ma>;
};


&vdd1v5_dvp {
	regulator-min-microvolt = <3300000>;
	regulator-max-microvolt = <3300000>;
};

&i2c4 {
	status = "okay";

    wdt_pc9202: wdt-pc9202@3c {
        status = "okay";
        compatible = "firefly,pc9202";
        reg = <0x3c>;
    };
};

&pinctrl {
	hub {
			hub_drv: hub-drv {
		rockchip,pins =
			<2 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>;
			};
	};

	can0 {
			can0_pins: can0-pins {
		rockchip,pins =
			<0 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
			};
	};
	usb2 {
			host_vbus_drv: host-vbus-drv {
					rockchip,pins =
							<2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
			};
	};

	camera-pins{
		xc7022_reset_pin: xc7022-reset-pin{
			rockchip,pins = <2 1 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		xc6130_reset_pin: xc6130-reset-pin{
			rockchip,pins = <2 6 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};



&backlight {
        status = "okay";
        pwms = <&pwm0 0 25000 1>;
        enable-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;		//GPIO4_D5
        default-brightness-level = <200>;
        polarity = <1>;
        brightness-levels = </*
                          0   1   2   3   4   5   6   7
                          8   9  10  11  12  13  14  15
                         16  17  18  19  20  21  22  23
                         24  25  26  27  28  29  30  31
                         32  33  34  35*/36  37  38  39
                         40  41  42  43  44  45  46  47
                         48  49  50  51  52  53  54  55
                         56  57  58  59  60  61  62  63
                         64  65  66  67  68  69  70  71
                         72  73  74  75  76  77  78  79
                         80  81  82  83  84  85  86  87
                         88  89  90  91  92  93  94  95
                         96  97  98  99 100 101 102 103
                        104 105 106 107 108 109 110 111
                        112 113 114 115 116 117 118 119
                        120 121 122 123 124 125 126 127
                        128 129 130 131 132 133 134 135
                        136 137 138 139 140 141 142 143
                        144 145 146 147 148 149 150 151
                        152 153 154 155 156 157 158 159
                        160 161 162 163 164 165 166 167
                        168 169 170 171 172 173 174 175
                        176 177 178 179 180 181 182 183
                        184 185 186 187 188 189 190 191
                        192 193 194 195 196 197 198 199
                        200 201 202 203 204 205 206 207
                        208 209 210 211 212 213 214 215
                        216 217 218 219 220 221 222 223
                        224 225 226 227 228 229 230 231
                        232 233 234 235 236 237 238 239
                        240 241 242 243 244 245 246 247
                        248 249 250 251 252 253 254 255>;
};


&dsi {
	status = "okay";
	dsi_panel: panel {
		compatible ="simple-panel-dsi";
		reg = <0>;
		backlight = <&backlight>;
		enable-gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;		//GPIO0_B0
		reset-gpios = <&gpio4 30 GPIO_ACTIVE_LOW>;		//GPIO4_D6
		pinctrl-0 = <&lcd_panel_pwr_en &lcd_panel_reset >;
		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		bus-format = <MEDIA_BUS_FMT_RGB666_1X18>;
		dsi,lvds-force-clk = <800>; // 800/2/3 ~= 65Mhz
		dsi,lanes = <4>;
		dsi,channel = <0>;
		enable-delay-ms = <35>;
		prepare-delay-ms = <6>;
		unprepare-delay-ms = <0>;
		disable-delay-ms = <20>;
		size,width = <120>;
		size,height = <170>;
		status = "okay";

		panel-init-sequence = [
			29 02 06 3C 01 09 00 07 00
			29 02 06 14 01 06 00 00 00
			29 02 06 64 01 0B 00 00 00
			29 02 06 68 01 0B 00 00 00
			29 02 06 6C 01 0B 00 00 00
			29 02 06 70 01 0B 00 00 00
			29 02 06 34 01 1F 00 00 00
			29 02 06 10 02 1F 00 00 00
			29 02 06 04 01 01 00 00 00
			29 02 06 04 02 01 00 00 00
			29 02 06 50 04 20 01 F0 03
			29 02 06 54 04 19 00 5A 00
			29 02 06 58 04 20 03 24 00
			29 02 06 5C 04 0A 00 19 00
			29 02 06 60 04 00 05 0A 00
			29 02 06 64 04 01 00 00 00
			29 02 06 A0 04 06 80 44 00

			29 02 06 A0 04 06 80 04 00
			29 02 06 04 05 04 00 00 00
			29 02 06 80 04 00 01 02 03
			29 02 06 84 04 04 07 05 08
			29 02 06 88 04 09 0A 0E 0F
			29 02 06 8C 04 0B 0C 0D 10
			29 02 06 90 04 16 17 11 12
			29 02 06 94 04 13 14 15 1B
			29 02 06 98 04 18 19 1A 06
			/*
			29 02 06 80 04 1A 1A 1A 1A
			29 02 06 84 04 1A 19 1A 1A
			29 02 06 88 04 18 18 19 19
			29 02 06 8C 04 18 18 18 18
			29 02 06 90 04 19 19 18 12
			29 02 06 94 04 13 14 15 19
			29 02 06 98 04 18 19 1A 19
			*/
			29 02 06 9C 04 31 04 00 00
		];

		panel-exit-sequence = [
			05 05 01 28
			05 78 01 10
		];

		disp_timings: display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency = <166000000>;
				hactive = <800>;
				vactive = <1280>;
				hsync-len = <10>;
				hback-porch = <100>;
				hfront-porch = <1580>;
				vsync-len = <10>;
				vback-porch = <25>;
				vfront-porch = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};
	};
};



&pinctrl {
    lcd-panel {
        lcd_panel_reset: lcd-panel-reset {
            rockchip,pins = <4 30 RK_FUNC_GPIO &pcfg_pull_down>;		//GPIO4_D6
        };

        lcd_panel_pwr_en: lcd-panel-pwr-en {
            rockchip,pins = <0 8 RK_FUNC_GPIO &pcfg_pull_down>;			//GPIO0_B0
        };

        lcd_panel_lcd_en:lcd_panel_lcd_en {
            rockchip,pins = <4 25 RK_FUNC_GPIO &pcfg_pull_down>; 	//GPIO4_D1
        };
    };
};

