set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/int_target_ch_reg[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/int_target_ch_reg[1]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/int_target_ch_reg[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/int_target_ch_reg[1]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[5]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/p_0_in]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[0]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[1]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[2]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[3]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[4]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[5]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[6]}]

set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[7]}]

set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/p_0_in]
set_property MARK_DEBUG true [get_nets design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/p_0_in]




create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[0]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[1]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[2]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[3]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[4]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[5]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[6]} {design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/DIADI[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 8 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 8 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 8 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 8 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 8 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 8 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 8 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 8 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 8 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 8 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 8 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 8 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 8 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 8 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 8 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 8 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 8 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 8 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[0]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[1]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[2]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[3]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[4]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[5]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[6]} {design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/DIADI[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 8 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 8 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 8 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 8 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 8 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 8 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 8 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 8 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 8 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[0]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[1]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[2]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[3]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[4]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[5]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[6]} {design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/DIADI[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 8 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 8 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 8 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 8 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 8 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 8 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 8 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 8 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 8 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 8 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 8 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 8 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[0]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[1]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[2]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[3]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[4]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[5]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[6]} {design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/val_V[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 8 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[0]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[1]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[2]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[3]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[4]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[5]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[6]} {design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/DIADI[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_8_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_59_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_5_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_13_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_47_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_53_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_21_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_43_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_36_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_0_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_27_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_35_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_25_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_50_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_14_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_46_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_54_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_22_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_42_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_48_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_40_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_60_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_33_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_49_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_4_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_41_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_12_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_28_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_61_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_34_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_63_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_39_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_3_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_24_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_29_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_2_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_6_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_62_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_30_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_32_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_19_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_7_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_26_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_51_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_57_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_31_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_11_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_15_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_16_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_55_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_20_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_23_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_45_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_38_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_10_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_18_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_52_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_56_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_58_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_9_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_17_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_1_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_44_0_U/p_0_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list design_1_i/nn_top_0/inst/weights_C1_V_37_0_U/p_0_in]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
