/*
* pioneer3-ssc01xa.dts- Sigmastar
*
* Copyright (c) [2019~2020] SigmaStar Technology.
*
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License version 2 for more details.
*
*/

/dts-v1/;
#include "pioneer3.dtsi"

#include "pioneer3-ssc021a-s01a-qfn68-bench-padmux.dtsi"

/ {
    model = "PIONEER3 SSC020A-S01A-S";
    compatible = "sstar,pioneer3";

    /* memory setting will be replaced with LX_MEM*/
    memory {
        reg = <0x20000000 0x03E00000>;
    };
	/* this cmdline will be replaced with uboot bootargs*/
    chosen {
        bootargs = "console=ttyS0,115200n8r androidboot.console=ttyS0 root=/dev/mtdblock2 init=/linuxrc cma=16m earlyprintk";
    };

    /*!!IMPORTANT!! The reserved memory must be 1MB aligned*/
    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        /*cma0 {
            compatible = "shared-dma-pool";
            size = <0x400000>;
            reusable;
            alignment = <0x1000>;
            linux,cma-default;
        };*/
    };
    soc {
            sdmmc {
                compatible = "sstar,sdmmc";
                slot-fakecdzs = <0>,<0>,<0>;
                //QFN68-CFG
                slot-pad-orders = <1>,<0>,<0>;
                slot-cdzs-gpios = <PAD_TTL0>,<0>,<0>;
                slot-pwr-gpios = <PAD_TTL7>,<0>,<0>;
                slot-sdio-use = <0>,<0>,<0>;
                slot-removable = <1>,<1>,<1>;
            };

            sensorif: sensorif {
                compatible = "sigma,sensorif";
                sensorif_grp0_i2c = <1>;
                sensorif_grp1_i2c = <1>;
            };

            csi {
                /* mipi0 2lane setting */
                /* Config max lane number */
                csi_sr0_lane_num = <1>;  // 1: for GC1054 1 lane;   2: for imx307 2 lane
                /* Config lane selection */
                csi_sr0_lane_select = <1 0 2 3 4>;   //<clk d0 d1 d2 d3>; <1 0 2 3 4> for GC1054, <0 1 2 3 4> for imx307
                //csi_sr1_lane_select = <1 0 2 3 4>;
                /* Config lane P/N swap */
                csi_sr0_lane_pn_swap = <1 1 1 1 1>;
                //csi_sr1_lane_pn_swap = <1 1 1 1 1>;
            };

            vif: vif {
                compatible = "sstar,vif";

                // Config sensor 0 pad mux
                vif_sr0_par_mode = <3>;
                vif_sr0_parallel_rst_mode = <1>;
                vif_sr0_parallel_pdn_mode = <1>;
                vif_sr0_mclk_mode = <1>;
                vif_sr0_mipi_mode = <1>;
                vif_sr0_mipi_ctrl_mode = <2>;
                vif_sr0_bt656_mode = <4>;

                // Config sensor 1 pad mux
/*
                vif_sr1_par_mode = <0>;
                vif_sr1_mipi_mode = <1>;
                vif_sr1_mipi_ctrl_mode = <1>;
                vif_sr1_bt656_mode = <2>;
*/
                status = "ok";
            };

            emac0: emac0 {
                compatible = "sstar-emac";
                reg = <0x1F2A2000 0x800>, <0x1F343C00 0x600>, <0x1F006200 0x600>; //for internal phy
                pad = <0x1F2079B8 0x000F 0x0000>;  //for internal phy
                status = "ok";
                phy-handle = <&phy0>;
                mdio-bus {
                    phy0: ethernet-phy@0 {
                        phy-mode = "mii";
                    };
                };
            };

            //for emac0 rmii
/*
            emac0: emac0 {
                compatible = "sstar-emac";
                reg = <0x1F2A2000 0x800>, <0x1F343C00 0x600>, <0x00000000 0x600>; //for external phy
                pad = <0x1F2079B8 0x000F 0x000B>;  //for external phy
                status = "ok";
                phy-mode = "rmii";
                fixed-link = <0 1 100 0 0>;
            };
*/
            i2c0@0{
                compatible = "sstar,i2c";
                reg = <0x1F223000 0x200>,<0x1F207800 0x200>,<0x1F207000 0x200>;
                    #address-cells = <1>;
                    #size-cells = <0>;
                clocks = <&CLK_miic0>;
                i2c-group = <0>;
                i2c-speed = <5>; //0:25KHz, 1:50, 2:100, 3:200, 4:300, 5:400, 6:600, 7:800, 8:1000, 9:1500
                status = "ok";
                i2c-en-dma = <0>;
//                goodix_gt911@5D{
//                    compatible = "goodix,gt911";
//                    reg = <0x5D>;
//                    goodix_rst = <PAD_SAR_GPIO0>;
//                    goodix_int =  <PAD_SR_IO11>; // <>; //
//                    interrupts-extended = <&ms_gpi_intc INT_GPI_FIQ_PAD_SR_IO11>; //INT_GPI_FIQ_PAD_GPIO0>;
//                    interrupt-names = "goodix_int";
//                };
            };
	        i2c1@1{
	            compatible = "sstar,i2c";
	            reg = <0x1F223200 0x200>,<0x1F207800 0x200>,<0x1F207000 0x200>;
	                #address-cells = <1>;
	                #size-cells = <0>;
	            clocks = <&CLK_miic1>;
	            i2c-group = <1>;
	            i2c-speed = <4>; //0:25KHz, 1:50, 2:100, 3:200, 4:300, 5:400, 6:600, 7:800, 8:1000, 9:1500
				i2c-en-dma = <0>;
	            status = "ok";

                goodix_gt911@5D{
                    compatible = "goodix,gt911";
                    reg = <0x5D>;
                    goodix_rst = <PAD_SR_IO11>;
                    goodix_int = <PAD_SAR_GPIO0>;
                    interrupts-extended = <&ms_main_intc GIC_SPI INT_FIQ_SAR_GPIO_0 IRQ_TYPE_LEVEL_HIGH>;
                    interrupt-names = "goodix_int";
                };
            };
        };

};
