
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1129.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'GOST_Encrypt_SR' [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR.v:12]
INFO: [Synth 8-6157] synthesizing module 'GOST_Encrypt_SR_GOST_Crypt_Step' [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step.v:10]
INFO: [Synth 8-6157] synthesizing module 'GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table' [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:6]
INFO: [Synth 8-3876] $readmem data file './GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.dat' is read successfully [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:46]
INFO: [Synth 8-3876] $readmem data file './GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.dat' is read successfully [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:47]
INFO: [Synth 8-3876] $readmem data file './GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.dat' is read successfully [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:48]
INFO: [Synth 8-3876] $readmem data file './GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.dat' is read successfully [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:49]
INFO: [Synth 8-6155] done synthesizing module 'GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table' (1#1) [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table.v:6]
INFO: [Synth 8-6155] done synthesizing module 'GOST_Encrypt_SR_GOST_Crypt_Step' (2#1) [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_GOST_Crypt_Step.v:10]
INFO: [Synth 8-6157] synthesizing module 'GOST_Encrypt_SR_control_s_axi' [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'GOST_Encrypt_SR_control_s_axi' (3#1) [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR_control_s_axi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'GOST_Encrypt_SR' (4#1) [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b006/hdl/verilog/GOST_Encrypt_SR.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (5#1) [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1129.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/GOST_Encrypt_SR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/GOST_Encrypt_SR_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1134.586 ; gain = 4.301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'GOST_Encrypt_SR_GOST_Crypt_Step'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'GOST_Encrypt_SR_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'GOST_Encrypt_SR_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'GOST_Encrypt_SR_GOST_Crypt_Step'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'GOST_Encrypt_SR_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'GOST_Encrypt_SR_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     24 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input  116 Bit        Muxes := 2     
	 117 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------+------------+---------------+----------------+
|Module Name                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------+------------+---------------+----------------+
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR_GOST_Crypt_Step_GOST_Table | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
|GOST_Encrypt_SR                            | p_0_out    | 128x4         | LUT            | 
+-------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.586 ; gain = 5.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.082 ; gain = 48.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.090 ; gain = 48.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    39|
|2     |LUT1   |     9|
|3     |LUT2   |    61|
|4     |LUT3   |   132|
|5     |LUT4   |   232|
|6     |LUT5   |   102|
|7     |LUT6   |    93|
|8     |FDRE   |   613|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1181.949 ; gain = 47.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.949 ; gain = 52.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1193.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a30de441
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1202.625 ; gain = 73.059
INFO: [Common 17-1381] The checkpoint 'C:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = f2962f9cfef1deee
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gorshkov_aa/AppData/Roaming/Xilinx/Vitis/gost_magma/magma/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 14:38:36 2021...
