--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mux_sdhall.twx mux_sdhall.ncd -o mux_sdhall.twr
mux_sdhall.pcf

Design file:              mux_sdhall.ncd
Physical constraint file: mux_sdhall.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock reset_mux
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SDHALL<0>   |    3.767(R)|    0.523(R)|reset_mux_IBUF    |   0.000|
SDHALL<1>   |    3.583(R)|    0.564(R)|reset_mux_IBUF    |   0.000|
SDHALL<2>   |    3.574(R)|    0.838(R)|reset_mux_IBUF    |   0.000|
SDHALL<3>   |    2.894(R)|    0.721(R)|reset_mux_IBUF    |   0.000|
SDHALL<4>   |    3.334(R)|    0.002(R)|reset_mux_IBUF    |   0.000|
pwm         |    3.009(R)|   -0.452(R)|reset_mux_IBUF    |   0.000|
------------+------------+------------+------------------+--------+

Clock reset_mux to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Qh1         |    7.272(R)|reset_mux_IBUF    |   0.000|
Qh2         |    7.273(R)|reset_mux_IBUF    |   0.000|
Qh3         |    7.273(R)|reset_mux_IBUF    |   0.000|
Ql1         |    7.272(R)|reset_mux_IBUF    |   0.000|
Ql2         |    7.272(R)|reset_mux_IBUF    |   0.000|
Ql3         |    7.272(R)|reset_mux_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock reset_mux
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reset_mux      |    4.123|    4.123|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 20 13:14:31 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



