TimeQuest Timing Analyzer report for vgadisplay_demo
Sun Sep 01 21:47:56 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vgadisplay_demo                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processors 3-6         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 101.11 MHz ; 101.11 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.110 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.931  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 12.196 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.110 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 9.800      ;
; 15.189 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 9.721      ;
; 15.543 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 9.397      ;
; 15.556 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 9.354      ;
; 16.125 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 8.784      ;
; 16.654 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 8.254      ;
; 16.656 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 8.252      ;
; 16.733 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 8.175      ;
; 16.735 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 8.173      ;
; 17.087 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.851      ;
; 17.089 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.849      ;
; 17.100 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 7.808      ;
; 17.102 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 7.806      ;
; 17.346 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 7.594      ;
; 17.347 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 7.593      ;
; 17.669 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 7.238      ;
; 17.671 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 7.236      ;
; 17.884 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.035      ;
; 17.885 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 7.034      ;
; 17.986 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.933      ;
; 17.987 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.932      ;
; 18.082 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 6.858      ;
; 18.084 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 6.856      ;
; 18.084 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 6.856      ;
; 18.169 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.741      ;
; 18.252 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.658      ;
; 18.309 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.610      ;
; 18.310 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.609      ;
; 18.362 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.546      ;
; 18.364 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.544      ;
; 18.379 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 6.530      ;
; 18.441 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.467      ;
; 18.443 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.465      ;
; 18.620 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.299      ;
; 18.622 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.297      ;
; 18.622 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.297      ;
; 18.722 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.197      ;
; 18.724 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.195      ;
; 18.724 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.195      ;
; 18.795 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 6.143      ;
; 18.797 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 6.141      ;
; 18.808 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.100      ;
; 18.810 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.098      ;
; 18.892 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 6.016      ;
; 18.937 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.971      ;
; 18.940 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.969      ;
; 18.975 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.933      ;
; 19.005 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.914      ;
; 19.006 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.913      ;
; 19.020 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.888      ;
; 19.045 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.874      ;
; 19.047 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.872      ;
; 19.047 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.872      ;
; 19.102 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.805      ;
; 19.142 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.766      ;
; 19.144 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.764      ;
; 19.147 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.760      ;
; 19.181 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.726      ;
; 19.183 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.724      ;
; 19.225 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.683      ;
; 19.227 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.681      ;
; 19.285 ; rTimes[2]                                   ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.637      ;
; 19.330 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.577      ;
; 19.332 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.575      ;
; 19.347 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.572      ;
; 19.348 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.571      ;
; 19.379 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.540      ;
; 19.380 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.539      ;
; 19.415 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.477      ;
; 19.537 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.370      ;
; 19.539 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.368      ;
; 19.573 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.334      ;
; 19.575 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.332      ;
; 19.663 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.244      ;
; 19.693 ; C1[11]                                      ; C1[15]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[12]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[8]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[9]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[10]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[11]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[13]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.693 ; C1[11]                                      ; C1[14]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.230      ;
; 19.703 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.206      ;
; 19.708 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.199      ;
; 19.741 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.178      ;
; 19.743 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.176      ;
; 19.743 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.176      ;
; 19.752 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|sync_module:U1|Count_V[10]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.170      ;
; 19.763 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 5.177      ;
; 19.764 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 5.176      ;
; 19.784 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.108      ;
; 19.806 ; CMS[2]                                      ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.116      ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.454 ; vga_interface:U3|ram_module:U3|RAM~0                                                          ; vga_interface:U3|ram_module:U3|RAM~0                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[0]                                                    ; vga_interface:U3|sync_module:U1|Count_V[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[1]                                                    ; vga_interface:U3|sync_module:U1|Count_V[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[2]                                                    ; vga_interface:U3|sync_module:U1|Count_V[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[4]                                                    ; vga_interface:U3|sync_module:U1|Count_V[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[5]                                                    ; vga_interface:U3|sync_module:U1|Count_V[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[6]                                                    ; vga_interface:U3|sync_module:U1|Count_V[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[7]                                                    ; vga_interface:U3|sync_module:U1|Count_V[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[8]                                                    ; vga_interface:U3|sync_module:U1|Count_V[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:U3|sync_module:U1|Count_V[9]                                                    ; vga_interface:U3|sync_module:U1|Count_V[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; X[0]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; vga_interface:U3|sync_module:U1|Count_V[3]                                                    ; vga_interface:U3|sync_module:U1|Count_V[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_interface:U3|sync_module:U1|Count_V[10]                                                   ; vga_interface:U3|sync_module:U1|Count_V[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Y[4]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i[2]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i[3]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i[0]                                                                                          ; i[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; isCount                                                                                       ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rTimes[2]                                                                                     ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i[1]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.460 ; rAddr[5]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.189      ;
; 0.467 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; rAddr[1]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.197      ;
; 0.473 ; rAddr[2]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.202      ;
; 0.502 ; rAddr[3]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.218      ;
; 0.509 ; rAddr[2]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.225      ;
; 0.684 ; i[3]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.975      ;
; 0.723 ; vga_interface:U3|vga_control_module:U2|m[2]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.390      ;
; 0.730 ; rAddr[4]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.459      ;
; 0.745 ; CMS[7]                                                                                        ; CMS[7]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; CMS[5]                                                                                        ; CMS[5]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; CMS[9]                                                                                        ; CMS[9]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; i[3]                                                                                          ; Y[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; CMS[1]                                                                                        ; CMS[1]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; CMS[8]                                                                                        ; CMS[8]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; CMS[6]                                                                                        ; CMS[6]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; CMS[3]                                                                                        ; CMS[3]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; rAddr[6]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.478      ;
; 0.749 ; CMS[4]                                                                                        ; CMS[4]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.762 ; vga_interface:U3|sync_module:U1|Count_H[7]                                                    ; vga_interface:U3|sync_module:U1|Count_H[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; X[1]                                                                                          ; X[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; X[3]                                                                                          ; X[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; C1[3]                                                                                         ; C1[3]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.765 ; vga_interface:U3|sync_module:U1|Count_H[8]                                                    ; vga_interface:U3|sync_module:U1|Count_H[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; CMS[0]                                                                                        ; CMS[0]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; C1[1]                                                                                         ; C1[1]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; C1[5]                                                                                         ; C1[5]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; C1[11]                                                                                        ; C1[11]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; C1[13]                                                                                        ; C1[13]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; i[0]                                                                                          ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; X[2]                                                                                          ; X[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; C1[15]                                                                                        ; C1[15]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; CMS[2]                                                                                        ; CMS[2]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; C1[2]                                                                                         ; C1[2]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; C1[6]                                                                                         ; C1[6]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; C1[7]                                                                                         ; C1[7]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; C1[9]                                                                                         ; C1[9]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; vga_interface:U3|sync_module:U1|Count_H[9]                                                    ; vga_interface:U3|sync_module:U1|Count_H[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; C1[4]                                                                                         ; C1[4]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; C1[14]                                                                                        ; C1[14]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.058      ;
; 0.769 ; rAddr[1]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.485      ;
; 0.769 ; C1[12]                                                                                        ; C1[12]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; C1[8]                                                                                         ; C1[8]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; C1[10]                                                                                        ; C1[10]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.770 ; vga_interface:U3|sync_module:U1|Count_H[1]                                                    ; vga_interface:U3|sync_module:U1|Count_H[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; i[0]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; vga_interface:U3|sync_module:U1|Count_H[3]                                                    ; vga_interface:U3|sync_module:U1|Count_H[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; vga_interface:U3|sync_module:U1|Count_H[6]                                                    ; vga_interface:U3|sync_module:U1|Count_H[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; X[0]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.780 ; vga_interface:U3|sync_module:U1|Count_H[2]                                                    ; vga_interface:U3|sync_module:U1|Count_H[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.781 ; i[0]                                                                                          ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.072      ;
; 0.783 ; i[2]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.786 ; i[0]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.077      ;
; 0.789 ; C1[0]                                                                                         ; C1[0]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.079      ;
; 0.817 ; rAddr[0]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.533      ;
; 0.823 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[1]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.218      ;
; 0.827 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.118      ;
; 0.832 ; vga_interface:U3|vga_control_module:U2|m[0]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.499      ;
; 0.832 ; vga_interface:U3|vga_control_module:U2|m[1]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.499      ;
; 0.833 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[14] ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.228      ;
; 0.835 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[4]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.230      ;
; 0.835 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[7]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.230      ;
; 0.850 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[2]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.245      ;
; 0.855 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[0]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.250      ;
; 0.896 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[5]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.291      ;
; 0.905 ; vga_interface:U3|sync_module:U1|Count_H[10]                                                   ; vga_interface:U3|sync_module:U1|isReady                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.196      ;
; 0.909 ; i[2]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.200      ;
; 0.924 ; X[4]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.926 ; X[4]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.930 ; X[0]                                                                                          ; rAddr[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.222      ;
; 0.946 ; rAddr[3]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.675      ;
; 0.970 ; i[1]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.261      ;
; 0.980 ; X[1]                                                                                          ; rAddr[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.273      ;
; 1.028 ; Y[6]                                                                                          ; rAddr[6]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.322      ;
; 1.049 ; i[0]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.340      ;
; 1.064 ; i[3]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.355      ;
; 1.065 ; i[3]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.356      ;
; 1.071 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.083 ; rAddr[0]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.812      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 107.93 MHz ; 107.93 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 15.735 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.943  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.735 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 9.188      ;
; 15.751 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 9.172      ;
; 16.072 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 8.851      ;
; 16.126 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 8.824      ;
; 16.547 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 8.373      ;
; 17.216 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.702      ;
; 17.219 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.699      ;
; 17.232 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.686      ;
; 17.235 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.683      ;
; 17.553 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.365      ;
; 17.556 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.362      ;
; 17.607 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 7.338      ;
; 17.610 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 7.335      ;
; 17.862 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 7.088      ;
; 17.863 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 7.087      ;
; 18.028 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 6.887      ;
; 18.031 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 6.884      ;
; 18.405 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.524      ;
; 18.406 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.523      ;
; 18.547 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.382      ;
; 18.548 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 6.402      ;
; 18.548 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.381      ;
; 18.550 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 6.400      ;
; 18.553 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 6.397      ;
; 18.611 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.312      ;
; 18.681 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.242      ;
; 18.715 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 6.205      ;
; 18.828 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.101      ;
; 18.829 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.100      ;
; 18.873 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.045      ;
; 18.875 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.043      ;
; 18.889 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.029      ;
; 18.891 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 6.027      ;
; 19.091 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.838      ;
; 19.093 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.836      ;
; 19.096 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.833      ;
; 19.198 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.722      ;
; 19.210 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.708      ;
; 19.212 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.706      ;
; 19.233 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.696      ;
; 19.235 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.694      ;
; 19.238 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.691      ;
; 19.264 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 5.681      ;
; 19.266 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 5.679      ;
; 19.441 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.488      ;
; 19.442 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.487      ;
; 19.448 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.470      ;
; 19.491 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.427      ;
; 19.514 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.415      ;
; 19.516 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.413      ;
; 19.518 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.400      ;
; 19.519 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.410      ;
; 19.548 ; rTimes[2]                                   ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.383      ;
; 19.552 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.363      ;
; 19.561 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.357      ;
; 19.595 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.320      ;
; 19.620 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.295      ;
; 19.622 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.293      ;
; 19.642 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.276      ;
; 19.644 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.274      ;
; 19.712 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.206      ;
; 19.714 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.204      ;
; 19.746 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.169      ;
; 19.748 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 5.167      ;
; 19.774 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.155      ;
; 19.775 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.154      ;
; 19.804 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.125      ;
; 19.805 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.124      ;
; 19.822 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 5.083      ;
; 19.959 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.956      ;
; 19.961 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.954      ;
; 19.997 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.918      ;
; 19.999 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.916      ;
; 20.007 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.913      ;
; 20.035 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.880      ;
; 20.064 ; rTimes[2]                                   ; i[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.867      ;
; 20.064 ; C1[11]                                      ; C1[15]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[12]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[8]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[9]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[10]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[11]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[13]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.064 ; C1[11]                                      ; C1[14]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.868      ;
; 20.066 ; CMS[2]                                      ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.868      ;
; 20.078 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 4.837      ;
; 20.086 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.864      ;
; 20.087 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.863      ;
; 20.127 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.802      ;
; 20.129 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.800      ;
; 20.132 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.797      ;
; 20.139 ; rTimes[2]                                   ; i[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.792      ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.402 ; vga_interface:U3|ram_module:U3|RAM~0                                                          ; vga_interface:U3|ram_module:U3|RAM~0                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[0]                                                    ; vga_interface:U3|sync_module:U1|Count_V[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[1]                                                    ; vga_interface:U3|sync_module:U1|Count_V[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[2]                                                    ; vga_interface:U3|sync_module:U1|Count_V[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[4]                                                    ; vga_interface:U3|sync_module:U1|Count_V[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[5]                                                    ; vga_interface:U3|sync_module:U1|Count_V[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[6]                                                    ; vga_interface:U3|sync_module:U1|Count_V[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[7]                                                    ; vga_interface:U3|sync_module:U1|Count_V[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[8]                                                    ; vga_interface:U3|sync_module:U1|Count_V[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_interface:U3|sync_module:U1|Count_V[9]                                                    ; vga_interface:U3|sync_module:U1|Count_V[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Y[4]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[2]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[3]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[0]                                                                                          ; i[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; isCount                                                                                       ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rTimes[2]                                                                                     ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[1]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; X[0]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; vga_interface:U3|sync_module:U1|Count_V[3]                                                    ; vga_interface:U3|sync_module:U1|Count_V[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_interface:U3|sync_module:U1|Count_V[10]                                                   ; vga_interface:U3|sync_module:U1|Count_V[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.437 ; rAddr[5]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.087      ;
; 0.445 ; rAddr[1]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.094      ;
; 0.452 ; rAddr[2]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.101      ;
; 0.474 ; rAddr[3]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.113      ;
; 0.479 ; rAddr[2]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.118      ;
; 0.634 ; i[3]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.900      ;
; 0.665 ; vga_interface:U3|vga_control_module:U2|m[2]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.261      ;
; 0.665 ; i[3]                                                                                          ; Y[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.679 ; rAddr[4]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.329      ;
; 0.694 ; CMS[9]                                                                                        ; CMS[9]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; CMS[7]                                                                                        ; CMS[7]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; CMS[5]                                                                                        ; CMS[5]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.696 ; rAddr[6]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.346      ;
; 0.696 ; CMS[3]                                                                                        ; CMS[3]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; CMS[8]                                                                                        ; CMS[8]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; CMS[1]                                                                                        ; CMS[1]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; CMS[6]                                                                                        ; CMS[6]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; CMS[4]                                                                                        ; CMS[4]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; i[0]                                                                                          ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.702 ; i[0]                                                                                          ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.968      ;
; 0.706 ; i[0]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; vga_interface:U3|sync_module:U1|Count_H[7]                                                    ; vga_interface:U3|sync_module:U1|Count_H[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; i[0]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; C1[3]                                                                                         ; C1[3]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; C1[5]                                                                                         ; C1[5]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; C1[13]                                                                                        ; C1[13]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; rAddr[1]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.348      ;
; 0.709 ; X[1]                                                                                          ; X[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; X[3]                                                                                          ; X[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; C1[1]                                                                                         ; C1[1]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; C1[11]                                                                                        ; C1[11]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; C1[15]                                                                                        ; C1[15]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; C1[6]                                                                                         ; C1[6]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; C1[7]                                                                                         ; C1[7]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; C1[9]                                                                                         ; C1[9]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; vga_interface:U3|sync_module:U1|Count_H[8]                                                    ; vga_interface:U3|sync_module:U1|Count_H[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; X[2]                                                                                          ; X[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_interface:U3|sync_module:U1|Count_H[9]                                                    ; vga_interface:U3|sync_module:U1|Count_H[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; C1[2]                                                                                         ; C1[2]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; CMS[2]                                                                                        ; CMS[2]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; C1[12]                                                                                        ; C1[12]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; C1[4]                                                                                         ; C1[4]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; C1[10]                                                                                        ; C1[10]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; C1[14]                                                                                        ; C1[14]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; vga_interface:U3|sync_module:U1|Count_H[1]                                                    ; vga_interface:U3|sync_module:U1|Count_H[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; C1[8]                                                                                         ; C1[8]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; CMS[0]                                                                                        ; CMS[0]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; vga_interface:U3|sync_module:U1|Count_H[3]                                                    ; vga_interface:U3|sync_module:U1|Count_H[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; vga_interface:U3|sync_module:U1|Count_H[6]                                                    ; vga_interface:U3|sync_module:U1|Count_H[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.722 ; X[0]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.725 ; vga_interface:U3|sync_module:U1|Count_H[2]                                                    ; vga_interface:U3|sync_module:U1|Count_H[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.726 ; i[2]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.736 ; C1[0]                                                                                         ; C1[0]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.001      ;
; 0.747 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[1]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.100      ;
; 0.752 ; rAddr[0]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.391      ;
; 0.758 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[7]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.111      ;
; 0.759 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[4]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.112      ;
; 0.762 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[14] ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.115      ;
; 0.764 ; vga_interface:U3|vga_control_module:U2|m[1]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.360      ;
; 0.765 ; vga_interface:U3|vga_control_module:U2|m[0]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.361      ;
; 0.771 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[2]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.124      ;
; 0.774 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[0]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.127      ;
; 0.776 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.041      ;
; 0.811 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[5]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.164      ;
; 0.829 ; vga_interface:U3|sync_module:U1|Count_H[10]                                                   ; vga_interface:U3|sync_module:U1|isReady                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.094      ;
; 0.832 ; i[2]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.098      ;
; 0.863 ; rAddr[3]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.512      ;
; 0.863 ; X[4]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.865 ; X[4]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.870 ; X[0]                                                                                          ; rAddr[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.901 ; X[1]                                                                                          ; rAddr[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.168      ;
; 0.902 ; i[1]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.168      ;
; 0.911 ; Y[6]                                                                                          ; rAddr[6]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.178      ;
; 0.960 ; i[0]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.226      ;
; 0.976 ; i[3]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 0.977 ; i[3]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.987 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 0.994 ; rAddr[0]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.643      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 20.477 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.158 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.589  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 12.247 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 20.477 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 4.472      ;
; 20.513 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 4.436      ;
; 20.712 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 4.252      ;
; 20.712 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 4.237      ;
; 20.932 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.015      ;
; 21.152 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.794      ;
; 21.154 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.792      ;
; 21.188 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.758      ;
; 21.190 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.756      ;
; 21.387 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 3.574      ;
; 21.387 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.559      ;
; 21.389 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 3.572      ;
; 21.389 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 3.557      ;
; 21.607 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.337      ;
; 21.609 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 3.335      ;
; 21.792 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.172      ;
; 21.793 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.171      ;
; 21.966 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.980      ;
; 21.969 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.977      ;
; 21.973 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 2.976      ;
; 22.000 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.950      ;
; 22.001 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.949      ;
; 22.002 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.944      ;
; 22.005 ; vga_interface:U3|sync_module:U1|Count_V[0]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.941      ;
; 22.008 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.942      ;
; 22.009 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 2.940      ;
; 22.009 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.941      ;
; 22.072 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.875      ;
; 22.128 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.822      ;
; 22.129 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.821      ;
; 22.134 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.830      ;
; 22.135 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.829      ;
; 22.142 ; vga_interface:U3|sync_module:U1|Count_H[5]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.822      ;
; 22.201 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 2.760      ;
; 22.201 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.745      ;
; 22.204 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 2.757      ;
; 22.204 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.742      ;
; 22.299 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.647      ;
; 22.314 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.633      ;
; 22.316 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.630      ;
; 22.335 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.611      ;
; 22.342 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.608      ;
; 22.343 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.607      ;
; 22.350 ; vga_interface:U3|sync_module:U1|Count_H[3]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.600      ;
; 22.350 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.600      ;
; 22.351 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.599      ;
; 22.352 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.594      ;
; 22.358 ; vga_interface:U3|sync_module:U1|Count_H[4]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.592      ;
; 22.398 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.546      ;
; 22.415 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.529      ;
; 22.421 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.523      ;
; 22.424 ; vga_interface:U3|sync_module:U1|Count_V[4]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.520      ;
; 22.436 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.510      ;
; 22.439 ; vga_interface:U3|sync_module:U1|Count_V[5]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.507      ;
; 22.447 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.503      ;
; 22.448 ; vga_interface:U3|sync_module:U1|Count_H[7]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.502      ;
; 22.449 ; rTimes[2]                                   ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.502      ;
; 22.470 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.480      ;
; 22.471 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.479      ;
; 22.472 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.474      ;
; 22.475 ; vga_interface:U3|sync_module:U1|Count_V[7]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 2.471      ;
; 22.478 ; vga_interface:U3|sync_module:U1|Count_H[6]  ; vga_interface:U3|vga_control_module:U2|n[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.472      ;
; 22.508 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.429      ;
; 22.535 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.409      ;
; 22.538 ; vga_interface:U3|sync_module:U1|Count_V[6]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.406      ;
; 22.558 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.386      ;
; 22.561 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.383      ;
; 22.576 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|sync_module:U1|Count_V[10]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.376      ;
; 22.576 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.374      ;
; 22.577 ; vga_interface:U3|sync_module:U1|Count_H[8]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.373      ;
; 22.585 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.359      ;
; 22.588 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.356      ;
; 22.640 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.304      ;
; 22.641 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.309      ;
; 22.642 ; vga_interface:U3|sync_module:U1|Count_H[9]  ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.308      ;
; 22.657 ; vga_interface:U3|sync_module:U1|Count_V[8]  ; vga_interface:U3|vga_control_module:U2|m[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 2.287      ;
; 22.676 ; vga_interface:U3|sync_module:U1|Count_V[9]  ; vga_interface:U3|vga_control_module:U2|isSize ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.271      ;
; 22.681 ; rTimes[2]                                   ; i[2]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.270      ;
; 22.711 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|sync_module:U1|Count_V[3]    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.226      ;
; 22.712 ; vga_interface:U3|sync_module:U1|Count_V[1]  ; vga_interface:U3|sync_module:U1|Count_V[10]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.225      ;
; 22.717 ; rTimes[2]                                   ; i[1]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.234      ;
; 22.721 ; CMS[2]                                      ; i[3]                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 2.234      ;
; 22.724 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.240      ;
; 22.725 ; vga_interface:U3|sync_module:U1|Count_H[10] ; vga_interface:U3|vga_control_module:U2|n[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.239      ;
; 22.725 ; vga_interface:U3|sync_module:U1|Count_V[2]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.212      ;
; 22.756 ; vga_interface:U3|sync_module:U1|Count_V[3]  ; vga_interface:U3|sync_module:U1|isReady       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.196      ;
; 22.777 ; C1[11]                                      ; C1[15]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[12]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[8]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[9]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[10]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
; 22.777 ; C1[11]                                      ; C1[11]                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.175      ;
+--------+---------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.158 ; rAddr[5]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.160 ; rAddr[1]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; rAddr[2]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.168 ; rAddr[3]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.488      ;
; 0.172 ; rAddr[2]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.492      ;
; 0.187 ; vga_interface:U3|ram_module:U3|RAM~0                                                          ; vga_interface:U3|ram_module:U3|RAM~0                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:U3|sync_module:U1|Count_V[4]                                                    ; vga_interface:U3|sync_module:U1|Count_V[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:U3|sync_module:U1|Count_V[6]                                                    ; vga_interface:U3|sync_module:U1|Count_V[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:U3|sync_module:U1|Count_V[8]                                                    ; vga_interface:U3|sync_module:U1|Count_V[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:U3|sync_module:U1|Count_V[9]                                                    ; vga_interface:U3|sync_module:U1|Count_V[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Y[4]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i[2]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i[3]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i[0]                                                                                          ; i[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; isCount                                                                                       ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rTimes[2]                                                                                     ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i[1]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; X[0]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[0]                                                    ; vga_interface:U3|sync_module:U1|Count_V[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[1]                                                    ; vga_interface:U3|sync_module:U1|Count_V[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[2]                                                    ; vga_interface:U3|sync_module:U1|Count_V[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[3]                                                    ; vga_interface:U3|sync_module:U1|Count_V[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[5]                                                    ; vga_interface:U3|sync_module:U1|Count_V[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[7]                                                    ; vga_interface:U3|sync_module:U1|Count_V[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_interface:U3|sync_module:U1|Count_V[10]                                                   ; vga_interface:U3|sync_module:U1|Count_V[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[5]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.282 ; i[3]                                                                                          ; Y[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; i[3]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; vga_interface:U3|vga_control_module:U2|m[2]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.579      ;
; 0.287 ; rAddr[4]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.612      ;
; 0.297 ; rAddr[1]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.617      ;
; 0.297 ; rAddr[6]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.622      ;
; 0.297 ; CMS[9]                                                                                        ; CMS[9]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; CMS[8]                                                                                        ; CMS[8]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; CMS[7]                                                                                        ; CMS[7]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; i[0]                                                                                          ; rTimes[2]                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; CMS[5]                                                                                        ; CMS[5]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; CMS[3]                                                                                        ; CMS[3]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; CMS[1]                                                                                        ; CMS[1]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; CMS[6]                                                                                        ; CMS[6]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; i[0]                                                                                          ; isCount                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; CMS[4]                                                                                        ; CMS[4]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; vga_interface:U3|sync_module:U1|Count_H[7]                                                    ; vga_interface:U3|sync_module:U1|Count_H[7]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[15]                                                                                        ; C1[15]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; i[0]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; i[0]                                                                                          ; i[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; X[1]                                                                                          ; X[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X[3]                                                                                          ; X[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; C1[1]                                                                                         ; C1[1]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; C1[3]                                                                                         ; C1[3]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; C1[5]                                                                                         ; C1[5]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; C1[11]                                                                                        ; C1[11]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; C1[13]                                                                                        ; C1[13]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; vga_interface:U3|sync_module:U1|Count_H[8]                                                    ; vga_interface:U3|sync_module:U1|Count_H[8]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; X[2]                                                                                          ; X[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; C1[6]                                                                                         ; C1[6]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; C1[7]                                                                                         ; C1[7]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; C1[9]                                                                                         ; C1[9]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; vga_interface:U3|sync_module:U1|Count_H[9]                                                    ; vga_interface:U3|sync_module:U1|Count_H[9]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; CMS[2]                                                                                        ; CMS[2]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; C1[2]                                                                                         ; C1[2]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; C1[4]                                                                                         ; C1[4]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; C1[8]                                                                                         ; C1[8]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; C1[14]                                                                                        ; C1[14]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; CMS[0]                                                                                        ; CMS[0]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; C1[12]                                                                                        ; C1[12]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; C1[10]                                                                                        ; C1[10]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[4]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_interface:U3|sync_module:U1|Count_H[3]                                                    ; vga_interface:U3|sync_module:U1|Count_H[3]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_interface:U3|sync_module:U1|Count_H[1]                                                    ; vga_interface:U3|sync_module:U1|Count_H[1]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_interface:U3|sync_module:U1|Count_H[6]                                                    ; vga_interface:U3|sync_module:U1|Count_H[6]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rAddr[0]                                                                                      ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.631      ;
; 0.313 ; X[0]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; vga_interface:U3|sync_module:U1|Count_H[2]                                                    ; vga_interface:U3|sync_module:U1|Count_H[2]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; i[2]                                                                                          ; Y[5]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; C1[0]                                                                                         ; C1[0]                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.328 ; vga_interface:U3|vga_control_module:U2|m[0]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.621      ;
; 0.328 ; vga_interface:U3|vga_control_module:U2|m[1]                                                   ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.621      ;
; 0.342 ; vga_interface:U3|sync_module:U1|Count_H[5]                                                    ; vga_interface:U3|sync_module:U1|Count_H[10]                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.348 ; X[0]                                                                                          ; rAddr[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.354 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[1]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.525      ;
; 0.359 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[7]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.530      ;
; 0.362 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[14] ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.533      ;
; 0.363 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[2]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.534      ;
; 0.363 ; X[1]                                                                                          ; rAddr[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.364 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[4]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.535      ;
; 0.365 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[0]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.536      ;
; 0.369 ; X[4]                                                                                          ; X[0]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.371 ; rAddr[3]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.696      ;
; 0.371 ; X[4]                                                                                          ; X[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; i[1]                                                                                          ; i[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.380 ; greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated|q_a[5]  ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_datain_reg0     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.551      ;
; 0.384 ; vga_interface:U3|sync_module:U1|Count_H[10]                                                   ; vga_interface:U3|sync_module:U1|isReady                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.388 ; i[2]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.402 ; Y[6]                                                                                          ; rAddr[6]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.523      ;
; 0.413 ; i[0]                                                                                          ; Y[4]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.433 ; rAddr[0]                                                                                      ; vga_interface:U3|ram_module:U3|altsyncram:RAM_rtl_0|altsyncram_dni1:auto_generated|ram_block1a0~porta_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.758      ;
; 0.435 ; i[3]                                                                                          ; i[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.441 ; vga_interface:U3|sync_module:U1|Count_H[4]                                                    ; vga_interface:U3|sync_module:U1|Count_H[0]                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.448 ; CMS[7]                                                                                        ; CMS[8]                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 15.110 ; 0.158 ; N/A      ; N/A     ; 9.589               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 15.110 ; 0.158 ; N/A      ; N/A     ; 12.196              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2608     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2608     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLK                                            ; CLK                                            ; Base      ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 21:47:54 2019
Info: Command: quartus_sta vgadisplay_demo -c vgadisplay_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgadisplay_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.110               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.931               0.000 CLK 
    Info (332119):    12.196               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.735               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 CLK 
    Info (332119):    12.198               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 20.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.477               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.589               0.000 CLK 
    Info (332119):    12.247               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Sun Sep 01 21:47:56 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


