/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [7:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  reg [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  reg [38:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_8z[11] | ~(celloutsig_0_5z);
  assign celloutsig_1_1z = celloutsig_1_0z[4] | ~(in_data[121]);
  assign celloutsig_1_15z = { celloutsig_1_3z[18:13], celloutsig_1_12z } <= { celloutsig_1_3z[22:17], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z[14:3], celloutsig_0_6z } <= { in_data[78:64], celloutsig_0_9z };
  assign celloutsig_0_11z = { in_data[36], celloutsig_0_2z } <= celloutsig_0_8z[10:1];
  assign celloutsig_0_17z = { celloutsig_0_4z[13:9], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } <= celloutsig_0_1z;
  assign celloutsig_0_22z = celloutsig_0_20z <= { celloutsig_0_8z[14], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_26z[5:3], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z } <= { celloutsig_0_26z[4], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[15:10] <= in_data[182:177];
  assign celloutsig_0_5z = { celloutsig_0_1z[7:6], celloutsig_0_0z } && { celloutsig_0_4z[12:11], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z[8:3], celloutsig_0_1z, celloutsig_0_3z } && celloutsig_0_6z;
  assign celloutsig_0_12z = in_data[76:68] && celloutsig_0_2z;
  assign celloutsig_0_4z = { celloutsig_0_1z[4:0], celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, in_data[91:79] };
  assign celloutsig_0_2z = in_data[83:75] % { 1'h1, in_data[28:21] };
  assign celloutsig_0_26z = { celloutsig_0_2z[6:2], celloutsig_0_7z } % { 1'h1, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_28z = in_data[13:1] % { 1'h1, celloutsig_0_9z[10:2], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_9z = in_data[18:7] % { 1'h1, celloutsig_0_8z[13:3] };
  assign celloutsig_1_0z = in_data[174:159] % { 1'h1, in_data[112:98] };
  assign celloutsig_1_4z = celloutsig_1_0z[9:6] | celloutsig_1_0z[9:6];
  assign celloutsig_0_0z = ~^ in_data[82:48];
  assign celloutsig_0_3z = ~^ in_data[60:50];
  assign celloutsig_1_12z = ~^ { celloutsig_1_6z[4:1], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_15z = ~^ celloutsig_0_2z;
  assign celloutsig_0_21z = ~^ { in_data[65:61], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z[12:7], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_3z[16:11] >> celloutsig_1_14z[9:4];
  assign celloutsig_1_19z = { celloutsig_1_7z[10], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_2z } >> celloutsig_1_4z;
  assign celloutsig_0_8z = { celloutsig_0_6z[13:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } >> { celloutsig_0_6z[2:0], celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:0] ^ { celloutsig_1_4z[2:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[45:32], celloutsig_0_5z } ^ { in_data[22:10], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_13z = in_data[9:7] ^ in_data[31:29];
  assign celloutsig_0_20z = celloutsig_0_9z[5:3] ^ { celloutsig_0_9z[10], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_3z = { in_data[130:109], celloutsig_1_1z, celloutsig_1_1z } ^ { in_data[179:177], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 39'h0000000000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_3z[19:18], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_14z = in_data[108:99];
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[81:76], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[133:128], out_data[99:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
