
*** Running vitis_hls
    with args -f hardware_encoding.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chen3xn' on host 'big21.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150500.53-default) on Tue Nov 28 20:11:52 EST 2023
INFO: [HLS 200-10] On os "openSUSE Leap 15.5"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/_x/kernel/hardware_encoding'
Sourcing Tcl script 'hardware_encoding.tcl'
INFO: [HLS 200-1510] Running: open_project hardware_encoding 
INFO: [HLS 200-10] Creating and opening project '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/_x/kernel/hardware_encoding/hardware_encoding'.
INFO: [HLS 200-1510] Running: set_top hardware_encoding 
INFO: [HLS 200-1510] Running: add_files /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp -cflags  -g -I /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server  
INFO: [HLS 200-10] Adding design file '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/_x/kernel/hardware_encoding/hardware_encoding/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 150.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.197 MB.
INFO: [HLS 200-10] Analyzing design file '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'header': /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:386:137
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.07 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.76 seconds; current allocated memory: 207.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'findAddr(unsigned long)' into 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:150:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_3' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:125:23) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:125:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:128:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:112:20) in function 'assoc_lookup' completely with a factor of 8 (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:112:20)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'hardware_encoding' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:387:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.78 seconds; current allocated memory: 209.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 213.795 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_393_1' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:393) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_398_2' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:398) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_3' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:413) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_420_3' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:413) in function 'hardware_encoding' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:15) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 240.550 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:395:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:400:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:401:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:402:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:71:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:88:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:89:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:90:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:91:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 247.925 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/length' to 'hardware_encoding/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'assoc_lookup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'assoc_lookup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 248.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 249.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_393_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_398_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 67 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 82 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln86', /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/Server/lzw.cpp:86)) in the first pipeline iteration (II = 86 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 87, Depth = 157, loop 'VITIS_LOOP_420_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 252.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 255.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assoc_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'assoc_lookup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 258.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/out_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/header' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/out_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'length_r', 'out_code', 'header', 'out_len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 267.358 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_hash_table_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.51 seconds. CPU system time: 0.24 seconds. Elapsed time: 5.82 seconds; current allocated memory: 285.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.49 seconds. CPU system time: 1.2 seconds. Elapsed time: 25.18 seconds; current allocated memory: 286.332 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 20:12:53 2023...
INFO: [HLS 200-802] Generated output file hardware_encoding/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.06 seconds. CPU system time: 2.13 seconds. Elapsed time: 37.2 seconds; current allocated memory: 291.003 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 29.56 seconds. Total CPU system time: 4.27 seconds. Total elapsed time: 73.88 seconds; peak allocated memory: 285.699 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Nov 28 20:13:03 2023...
