
---------- Begin Simulation Statistics ----------
final_tick                                34885897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113932                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                   114405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   555.79                       # Real time elapsed on the host
host_tick_rate                               62767977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63322289                       # Number of instructions simulated
sim_ops                                      63585256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034886                       # Number of seconds simulated
sim_ticks                                 34885897000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.343575                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10620974                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12592511                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2808348                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11760640                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            896481                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         903430                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6949                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14629690                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3984                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65829                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1506359                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8110080                       # Number of branches committed
system.cpu0.commit.bw_lim_events               297336                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         198017                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       16861173                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52860624                       # Number of instructions committed
system.cpu0.commit.committedOps              52926445                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     65872782                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.803465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.172427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     36018317     54.68%     54.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15740266     23.89%     78.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8857624     13.45%     92.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3699438      5.62%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       614933      0.93%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       439048      0.67%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       101783      0.15%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       104037      0.16%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       297336      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     65872782                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1604016                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50311963                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139818                       # Number of loads committed
system.cpu0.commit.membars                     131688                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131697      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39937414     75.46%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5140089      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066692      3.90%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52926445                       # Class of committed instruction
system.cpu0.commit.refs                       7272368                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52860624                       # Number of Instructions Simulated
system.cpu0.committedOps                     52926445                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.301249                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.301249                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              7668528                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302282                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9503578                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              75799666                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15172655                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 43375058                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1506639                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2510906                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               761829                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14629690                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10531896                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     53223958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               101648                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      84681356                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5617288                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.212688                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12451757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11517455                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.231105                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          68484709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.237464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.331429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                21115970     30.83%     30.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                28031682     40.93%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                10404404     15.19%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4411174      6.44%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1572003      2.30%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1317853      1.92%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1628026      2.38%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     829      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2768      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68484709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10637512                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3283139                       # number of floating regfile writes
system.cpu0.idleCycles                         300124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1622447                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                10591397                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.959469                       # Inst execution rate
system.cpu0.iew.exec_refs                    10012589                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2648535                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6349416                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7497251                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66518                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           449736                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3115349                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           69787312                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7364054                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1506991                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             65996927                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 44735                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                42446                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1506639                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               193868                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         4367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          147951                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1494                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2357433                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       982799                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           271                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72746                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1549701                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 50404233                       # num instructions consuming a value
system.cpu0.iew.wb_count                     65409856                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825067                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 41586877                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.950934                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      65455573                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76278473                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49808814                       # number of integer regfile writes
system.cpu0.ipc                              0.768492                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.768492                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131868      0.20%      0.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50918672     75.43%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6159      0.01%     75.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8243      0.01%     75.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1578377      2.34%     77.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2958264      4.38%     82.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             944182      1.40%     83.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            786823      1.17%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7452146     11.04%     95.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2653566      3.93%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65582      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              67503919                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6333277                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           12666542                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6241437                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7067535                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     223071                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003305                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 166219     74.51%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 26978     12.09%     86.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                   7493      3.36%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    6      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20623      9.25%     99.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1746      0.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              61261845                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         191121495                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     59168419                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         79580798                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  69589013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 67503919                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198299                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       16860863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72420                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           282                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4429959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     68484709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.985679                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.164737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           28583085     41.74%     41.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22692829     33.14%     74.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11908527     17.39%     92.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2299280      3.36%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1438361      2.10%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1243674      1.82%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             156954      0.23%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             113334      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              48665      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68484709                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.981378                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           482935                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          147068                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7497251                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3115349                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9328038                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        68784833                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      986964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                7045668                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43420245                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                502302                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                17821496                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 19433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  577                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             96430851                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              73394406                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59231434                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 41342407                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 82017                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1506639                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               749042                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                15811184                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11216920                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        85213931                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         19457                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1178013                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   135361244                       # The number of ROB reads
system.cpu0.rob.rob_writes                  142187348                       # The number of ROB writes
system.cpu0.timesIdled                           9098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  154                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.765205                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 949934                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1002408                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181255                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1248873                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10759                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14136                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3377                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1535930                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1830                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           173690                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    929855                       # Number of branches committed
system.cpu1.commit.bw_lim_events                20249                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1277827                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3810758                       # Number of instructions committed
system.cpu1.commit.committedOps               3876479                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     10824265                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.358129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.914562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8784072     81.15%     81.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1077537      9.95%     91.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       396738      3.67%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       387393      3.58%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       121524      1.12%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28296      0.26%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         5473      0.05%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         2983      0.03%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        20249      0.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     10824265                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17209                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3595056                       # Number of committed integer instructions.
system.cpu1.commit.loads                       987349                       # Number of loads committed
system.cpu1.commit.membars                     131333                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131333      3.39%      3.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2337728     60.31%     63.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1053006     27.16%     90.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353720      9.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3876479                       # Class of committed instruction
system.cpu1.commit.refs                       1406750                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3810758                       # Number of Instructions Simulated
system.cpu1.committedOps                      3876479                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.915315                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.915315                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              6578305                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7754                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              886022                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5826243                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1000886                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3132877                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                173880                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14204                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               189792                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1535930                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   752670                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     10037826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55079                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6053961                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 362890                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138253                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            856456                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            960693                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.544933                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          11075740                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.552565                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.877335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6848169     61.83%     61.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2997344     27.06%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  805119      7.27%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  265016      2.39%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  102174      0.92%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   42390      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13549      0.12%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     334      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1645      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11075740                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                          33819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              179507                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1079316                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.423208                       # Inst execution rate
system.cpu1.iew.exec_refs                     1677928                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    521954                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                5319698                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1249934                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66055                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              592216                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5153959                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1155974                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           217128                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4701651                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 99905                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                37363                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                173880                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               218847                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3179                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           36957                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1746                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       262585                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       172815                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           297                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85759                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         93748                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2160244                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4600219                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784271                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1694216                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.414078                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4604689                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5935233                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2948239                       # number of integer regfile writes
system.cpu1.ipc                              0.343016                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.343016                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131422      2.67%      2.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3031386     61.63%     64.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 650      0.01%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1276320     25.95%     90.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             478939      9.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4918779                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     39                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 75                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                42                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      31377                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006379                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10101     32.19%     32.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    17      0.05%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20283     64.64%     96.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  969      3.09%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4818695                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          20954530                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4600192                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6431532                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   4956526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  4918779                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197433                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1277479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9930                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           210                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       600141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     11075740                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.444104                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.823983                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7744990     69.93%     69.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2292011     20.69%     90.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             662852      5.98%     96.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             254163      2.29%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              92880      0.84%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              11803      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              12975      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2338      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1728      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11075740                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.442752                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           511310                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          158102                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1249934                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             592216                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     89                       # number of misc regfile reads
system.cpu1.numCycles                        11109559                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    58656870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                5991764                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2470167                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                494449                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1189860                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 18393                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  431                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7138039                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5579140                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3492307                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3110741                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 68132                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                173880                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               602235                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1022140                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7138021                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7260                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               311                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   808174                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           306                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    15957802                       # The number of ROB reads
system.cpu1.rob.rob_writes                   10560284                       # The number of ROB writes
system.cpu1.timesIdled                           2185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.012449                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 819689                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              853732                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154421                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1089299                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10059                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13626                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3567                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1319228                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1855                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65653                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146870                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    800800                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19230                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1109481                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3411073                       # Number of instructions committed
system.cpu2.commit.committedOps               3476788                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     10141475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.342829                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.902268                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8318979     82.03%     82.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       963201      9.50%     91.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353219      3.48%     95.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       337559      3.33%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114964      1.13%     99.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27609      0.27%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4267      0.04%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2447      0.02%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19230      0.19%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     10141475                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16228                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3227443                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892484                       # Number of loads committed
system.cpu2.commit.membars                     131329                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131329      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2073946     59.65%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958131     27.56%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        312690      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3476788                       # Class of committed instruction
system.cpu2.commit.refs                       1270845                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3411073                       # Number of Instructions Simulated
system.cpu2.committedOps                      3476788                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.045497                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.045497                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              6538651                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7720                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              765063                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5164353                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  843652                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2643408                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147031                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13735                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               185339                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1319228                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   630040                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      9474881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42646                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       5362713                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 309164                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.126990                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            728617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            829748                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.516221                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          10358081                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.524100                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.880864                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6674832     64.44%     64.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2563139     24.75%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  735604      7.10%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  233640      2.26%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   80620      0.78%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   54410      0.53%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13698      0.13%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     415      0.00%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1723      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10358081                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu2.idleCycles                          30330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              151999                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  927222                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.403207                       # Inst execution rate
system.cpu2.iew.exec_refs                     1501849                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    464052                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                5167726                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1121054                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66022                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           138573                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              524606                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4585871                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1037797                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181158                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4188675                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 27907                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                46036                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147031                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               167057                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2943                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           32650                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1650                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       228570                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       146245                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           208                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71778                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80221                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  1996475                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4101552                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788741                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1574701                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.394820                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4104683                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5291689                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2657779                       # number of integer regfile writes
system.cpu2.ipc                              0.328354                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.328354                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131405      3.01%      3.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2671532     61.14%     64.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 652      0.01%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1149594     26.31%     90.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             416585      9.53%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4369833                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 81                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                42                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      30834                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007056                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   9753     31.63%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19863     64.42%     96.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1211      3.93%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4269220                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          19138757                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4101525                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5695022                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4388474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4369833                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197397                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1109082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10257                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           203                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       532567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     10358081                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.421877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.818015                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            7431283     71.74%     71.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1994915     19.26%     91.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             588990      5.69%     96.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224364      2.17%     98.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              91203      0.88%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              10903      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              12273      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2319      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1831      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10358081                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.420645                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           488606                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          147278                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1121054                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             524606                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu2.numCycles                        10388411                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    59377874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                5913336                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2240077                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                547717                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  993569                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 15809                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  684                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6340075                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               4950400                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3136278                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2621267                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 55799                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147031                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               675360                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  896201                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6340057                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7518                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               281                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   953215                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           280                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    14708072                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9389334                       # The number of ROB writes
system.cpu2.timesIdled                           2243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.609910                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 755124                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              806671                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           140662                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1012739                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10084                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13247                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3163                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1221266                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133282                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    749213                       # Number of branches committed
system.cpu3.commit.bw_lim_events                17804                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1022252                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3239834                       # Number of instructions committed
system.cpu3.commit.committedOps               3305544                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      9673428                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.341714                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.900485                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7940795     82.09%     82.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       915453      9.46%     91.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       336403      3.48%     95.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       318735      3.29%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110909      1.15%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27226      0.28%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3839      0.04%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2264      0.02%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        17804      0.18%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      9673428                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15674                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3066109                       # Number of committed integer instructions.
system.cpu3.commit.loads                       852981                       # Number of loads committed
system.cpu3.commit.membars                     131323                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131323      3.97%      3.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1961400     59.34%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         918629     27.79%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293500      8.88%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3305544                       # Class of committed instruction
system.cpu3.commit.refs                       1212153                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3239834                       # Number of Instructions Simulated
system.cpu3.committedOps                      3305544                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.059170                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.059170                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              6353284                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7547                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              706450                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4855831                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  777570                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2424631                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                133465                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13367                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               183220                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1221266                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   580415                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      9056729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37616                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5035938                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 281690                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.123221                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            674583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            765208                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.508106                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           9872170                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.516797                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.880058                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6425915     65.09%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2382054     24.13%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  705565      7.15%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  212904      2.16%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   77195      0.78%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53340      0.54%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13319      0.13%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     405      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1473      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             9872170                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                          39032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              138179                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  866817                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.400882                       # Inst execution rate
system.cpu3.iew.exec_refs                     1432332                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437654                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                4980079                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1061773                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66006                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124044                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              490987                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4327381                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               994678                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           161979                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3973224                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 25840                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                44814                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                133465                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               163326                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2954                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31475                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1533                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       208792                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       131815                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           296                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65474                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         72705                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1927475                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3889103                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.789658                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1522046                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.392395                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3891876                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5012037                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2531476                       # number of integer regfile writes
system.cpu3.ipc                              0.326886                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.326886                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131409      3.18%      3.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2515169     60.82%     64.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.02%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1099612     26.59%     90.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388309      9.39%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4135203                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     38                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 70                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      30024                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007261                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   9569     31.87%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19508     64.97%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  941      3.13%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4033780                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          18182411                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3889076                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5349312                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4130010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4135203                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197371                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1021836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             9881                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           171                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       480139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      9872170                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.418875                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.817924                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            7108620     72.01%     72.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1882513     19.07%     91.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             553857      5.61%     96.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210869      2.14%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              90264      0.91%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10166      0.10%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              12284      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               1997      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1600      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        9872170                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.417225                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           468976                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          136723                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1061773                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             490987                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     86                       # number of misc regfile reads
system.cpu3.numCycles                         9911202                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    59854791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                5734861                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2139341                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                532366                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  913358                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 17785                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  327                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              5957767                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4659671                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2969349                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2411304                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 64312                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                133465                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               672558                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  830008                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5957749                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          6624                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               283                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   946823                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           280                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    13982848                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8854531                       # The number of ROB writes
system.cpu3.timesIdled                           2143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        79760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        162830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       100700                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          220                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       857264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1701277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            423                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45169                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33801                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            213                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51436                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       246042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 246042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8216384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8216384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              630                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83860                       # Request fanout histogram
system.membus.respLayer1.occupancy          450006250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           359802000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    702335785.714286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   4454066404.855884                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28878733500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     5387794000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  29498103000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       626104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          626104                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       626104                       # number of overall hits
system.cpu2.icache.overall_hits::total         626104                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3936                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3936                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3936                       # number of overall misses
system.cpu2.icache.overall_misses::total         3936                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     64595500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     64595500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     64595500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     64595500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       630040                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       630040                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       630040                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       630040                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006247                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006247                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006247                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006247                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16411.458333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16411.458333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16411.458333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16411.458333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          116                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3399                       # number of writebacks
system.cpu2.icache.writebacks::total             3399                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          505                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          505                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3431                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3431                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3431                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3431                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     54217000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     54217000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     54217000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     54217000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005446                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005446                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005446                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005446                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 15802.098514                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15802.098514                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 15802.098514                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15802.098514                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3399                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       626104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         626104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3936                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3936                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     64595500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     64595500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       630040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       630040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006247                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006247                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16411.458333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16411.458333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3431                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3431                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     54217000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     54217000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005446                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005446                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 15802.098514                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15802.098514                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.993746                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             621134                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3399                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           182.740218                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        193624000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.993746                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968555                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968555                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1263511                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1263511                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1149557                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1149557                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1149557                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1149557                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       153402                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153402                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       153402                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153402                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  10187532625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10187532625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  10187532625                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10187532625                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1302959                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1302959                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1302959                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1302959                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.117734                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.117734                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.117734                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.117734                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 66410.689724                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66410.689724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 66410.689724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66410.689724                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       157410                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        94109                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2641                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            490                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.602423                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   192.059184                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        94095                       # number of writebacks
system.cpu2.dcache.writebacks::total            94095                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        75811                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        75811                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        75811                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        75811                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77591                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77591                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   2742186445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2742186445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   2742186445                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2742186445                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059550                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059550                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059550                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 35341.553080                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35341.553080                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 35341.553080                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35341.553080                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117536                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       888933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         888933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       101454                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       101454                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   7752905000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7752905000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       990387                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       990387                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.102439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 76417.933251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 76417.933251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        58701                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58701                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   1802288000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1802288000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 42155.825322                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42155.825322                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       260624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        260624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51948                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51948                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   2434627625                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2434627625                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       312572                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       312572                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.166195                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.166195                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 46866.628648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46866.628648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        17110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        17110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34838                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34838                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    939898445                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    939898445                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111456                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111456                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 26979.116051                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26979.116051                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       914500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       914500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.292135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.292135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17586.538462                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17586.538462                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           34                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.101124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.101124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4944.444444                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4944.444444                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           56                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       286000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       286000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.437500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.437500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5107.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5107.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           56                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       235000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       235000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4196.428571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4196.428571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        68500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        68500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    652563500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    652563500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65653                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65653                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919592                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919592                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10808.684202                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10808.684202                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    592189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    592189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919577                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919577                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9808.846670                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9808.846670                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.498503                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1292540                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137860                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.375744                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        193635500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.498503                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2875724                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2875724                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    707972130.952381                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   4453563079.644390                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28878861500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     5151067500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  29734829500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       576542                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          576542                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       576542                       # number of overall hits
system.cpu3.icache.overall_hits::total         576542                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3873                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3873                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3873                       # number of overall misses
system.cpu3.icache.overall_misses::total         3873                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     68666499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     68666499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     68666499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     68666499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       580415                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       580415                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       580415                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       580415                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006673                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006673                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006673                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006673                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17729.537568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17729.537568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17729.537568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17729.537568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3344                       # number of writebacks
system.cpu3.icache.writebacks::total             3344                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          497                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          497                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          497                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          497                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3376                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3376                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3376                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3376                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     59769000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59769000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     59769000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59769000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005817                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005817                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005817                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005817                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17704.087678                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17704.087678                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17704.087678                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17704.087678                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3344                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       576542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         576542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3873                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3873                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     68666499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     68666499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       580415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       580415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006673                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006673                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17729.537568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17729.537568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          497                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          497                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3376                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3376                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     59769000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59769000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005817                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005817                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17704.087678                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17704.087678                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.820157                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             560037                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3344                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           167.475179                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        195502000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.820157                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.994380                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994380                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1164206                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1164206                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1090836                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1090836                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1090836                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1090836                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       150977                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150977                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       150977                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150977                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   9830310649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9830310649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   9830310649                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9830310649                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1241813                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1241813                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1241813                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1241813                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.121578                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.121578                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.121578                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.121578                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 65111.312644                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65111.312644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 65111.312644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65111.312644                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       153700                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       107117                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2570                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            565                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.805447                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   189.587611                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        93215                       # number of writebacks
system.cpu3.dcache.writebacks::total            93215                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        73972                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        73972                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        73972                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        73972                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77005                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77005                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77005                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77005                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   2621227963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2621227963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   2621227963                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2621227963                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062010                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062010                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062010                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062010                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 34039.711227                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34039.711227                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 34039.711227                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34039.711227                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116949                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       848647                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         848647                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data        99785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        99785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   7469888500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7469888500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       948432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       948432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.105210                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105210                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74859.833642                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74859.833642                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        57549                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        57549                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42236                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42236                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   1690281500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1690281500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 40019.923762                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40019.923762                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242189                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242189                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51192                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51192                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   2360422149                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2360422149                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.174490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.174490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 46109.199660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46109.199660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34769                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34769                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    930946463                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    930946463                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 26775.186603                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26775.186603                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          122                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          122                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       556000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       556000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.298851                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.298851                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 10692.307692                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10692.307692                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4590.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4590.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           54                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       299000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       299000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.415385                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.415385                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5537.037037                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5537.037037                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           54                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       247000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       247000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415385                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415385                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4574.074074                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4574.074074                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5242                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5242                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60412                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60412                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    651726500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    651726500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.920157                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.920157                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10788.030524                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10788.030524                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60412                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60412                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    591314500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    591314500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.920157                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.920157                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9788.030524                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9788.030524                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.815612                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1233582                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137306                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.984181                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        195513500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.815612                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.931738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.931738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2752874                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2752874                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        32899300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   123701502.124180                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    479979500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    34392407500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    493489500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10518616                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10518616                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10518616                       # number of overall hits
system.cpu0.icache.overall_hits::total       10518616                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13277                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13277                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13277                       # number of overall misses
system.cpu0.icache.overall_misses::total        13277                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    362074997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    362074997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    362074997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    362074997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10531893                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10531893                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10531893                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10531893                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001261                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001261                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001261                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001261                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27270.844091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27270.844091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27270.844091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27270.844091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1489                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.794118                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        12037                       # number of writebacks
system.cpu0.icache.writebacks::total            12037                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1206                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1206                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        12071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        12071                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12071                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    323667498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    323667498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    323667498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    323667498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001146                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001146                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001146                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001146                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26813.644106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26813.644106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26813.644106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26813.644106                       # average overall mshr miss latency
system.cpu0.icache.replacements                 12037                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10518616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10518616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    362074997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    362074997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10531893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10531893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27270.844091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27270.844091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1206                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1206                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        12071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    323667498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    323667498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26813.644106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26813.644106                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998236                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10530591                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           874.851790                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998236                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21075855                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21075855                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8316340                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8316340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8316340                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8316340                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       945796                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        945796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       945796                       # number of overall misses
system.cpu0.dcache.overall_misses::total       945796                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  19839153485                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19839153485                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  19839153485                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19839153485                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9262136                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9262136                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9262136                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9262136                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102114                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20976.144417                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20976.144417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20976.144417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20976.144417                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       202196                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        95224                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4144                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            481                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.792471                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   197.970894                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       400801                       # number of writebacks
system.cpu0.dcache.writebacks::total           400801                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       553149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       553149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       553149                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       553149                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392647                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392647                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7309304354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7309304354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7309304354                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7309304354                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042393                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042393                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042393                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042393                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18615.459571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18615.459571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18615.459571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18615.459571                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432720                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6339057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6339057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       856695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       856695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15061963500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15061963500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7195752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7195752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17581.477072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17581.477072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       513074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       513074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5471098500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5471098500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15921.897963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15921.897963                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89101                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89101                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4777189985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4777189985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53615.447470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53615.447470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49026                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49026                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1838205854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1838205854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37494.510137                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37494.510137                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           87                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       973000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       973000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.230159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.230159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11183.908046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11183.908046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           61                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.068783                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.068783                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           90                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       483000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       483000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.268657                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.268657                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5366.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5366.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           89                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           89                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       395000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       395000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.265672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.265672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4438.202247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4438.202247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5597                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5597                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60232                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60232                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    650237000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    650237000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65829                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65829                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914977                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914977                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10795.540576                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10795.540576                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60232                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60232                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    590005000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    590005000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914977                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914977                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9795.540576                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9795.540576                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.709048                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8775013                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452711                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.383256                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.709048                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990908                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990908                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19110098                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19110098                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              398569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               96353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               93881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               94026                       # number of demand (read+write) hits
system.l2.demand_hits::total                   702170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9688                       # number of overall hits
system.l2.overall_hits::.cpu0.data             398569                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3160                       # number of overall hits
system.l2.overall_hits::.cpu1.data              96353                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3309                       # number of overall hits
system.l2.overall_hits::.cpu2.data              93881                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3184                       # number of overall hits
system.l2.overall_hits::.cpu3.data              94026                       # number of overall hits
system.l2.overall_hits::total                  702170                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             28085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             18086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             17682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             16671                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83400                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2382                       # number of overall misses
system.l2.overall_misses::.cpu0.data            28085                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              180                       # number of overall misses
system.l2.overall_misses::.cpu1.data            18086                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              122                       # number of overall misses
system.l2.overall_misses::.cpu2.data            17682                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              192                       # number of overall misses
system.l2.overall_misses::.cpu3.data            16671                       # number of overall misses
system.l2.overall_misses::total                 83400                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    198731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2916254999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     14051500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2103241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     10755000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   2053364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     17770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   1929846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9244014999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    198731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2916254999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     14051500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2103241500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     10755000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   2053364500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     17770000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   1929846500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9244014999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           12070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          426654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          114439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          111563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          110697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               785570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          12070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         426654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         114439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         111563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         110697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              785570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.197349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.053892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.158041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.035558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.158493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.056872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.150600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106165                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.197349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.053892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.158041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.035558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.158493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.056872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.150600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106165                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83430.310663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103836.745558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78063.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116291.136791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88155.737705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116127.389436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92552.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115760.692220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110839.508381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83430.310663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103836.745558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78063.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116291.136791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88155.737705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116127.389436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92552.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115760.692220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110839.508381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45169                       # number of writebacks
system.l2.writebacks::total                     45169                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 186                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                186                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         2367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        28083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        18081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        17678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        16667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        28083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        18081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        17678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        16667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83214                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    173882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2635271499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      8488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1922059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      7148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   1876195500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     12890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   1762896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8398832499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    173882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2635271499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      8488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1922059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      7148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   1876195500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     12890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   1762896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8398832499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.196106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.034731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.157997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.023900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.158458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.041469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.150564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.196106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.034731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.157997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.023900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.158458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.041469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.150564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73461.132235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93838.674607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73176.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106302.721088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87170.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106131.660821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        92075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105771.674567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100930.522496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73461.132235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93838.674607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73176.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106302.721088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87170.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106131.660821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        92075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105771.674567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100930.522496                       # average overall mshr miss latency
system.l2.replacements                          79382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       684904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           684904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       684904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       684904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10486                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10486                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10486                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10486                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   89                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.095238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.043011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        21500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.095238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            73985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            69679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            69372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                282885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31777                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1418833999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    605848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    604720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    599153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3228555499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.171324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.073092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.073011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.073273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.100988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92758.498889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109994.190269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110189.504373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109234.913400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101600.387041                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1265873999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    550768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    549840000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    544303500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2910785499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.171324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.073092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.073011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.073273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.100988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82758.498889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99994.190269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100189.504373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99234.913400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91600.387041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    198731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     14051500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     10755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     17770000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    241307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        12070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.197349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.053892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.035558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.056872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83430.310663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78063.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88155.737705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92552.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83903.859527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           82                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    173882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      8488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      7148000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     12890500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    202409500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.196106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.034731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.023900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.041469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73461.132235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73176.724138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87170.731707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        92075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74827.911275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       324584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        26504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        24202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        24654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            399944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        12789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        12578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        12194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        11186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1497421000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1497393500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   1448644500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   1330693000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5774152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       337373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        39082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        36396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        35840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        448691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.321836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.335037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.312109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117086.636954                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119048.616632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 118799.778580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118960.575720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118451.432909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        12787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        12573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        12190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        11182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1369397500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1371291500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   1326355500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   1218593000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5285637500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.321708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.334927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.311998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107092.945961                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109066.372385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 108806.849877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108978.089787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108463.381351                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.764706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        76000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        95500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3858.646203                       # Cycle average of tags in use
system.l2.tags.total_refs                     1518809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79386                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.131950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.699074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      322.878428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2962.421165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       13.636186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      184.470327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.651375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      185.947984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        3.893231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      177.048433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.723247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.045397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942052                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12408154                       # Number of tag accesses
system.l2.tags.data_accesses                 12408154                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1797248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          7424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1157184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       1131392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       1066688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5325568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       151424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        173056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2890816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2890816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          28082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          18081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          17678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          16667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4340551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         51517896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           212808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33170539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           150433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         32431214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           256837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         30576482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152656760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4340551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       212808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       150433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       256837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4960629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       82864889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82864889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       82864889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4340551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        51517896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          212808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33170539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          150433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        32431214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          256837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        30576482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            235521649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     27991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     18006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     17623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     16614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009118336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2669                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2669                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              185225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45169                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2538                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3400441000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  414690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4955528500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40999.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59749.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 83212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.634467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.778038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.676318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41068     67.47%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13456     22.11%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2262      3.72%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1030      1.69%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          635      1.04%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          489      0.80%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          375      0.62%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          271      0.45%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1284      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.055826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.068506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.980823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2660     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2669                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.914200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.869022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.266769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1647     61.71%     61.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               63      2.36%     64.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              619     23.19%     87.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              248      9.29%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      2.77%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2669                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5308032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2889216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5325568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2890816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34885807500                       # Total gap between requests
system.mem_ctrls.avgGap                     271736.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       151424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1791424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         7424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1152384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         5248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      1127872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      1063296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2889216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4340550.566895269789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 51350951.360086858273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 212808.058224789245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33032947.382720302790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 150433.282538213069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 32330313.880133282393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 256837.311650607706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 30479250.684022832662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 82819025.693964526057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        28082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        18081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           82                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        17678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        16667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45169                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     76377000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1474912250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      3667500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1173528500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      3739750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   1143732500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      7044500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   1072526500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 742701996750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32281.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52521.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31616.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64903.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45606.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64698.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50317.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64350.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16442737.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            213707340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            113569170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           291597600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          115497720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2753587200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7372857090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7187462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18048279000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.351725                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18534348500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1164800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15186748500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            220997280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            117432480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           300579720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          120153960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2753587200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7391570760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7171704000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18076025400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.147072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18500651250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1164800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15220445750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       594690500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4124814276.774291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28878955500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     5746062500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29139834500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       748865                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          748865                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       748865                       # number of overall hits
system.cpu1.icache.overall_hits::total         748865                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3805                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3805                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3805                       # number of overall misses
system.cpu1.icache.overall_misses::total         3805                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     65399999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     65399999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     65399999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     65399999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       752670                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       752670                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       752670                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       752670                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005055                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005055                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005055                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005055                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17187.910381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17187.910381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17187.910381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17187.910381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3308                       # number of writebacks
system.cpu1.icache.writebacks::total             3308                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          465                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          465                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3340                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3340                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3340                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3340                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     55369000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     55369000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     55369000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     55369000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004438                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004438                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004438                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004438                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16577.544910                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16577.544910                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16577.544910                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16577.544910                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3308                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       748865                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         748865                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     65399999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     65399999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       752670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       752670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17187.910381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17187.910381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3340                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3340                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     55369000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     55369000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004438                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004438                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16577.544910                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16577.544910                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.995276                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             740381                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3308                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           223.815296                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        191322000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.995276                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.968602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1508680                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1508680                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1292551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1292551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1292551                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1292551                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       163621                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       163621                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163621                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10432964474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10432964474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10432964474                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10432964474                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1456172                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1456172                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1456172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1456172                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.112364                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.112364                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.112364                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.112364                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63762.991755                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63762.991755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63762.991755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63762.991755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       169585                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2751                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            583                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.644856                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   189.938250                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        96950                       # number of writebacks
system.cpu1.dcache.writebacks::total            96950                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        83167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        83167                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83167                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80454                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80454                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   2824763950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2824763950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   2824763950                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2824763950                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055250                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055250                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055250                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055250                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35110.298431                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35110.298431                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35110.298431                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35110.298431                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120515                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       991765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         991765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       110807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       110807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7992456500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7992456500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1102572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.100499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.100499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72129.527015                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72129.527015                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        65455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   1880234000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1880234000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.041133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 41458.678779                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41458.678779                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2440507974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2440507974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.149361                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.149361                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46209.489416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46209.489416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    944529950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    944529950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099270                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099270                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26908.151957                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26908.151957                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           53                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       395000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       395000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.289617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.289617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  7452.830189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7452.830189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.131148                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.131148                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5229.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5229.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           52                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.412698                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.412698                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4317.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4317.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           51                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       174500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       174500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3421.568627                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3421.568627                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5316                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5316                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60347                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60347                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    649838500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    649838500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.919041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.919041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10768.364625                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10768.364625                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60347                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60347                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    589491500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    589491500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.919041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.919041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9768.364625                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9768.364625                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.831122                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1438564                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140695                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.224699                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        191333500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.831122                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932223                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932223                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3185014                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3185014                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  34885897000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       730073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22088                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136872                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           241                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            719                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473923                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           17                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        36176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1312370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       375823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       367129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       365139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1542784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     52954624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       425472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13526528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       437120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     13159168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       430080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13048128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95523904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185298                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9631168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           971007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.542269                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 822296     84.68%     84.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 114966     11.84%     96.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18754      1.93%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  14873      1.53%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    118      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             971007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1557709841                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207502777                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5173436                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206704233                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5102394                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679845750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18129941                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211768274                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5053889                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                62664782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741124                       # Number of bytes of host memory used
host_op_rate                                   133633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1350.08                       # Real time elapsed on the host
host_tick_rate                               20575751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180127663                       # Number of instructions simulated
sim_ops                                     180415623                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027779                       # Number of seconds simulated
sim_ticks                                 27778885000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.698037                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4738930                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4801443                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           179590                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          4959038                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             30865                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37060                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6195                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5085832                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4914                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5760                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           172386                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4198885                       # Number of branches committed
system.cpu0.commit.bw_lim_events               536205                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2335338                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29827125                       # Number of instructions committed
system.cpu0.commit.committedOps              29832849                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     50465332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.591155                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.777028                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     43039333     85.28%     85.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2717218      5.38%     90.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       760039      1.51%     92.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       187233      0.37%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       132648      0.26%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       114598      0.23%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1205774      2.39%     95.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1772284      3.51%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       536205      1.06%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     50465332                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8875921                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60488                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25298468                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8216258                       # Number of loads committed
system.cpu0.commit.membars                       9684                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10167      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16309263     54.67%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6708      0.02%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3925468     13.16%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        441975      1.48%     69.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       121554      0.41%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146835      0.49%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4441182     14.89%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        188816      0.63%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3780836     12.67%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311282      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29832849                       # Class of committed instruction
system.cpu0.commit.refs                       8722116                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29827125                       # Number of Instructions Simulated
system.cpu0.committedOps                     29832849                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.846809                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.846809                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             39313316                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7281                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4367851                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              33523314                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3066078                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  6270611                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                177561                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13088                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2033913                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5085832                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   618353                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     48436746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                12677                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      36166276                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 369530                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.092327                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2239966                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4769795                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.656554                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          50861479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.711244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.004291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                26361000     51.83%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                18991517     37.34%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  673320      1.32%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4303107      8.46%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  144743      0.28%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20217      0.04%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  333541      0.66%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26108      0.05%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7926      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            50861479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9185415                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8634720                       # number of floating regfile writes
system.cpu0.idleCycles                        4223518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              175435                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4376515                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.827278                       # Inst execution rate
system.cpu0.iew.exec_refs                    23868733                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    511703                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22532936                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8894787                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13819                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           125854                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              527461                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32143446                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23357030                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           167017                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             45570618                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                306515                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2922806                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                177561                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3548329                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1967744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9566                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         2825                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       678529                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        21603                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          2825                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        40465                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        134970                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25721849                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30518297                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.860426                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22131754                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554022                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30533964                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                49100072                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17047537                       # number of integer regfile writes
system.cpu0.ipc                              0.541475                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541475                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12638      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16944496     37.05%     37.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6995      0.02%     37.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     37.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3943770      8.62%     45.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                481      0.00%     45.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             480952      1.05%     46.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            121813      0.27%     47.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.32%     47.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            148426      0.32%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11947343     26.12%     73.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             193917      0.42%     74.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       11475021     25.09%     99.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        313485      0.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45737634                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               18579805                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           35218523                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8948287                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10162863                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4898598                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.107102                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 439602      8.97%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1561      0.03%      9.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  12      0.00%      9.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      9.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               657941     13.43%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 263      0.01%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2503417     51.10%     73.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7227      0.15%     73.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1288559     26.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              14      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              32043789                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         112100021                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21570010                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         24294007                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32119568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45737634                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              23878                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2310600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            83198                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1086                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2129616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     50861479                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.899259                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.707674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           34861949     68.54%     68.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5654684     11.12%     79.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2668136      5.25%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2004312      3.94%     88.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2725341      5.36%     94.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1255287      2.47%     96.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             748021      1.47%     98.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             482175      0.95%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             461574      0.91%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       50861479                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.830310                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           143187                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           85183                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8894787                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             527461                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9203067                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4783803                       # number of misc regfile writes
system.cpu0.numCycles                        55084997                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      472906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               28471258                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25160715                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3336293                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4042317                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7768652                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19520                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             46289505                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              32710209                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           27648066                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  7023672                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                110498                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                177561                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10852955                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 2487356                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups          9972001                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        36317504                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        293716                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7809                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12576643                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7673                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    82069611                       # The number of ROB reads
system.cpu0.rob.rob_writes                   64732713                       # The number of ROB writes
system.cpu0.timesIdled                          68774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.482287                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4685563                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4709947                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           173243                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4839228                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12427                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14314                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1887                       # Number of indirect misses.
system.cpu1.branchPred.lookups                4916141                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1257                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5208                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           169722                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4039790                       # Number of branches committed
system.cpu1.commit.bw_lim_events               529424                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          20707                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2357329                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28986079                       # Number of instructions committed
system.cpu1.commit.committedOps              28992557                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     48077143                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.603042                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.802208                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     41028441     85.34%     85.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2515047      5.23%     90.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       688167      1.43%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       132075      0.27%     92.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117229      0.24%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       108243      0.23%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1250191      2.60%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1708326      3.55%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       529424      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     48077143                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8894149                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24938                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24443526                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8037175                       # Number of loads committed
system.cpu1.commit.membars                      10931                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        10931      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15781557     54.43%     54.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            198      0.00%     54.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3928533     13.55%     68.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        452912      1.56%     69.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       124395      0.43%     70.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       152512      0.53%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4270826     14.73%     85.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         34576      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3771557     13.01%     98.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       316784      1.09%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28992557                       # Class of committed instruction
system.cpu1.commit.refs                       8393743                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28986079                       # Number of Instructions Simulated
system.cpu1.committedOps                     28992557                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.681283                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.681283                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             38576380                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 3530                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4301662                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32733032                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1786879                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  5897827                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                173769                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 8685                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2035790                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    4916141                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   510867                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     47411468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 5632                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      35399319                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 354580                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100877                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            881885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4697990                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.726381                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          48470645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.730581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.007349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                24441172     50.42%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                18668360     38.51%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  589161      1.22%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4279386      8.83%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  124112      0.26%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4099      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  341695      0.70%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21478      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            48470645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9218940                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8652469                       # number of floating regfile writes
system.cpu1.idleCycles                         263144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              172837                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4214759                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.932391                       # Inst execution rate
system.cpu1.iew.exec_refs                    24260953                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    360168                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21673857                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8727942                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             10740                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           129767                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              374127                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31326852                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             23900785                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           164312                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             45438937                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                316243                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2892598                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                173769                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3535367                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2041128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4615                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2622                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       690767                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        17559                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2622                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        36210                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        136627                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25245097                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29660655                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.862433                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21772217                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.608626                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29675145                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                48672502                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16462100                       # number of integer regfile writes
system.cpu1.ipc                              0.594784                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.594784                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12553      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16400027     35.96%     35.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 200      0.00%     35.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     35.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3947814      8.66%     44.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     44.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             495549      1.09%     45.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            124673      0.27%     46.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.32%     46.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            153659      0.34%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12026286     26.37%     73.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              36831      0.08%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       11939252     26.18%     99.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        318629      0.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45603249                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               19182130                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           36315934                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8970336                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10226567                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    5116462                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.112195                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 436547      8.53%      8.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      8.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      8.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   27      0.00%      8.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      8.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  954      0.02%      8.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   4      0.00%      8.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      8.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               691082     13.51%     22.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 412      0.01%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2624777     51.30%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   40      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1362616     26.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              31525028                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         108559795                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20690319                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         23437202                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31304589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45603249                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              22263                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2334295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            82124                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          1556                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2188113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     48470645                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.940843                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.742236                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           32751254     67.57%     67.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5374320     11.09%     78.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2614760      5.39%     84.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1985421      4.10%     88.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2759636      5.69%     93.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1296974      2.68%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             749823      1.55%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             486862      1.00%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             451595      0.93%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       48470645                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.935762                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           144540                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           87194                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8727942                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             374127                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9234419                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4805808                       # number of misc regfile writes
system.cpu1.numCycles                        48733789                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     6748599                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27710700                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24607404                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3427134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2748354                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7945332                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19012                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             45274426                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31916639                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27149749                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  6663267                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 40013                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                173769                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10988238                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2542345                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10037891                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35236535                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        186317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5490                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12619336                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5446                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    78888141                       # The number of ROB reads
system.cpu1.rob.rob_writes                   63093456                       # The number of ROB writes
system.cpu1.timesIdled                           9707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.368566                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4676714                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4706432                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           169177                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4825219                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12686                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14172                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1486                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4899908                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1096                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5273                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           165343                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4045839                       # Number of branches committed
system.cpu2.commit.bw_lim_events               515278                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          20409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2303490                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            29023055                       # Number of instructions committed
system.cpu2.commit.committedOps              29029521                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     47771892                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.607669                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.809427                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     40724281     85.25%     85.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2508843      5.25%     90.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       695692      1.46%     91.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       135236      0.28%     92.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       103783      0.22%     92.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       103699      0.22%     92.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1227825      2.57%     95.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1757255      3.68%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       515278      1.08%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     47771892                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8879803                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24742                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24497941                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8053755                       # Number of loads committed
system.cpu2.commit.membars                      10816                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        10816      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15830328     54.53%     54.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            238      0.00%     54.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3930173     13.54%     68.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        440112      1.52%     69.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       119569      0.41%     70.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       146112      0.50%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4273031     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         34985      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3785997     13.04%     98.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       310384      1.07%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29029521                       # Class of committed instruction
system.cpu2.commit.refs                       8404397                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   29023055                       # Number of Instructions Simulated
system.cpu2.committedOps                     29029521                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.668045                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.668045                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             37855554                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 3844                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4302137                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32671458                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1745454                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6416442                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                169217                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8078                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1969429                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4899908                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   492354                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     47119744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 5530                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      35273118                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 346102                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.101213                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            863291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4689400                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.728606                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          48156096                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.732742                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.004506                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                24164926     50.18%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18652238     38.73%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  586462      1.22%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4277635      8.88%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  119930      0.25%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    3933      0.01%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  329453      0.68%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   20329      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1190      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            48156096                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9186491                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8643847                       # number of floating regfile writes
system.cpu2.idleCycles                         255663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              168112                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4217826                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.932400                       # Inst execution rate
system.cpu2.iew.exec_refs                    23942971                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    354084                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               21607929                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8729053                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             10642                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           127088                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              367517                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31310248                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             23588887                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           160242                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             45139117                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                307942                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2839455                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                169217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3463687                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2002012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4455                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2513                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       675298                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        16875                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2513                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        35604                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        132508                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25029681                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29689524                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.865504                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21663299                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.613271                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29703500                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                48417789                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16501834                       # number of integer regfile writes
system.cpu2.ipc                              0.599504                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.599504                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12376      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16438899     36.29%     36.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 241      0.00%     36.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     36.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3949415      8.72%     45.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     45.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             481746      1.06%     46.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            119811      0.26%     46.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     46.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.33%     46.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            147219      0.32%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11886778     26.24%     73.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37099      0.08%     73.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       11765915     25.97%     99.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        312084      0.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45299359                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               18931446                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           35862248                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8955199                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10181923                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5015828                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.110726                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 439242      8.76%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   20      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  292      0.01%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  10      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      8.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674860     13.45%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 360      0.01%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2568729     51.21%     73.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   57      0.00%     73.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1332252     26.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31371365                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         107989117                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20734325                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23411565                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31288237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45299359                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              22011                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2280727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            80723                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          1602                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2128474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     48156096                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.940678                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.732992                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           32339499     67.16%     67.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5507304     11.44%     78.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2676503      5.56%     84.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2017583      4.19%     88.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2716806      5.64%     93.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1243828      2.58%     96.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             729150      1.51%     98.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             478348      0.99%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             447075      0.93%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       48156096                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.935710                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           137973                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           83948                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8729053                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             367517                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9207559                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4783422                       # number of misc regfile writes
system.cpu2.numCycles                        48411759                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     7070501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               27452330                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24644011                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3280713                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2675279                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7638292                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                19305                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             45229404                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31883153                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27125641                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7157755                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  5334                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                169217                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10518857                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2481630                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups          9986829                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35242575                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        182658                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5272                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12205800                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5233                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    78580655                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63050430                       # The number of ROB writes
system.cpu2.timesIdled                           9671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.402081                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4670034                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4698125                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           167845                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4815987                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12660                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14080                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1420                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4889911                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1136                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5029                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           163554                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4037891                       # Number of branches committed
system.cpu3.commit.bw_lim_events               510814                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          19906                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2291281                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28969115                       # Number of instructions committed
system.cpu3.commit.committedOps              28975440                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     47435490                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.610839                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.812313                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     40376139     85.12%     85.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2524263      5.32%     90.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       698904      1.47%     91.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       152348      0.32%     92.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        91527      0.19%     92.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       103665      0.22%     92.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1219430      2.57%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1758400      3.71%     98.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       510814      1.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     47435490                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8857830                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24729                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24457924                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8039716                       # Number of loads committed
system.cpu3.commit.membars                      10650                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        10650      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15804734     54.55%     54.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            328      0.00%     54.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.58% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3921058     13.53%     68.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        437040      1.51%     69.62% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       118898      0.41%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       144576      0.50%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4264791     14.72%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         36787      0.13%     85.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3779954     13.05%     98.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       308848      1.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28975440                       # Class of committed instruction
system.cpu3.commit.refs                       8390380                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28969115                       # Number of Instructions Simulated
system.cpu3.committedOps                     28975440                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.659527                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.659527                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             37248534                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4293                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4293831                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32590889                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1716069                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6762283                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                167344                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 9126                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1923075                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4889911                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   486921                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     46788448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 5359                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      35190707                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 343270                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.101714                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            857210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4682694                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.731995                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          47817305                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.736197                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.004136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                23864859     49.91%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                18628027     38.96%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  582022      1.22%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4273874      8.94%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  119322      0.25%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4101      0.01%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  325368      0.68%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   18586      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1146      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            47817305                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9159626                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8622585                       # number of floating regfile writes
system.cpu3.idleCycles                         257727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              166481                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4210014                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.935471                       # Inst execution rate
system.cpu3.iew.exec_refs                    23817220                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    354327                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               21386131                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8712166                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             10241                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           121380                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              368158                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31244659                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             23462893                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           158146                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44972799                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                303991                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2808691                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                167344                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3424673                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      1990657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4457                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2718                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       672450                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        17494                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2718                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        34010                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        132471                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24867968                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29635678                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.865747                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21529367                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.616446                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29649467                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                48254180                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16476820                       # number of integer regfile writes
system.cpu3.ipc                              0.602581                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.602581                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            11962      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16411466     36.36%     36.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 331      0.00%     36.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     36.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3939759      8.73%     45.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     45.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             478572      1.06%     46.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            119133      0.26%     46.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     46.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.33%     46.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            145720      0.32%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11837000     26.23%     73.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              39218      0.09%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       11689466     25.90%     99.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        310542      0.69%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45130945                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               18787827                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           35625603                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8932383                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10149742                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    4946320                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.109599                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 439212      8.88%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   11      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    4      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   8      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      8.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               636015     12.86%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 323      0.01%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               2549871     51.55%     73.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   58      0.00%     73.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1320813     26.70%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              31277476                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         107480203                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20703295                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23366854                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31223141                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45130945                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              21518                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2269219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            80291                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1612                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2114826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     47817305                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.943820                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.727666                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           31917150     66.75%     66.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5600720     11.71%     78.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2716905      5.68%     84.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2050760      4.29%     88.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2692644      5.63%     94.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1210493      2.53%     96.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             719615      1.50%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             468740      0.98%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             440278      0.92%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       47817305                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.938761                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           137172                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           81552                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8712166                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             368158                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9181855                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4769028                       # number of misc regfile writes
system.cpu3.numCycles                        48075032                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     7407995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               27113192                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24597901                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3197468                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2621850                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7454542                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20712                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             45123013                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31808308                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27061805                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7484628                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  3051                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                167344                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10255061                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2463904                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups          9946467                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35176546                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        175230                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              4984                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11925208                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          4957                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    78184234                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62915468                       # The number of ROB writes
system.cpu3.timesIdled                           9932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1047661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2078648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4771659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4897                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11088772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23862419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7880                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1024357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46363                       # Transaction distribution
system.membus.trans_dist::CleanEvict           984620                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7461                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4738                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11107                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1024359                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3112877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3112877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     69157888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69157888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13434                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1047665                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1047665    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1047665                       # Request fanout histogram
system.membus.respLayer1.occupancy         5437322750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2498019000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1742                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          872                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4097983.371560                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   6973238.593565                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          872    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     40510500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            872                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    24205443500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   3573441500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       476964                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          476964                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       476964                       # number of overall hits
system.cpu2.icache.overall_hits::total         476964                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        15390                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         15390                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        15390                       # number of overall misses
system.cpu2.icache.overall_misses::total        15390                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    378771500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    378771500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    378771500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    378771500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       492354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       492354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       492354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       492354                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.031258                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.031258                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.031258                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.031258                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24611.533463                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24611.533463                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24611.533463                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24611.533463                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.700000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15027                       # number of writebacks
system.cpu2.icache.writebacks::total            15027                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          363                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15027                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15027                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15027                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15027                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    355459500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    355459500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    355459500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    355459500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030521                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030521                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030521                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030521                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23654.721501                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23654.721501                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23654.721501                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23654.721501                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15027                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       476964                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         476964                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        15390                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        15390                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    378771500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    378771500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       492354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       492354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.031258                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.031258                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24611.533463                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24611.533463                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15027                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15027                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    355459500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    355459500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030521                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030521                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23654.721501                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23654.721501                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             500392                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15059                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.228767                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           999735                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          999735                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2195061                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2195061                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2195061                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2195061                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6440025                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6440025                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6440025                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6440025                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 220327620721                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 220327620721                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 220327620721                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 220327620721                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8635086                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8635086                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8635086                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8635086                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.745797                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.745797                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.745797                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.745797                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 34212.230655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34212.230655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 34212.230655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34212.230655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     12599216                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        24193                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2045465                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            590                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.159585                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    41.005085                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1670751                       # number of writebacks
system.cpu2.dcache.writebacks::total          1670751                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3492039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3492039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3492039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3492039                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2947986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2947986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2947986                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2947986                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  50857293005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  50857293005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  50857293005                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  50857293005                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.341396                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.341396                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.341396                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.341396                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 17251.538170                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17251.538170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 17251.538170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17251.538170                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2942900                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1919111                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1919111                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6373366                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6373366                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 219243804500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 219243804500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8292477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8292477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.768572                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.768572                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 34400.002212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34400.002212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3447996                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3447996                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2925370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2925370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50456004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50456004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.352774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.352774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 17247.734304                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17247.734304                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       275950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        275950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        66659                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        66659                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   1083816221                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1083816221                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       342609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       342609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.194563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.194563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 16259.113113                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 16259.113113                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        44043                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        44043                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22616                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22616                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    401288505                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    401288505                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.066011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.066011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 17743.566723                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17743.566723                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2817                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2817                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13027500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13027500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.185838                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.185838                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20260.497667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20260.497667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          335                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          335                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          308                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          308                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.089017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4295.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4295.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1413                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1413                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1233                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1233                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6584500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6584500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.465986                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.465986                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5340.227088                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5340.227088                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1233                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1233                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5370500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5370500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465986                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465986                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4355.636659                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4355.636659                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       309000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       309000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       290000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       290000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          996                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            996                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4277                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4277                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     43785500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     43785500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5273                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5273                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.811113                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.811113                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10237.432780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10237.432780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4277                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4277                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     39508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     39508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.811113                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.811113                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9237.432780                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9237.432780                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.139574                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5155766                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2950142                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.747633                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.139574                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.973112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20243044                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20243044                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1522                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4910433.727034                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7190798.913907                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          762    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     40273500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    24037134500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3741750500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       471075                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          471075                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       471075                       # number of overall hits
system.cpu3.icache.overall_hits::total         471075                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        15846                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         15846                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        15846                       # number of overall misses
system.cpu3.icache.overall_misses::total        15846                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    381876000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    381876000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    381876000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    381876000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       486921                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       486921                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       486921                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       486921                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032543                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032543                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032543                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032543                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24099.204847                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24099.204847                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24099.204847                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24099.204847                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          985                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.965517                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15534                       # number of writebacks
system.cpu3.icache.writebacks::total            15534                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          312                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          312                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15534                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15534                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15534                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15534                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    361147500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    361147500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    361147500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    361147500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23248.841251                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23248.841251                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23248.841251                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23248.841251                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15534                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       471075                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         471075                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        15846                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        15846                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    381876000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    381876000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       486921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       486921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24099.204847                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24099.204847                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          312                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15534                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15534                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    361147500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    361147500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23248.841251                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23248.841251                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             506490                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15566                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.538224                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           989376                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          989376                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2269983                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2269983                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2269983                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2269983                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6350287                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6350287                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6350287                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6350287                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 215683119336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 215683119336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 215683119336                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 215683119336                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8620270                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8620270                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8620270                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8620270                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.736669                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.736669                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.736669                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.736669                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 33964.310485                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33964.310485                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 33964.310485                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33964.310485                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     12542298                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19407                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2033977                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            504                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.166391                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    38.505952                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1660539                       # number of writebacks
system.cpu3.dcache.writebacks::total          1660539                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3416435                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3416435                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3416435                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3416435                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2933852                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2933852                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2933852                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2933852                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50253421519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50253421519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50253421519                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50253421519                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.340343                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.340343                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.340343                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.340343                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 17128.819558                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17128.819558                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 17128.819558                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17128.819558                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2929157                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      1992248                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1992248                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6285302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6285302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 214608920000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 214608920000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8277550                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8277550                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.759319                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.759319                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 34144.567755                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34144.567755                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3374147                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3374147                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2911155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2911155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49846319000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49846319000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.351693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.351693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 17122.523191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17122.523191                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       277735                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        277735                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        64985                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        64985                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1074199336                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1074199336                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       342720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       342720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.189615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.189615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 16529.958237                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16529.958237                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        42288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        42288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22697                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22697                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    407102519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    407102519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066226                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066226                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 17936.402124                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17936.402124                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          805                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     13705000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13705000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.233266                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.233266                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17024.844720                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17024.844720                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          561                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          561                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          244                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          244                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.070704                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.070704                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5047.131148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5047.131148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1690                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1113                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1113                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6197500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6197500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2803                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2803                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.397075                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.397075                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5568.283917                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5568.283917                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1112                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5115500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5115500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.396718                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.396718                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4600.269784                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4600.269784                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       491000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       491000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       461000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       461000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1185                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1185                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         3844                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         3844                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     41508500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     41508500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5029                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5029                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.764367                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.764367                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10798.257024                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10798.257024                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         3844                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         3844                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     37664500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     37664500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.764367                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.764367                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9798.257024                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9798.257024                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.245446                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5215666                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2935832                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.776555                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.245446                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.976420                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976420                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20198912                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20198912                       # Number of data accesses
system.cpu0.numPwrStateTransitions                680                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          695950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1126657.568320                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4090500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    27542262000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    236623000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       541802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          541802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       541802                       # number of overall hits
system.cpu0.icache.overall_hits::total         541802                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76551                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76551                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76551                       # number of overall misses
system.cpu0.icache.overall_misses::total        76551                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3405757499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3405757499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3405757499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3405757499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       618353                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       618353                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       618353                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       618353                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.123798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.123798                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.123798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.123798                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 44490.045839                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44490.045839                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 44490.045839                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44490.045839                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          755                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    20.972222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73157                       # number of writebacks
system.cpu0.icache.writebacks::total            73157                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3394                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3394                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3394                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3394                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73157                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73157                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3169836500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3169836500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3169836500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3169836500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.118309                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.118309                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.118309                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.118309                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 43329.230286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43329.230286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 43329.230286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43329.230286                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73157                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       541802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         541802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76551                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76551                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3405757499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3405757499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       618353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       618353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.123798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.123798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 44490.045839                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44490.045839                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3394                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3394                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3169836500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3169836500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.118309                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.118309                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 43329.230286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43329.230286                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             615053                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73189                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.403626                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1309863                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1309863                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2272501                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2272501                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2272501                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2272501                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6674829                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6674829                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6674829                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6674829                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 236337446687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 236337446687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 236337446687                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 236337446687                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8947330                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8947330                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8947330                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8947330                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.746014                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.746014                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.746014                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.746014                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35407.266117                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35407.266117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35407.266117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35407.266117                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12605544                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18179                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2015664                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            566                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.253792                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    32.118375                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1674676                       # number of writebacks
system.cpu0.dcache.writebacks::total          1674676                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3732015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3732015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3732015                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3732015                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2942814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2942814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2942814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2942814                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53294126519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53294126519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53294126519                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53294126519                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.328904                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.328904                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.328904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.328904                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18109.920137                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18109.920137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18109.920137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18109.920137                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2939658                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1887474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1887474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6564152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6564152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 233110644500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 233110644500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8451626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8451626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.776673                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.776673                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35512.682293                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35512.682293                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3660194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3660194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2903958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2903958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  52209298500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  52209298500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.343598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.343598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17978.668596                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17978.668596                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       385027                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        385027                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       110677                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       110677                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3226802187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3226802187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       495704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       495704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.223272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.223272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29155.128771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29155.128771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        71821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        71821                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1084828019                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1084828019                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078385                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078385                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27919.189289                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27919.189289                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1232                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1232                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     21554000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     21554000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.244639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.244639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17495.129870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17495.129870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           80                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4918.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4918.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1705                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1705                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7942500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7942500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4387                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4387                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.388648                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.388648                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4658.357771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4658.357771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1660                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1660                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6286500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6286500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.378391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.378391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3787.048193                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3787.048193                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     37275000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     37275000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5760                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5760                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.630208                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.630208                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10268.595041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10268.595041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33645000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33645000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.630208                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.630208                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9268.595041                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9268.595041                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.928779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5231029                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2944248                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.776694                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.928779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20869243                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20869243                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40017                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1974697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2004195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               12781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1987066                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1984971                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8029809                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40017                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1974697                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12824                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2004195                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              12781                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1987066                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13258                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1984971                       # number of overall hits
system.l2.overall_hits::total                 8029809                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            271196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2260                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            253982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            239255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            231691                       # number of demand (read+write) misses
system.l2.demand_misses::total                1036047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33141                       # number of overall misses
system.l2.overall_misses::.cpu0.data           271196                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2260                       # number of overall misses
system.l2.overall_misses::.cpu1.data           253982                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2246                       # number of overall misses
system.l2.overall_misses::.cpu2.data           239255                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2276                       # number of overall misses
system.l2.overall_misses::.cpu3.data           231691                       # number of overall misses
system.l2.overall_misses::total               1036047                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2611471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  21044734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    182402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  19434483000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    181901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  18411362500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    183756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  17850541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79900652000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2611471500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  21044734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    182402500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  19434483000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    181901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  18411362500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    183756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  17850541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79900652000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2245893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2258177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15027                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2226321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2216662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9065856                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2245893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2258177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15027                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2226321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2216662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9065856                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.453006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.149828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.112472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.149464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.107467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.146517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.104522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.114280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.453006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.149828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.112472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.149464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.107467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.146517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.104522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.114280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78798.814158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77599.721235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80709.070796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76519.135214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 80989.091719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 76952.884997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 80736.379613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 77044.602509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77120.682749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78798.814158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77599.721235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80709.070796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76519.135214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 80989.091719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 76952.884997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 80736.379613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 77044.602509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77120.682749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46363                       # number of writebacks
system.l2.writebacks::total                     46363                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1817                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1817                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       271193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       253861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       239139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       231542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1034230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       271193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       253861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       239139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       231542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1034230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2276417500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  18332654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    135332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16887990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    136804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  16012028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    134836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  15524719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69440782500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2276417500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  18332654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    135332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16887990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    136804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  16012028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    134836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  15524719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69440782500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.451940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.120751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.112419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.120982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.107414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.117034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.104455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114080                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.451940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.120751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.112419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.120982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.107414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.117034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.104455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114080                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68850.905846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67600.026549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75352.171492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66524.556746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        75250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 66956.991540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 74167.216722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 67049.258882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67142.494900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68850.905846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67600.026549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75352.171492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66524.556746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        75250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 66956.991540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 74167.216722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 67049.258882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67142.494900                       # average overall mshr miss latency
system.l2.replacements                        1038284                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6695783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6695783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6695783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6695783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        69413                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            69413                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        69413                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        69413                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             363                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             331                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             441                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             508                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1643                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data          363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          441                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1643                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data           111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           146                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           166                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                545                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            545                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            31685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            23846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                102834                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           1515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data            685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data            651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    619127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    117598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data     59857000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data     61608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     858190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        25162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        24341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        24497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.181393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.060210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.028142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.026575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88182.167782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77622.442244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 87382.481752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94636.712750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86931.776742                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         1515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data          685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data          651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    548917000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    102448000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     53007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data     55098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    759470500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.060210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.028142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.026575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.087591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78182.167782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67622.442244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 77382.481752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84636.712750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76931.776742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         12781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13258                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              78880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2611471500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    182402500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    181901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    183756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3159531500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.453006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.149828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.149464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.146517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.336044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78798.814158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80709.070796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 80989.091719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 80736.379613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79140.633219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          464                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          428                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          458                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1428                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2276417500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    135332500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    136804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    134836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2683390500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.451940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.120982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.117034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.324024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68850.905846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75352.171492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        75250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 74167.216722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69707.507469                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1943012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1980548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1963410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1961125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7848095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       264175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       238570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       231040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          986252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  20425607000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19316885000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18351505500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  17788932500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75882930000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2207187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2233015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2201980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2192165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8834347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.119689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.113061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.108343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.105394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.111638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 77318.470711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76512.514507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 76922.938760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 76995.033328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76940.710893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       264172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       252346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       238454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       230891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       985863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  17783737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16785542500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15959021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15469621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65997921500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.119687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.113007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.108291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.105326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 67318.780946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66517.965413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 66927.042532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 66999.670840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66944.313257                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    18703058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1042380                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.942649                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.312793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      105.178473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1066.672103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        7.226414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1058.493423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        7.312697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      939.264775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        7.302253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      887.237068                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.260418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.258421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.229313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.216611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 150504716                       # Number of tag accesses
system.l2.tags.data_accesses                150504716                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      17356352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      16247104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        116352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      15304896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      14818688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66190720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2116032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2463680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2967232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2967232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         271193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         253861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         239139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         231542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1034230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         76174116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        624803767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4137819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        584872431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4188505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        550954295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4188505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        533451505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2382770943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     76174116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4137819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4188505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4188505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88688945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106816094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106816094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106816094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        76174116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       624803767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4137819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       584872431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4188505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       550954295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4188505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       533451505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2489587037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    271090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    250157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    238560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    231201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246808500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2087067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1034231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46363                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1034231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4727                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             84627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             64146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            78716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            57722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7652856500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5147520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26956056500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7433.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26183.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   928406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40286                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1034231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  504525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  382081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  111178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       107179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    642.444658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   428.932192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.237580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18098     16.89%     16.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12689     11.84%     28.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6722      6.27%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4956      4.62%     39.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4219      3.94%     43.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3824      3.57%     47.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3314      3.09%     50.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3276      3.06%     53.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50081     46.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       107179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     355.707123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    165.430933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    675.594098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1453     50.24%     50.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          634     21.92%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          169      5.84%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          182      6.29%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          133      4.60%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           21      0.73%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          136      4.70%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.17%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      0.55%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            7      0.24%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           45      1.56%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           32      1.11%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           26      0.90%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455           24      0.83%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            8      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.262034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2850     98.55%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.41%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.66%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               65888256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  302528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2966848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66190784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2967232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2371.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2382.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27778951000                       # Total gap between requests
system.mem_ctrls.avgGap                      25707.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2116096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     17349760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     16010048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       116352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     15267840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     14796864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2966848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 76176419.607914432883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 624566464.780713796616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4137819.066532007884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 576338755.137220263481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4188505.046188858803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 549620332.133561134338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4188505.046188858803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 532665871.938344538212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106802270.861483469605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       271193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       253861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       239139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       231542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    915140000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7179641000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60705750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6487618500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     61194000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   6184544000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59079500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   6008133750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 680886683500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27677.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26474.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33800.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25555.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     33660.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     25861.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32496.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     25948.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14685992.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            384274800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            204262080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3699919440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34744320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2193035520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11208769560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1228128000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18953133720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        682.285618                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3087097750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    927680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23764107250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            380904720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            202482225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3650731980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          207239220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2193035520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10557035550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1776956640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18968385855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        682.834673                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4522102750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    927680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22329102250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1788                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          895                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3812779.888268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6976985.525704                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          895    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     40374500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            895                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    24366447000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3412438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       495421                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          495421                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       495421                       # number of overall hits
system.cpu1.icache.overall_hits::total         495421                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15446                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15446                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15446                       # number of overall misses
system.cpu1.icache.overall_misses::total        15446                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378442500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378442500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378442500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378442500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       510867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       510867                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       510867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       510867                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.030235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.030235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.030235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.030235                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24501.003496                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24501.003496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24501.003496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24501.003496                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15084                       # number of writebacks
system.cpu1.icache.writebacks::total            15084                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15084                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15084                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    357023000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357023000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    357023000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357023000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.029526                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.029526                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23668.987006                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23668.987006                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23668.987006                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23668.987006                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15084                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       495421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         495421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15446                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15446                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378442500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378442500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       510867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       510867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.030235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.030235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24501.003496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24501.003496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    357023000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357023000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.029526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23668.987006                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23668.987006                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             522329                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15116                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            34.554710                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1036818                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1036818                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2080546                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2080546                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2080546                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2080546                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6547882                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6547882                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6547882                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6547882                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 226802306657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 226802306657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 226802306657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 226802306657                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8628428                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8628428                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8628428                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8628428                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.758873                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.758873                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.758873                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.758873                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 34637.506702                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34637.506702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 34637.506702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34637.506702                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     12826179                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21686                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2084002                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            582                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.154591                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    37.261168                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1689867                       # number of writebacks
system.cpu1.dcache.writebacks::total          1689867                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3562420                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3562420                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3562420                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3562420                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2985462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2985462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2985462                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2985462                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52172109606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52172109606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52172109606                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52172109606                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.346003                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.346003                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.346003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.346003                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17475.388937                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17475.388937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17475.388937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17475.388937                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2980685                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1803532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1803532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6476482                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6476482                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 225090510000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 225090510000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8280014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8280014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.782182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.782182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34755.058379                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34755.058379                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3513914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3513914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2962568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2962568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51710916500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51710916500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.357797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.357797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17454.761038                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17454.761038                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       277014                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        277014                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        71400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        71400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1711796657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1711796657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       348414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       348414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.204929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.204929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 23974.743095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23974.743095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        48506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        48506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    461193106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    461193106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065709                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065709                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 20144.715035                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20144.715035                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         2865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          672                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          672                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13857500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13857500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.189992                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.189992                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20621.279762                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20621.279762                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          447                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          447                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          225                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.063613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6881500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6881500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2831                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2831                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.484634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.484634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5015.670554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5015.670554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5550500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5550500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.482162                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.482162                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4066.300366                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4066.300366                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       507000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       507000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       473000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          970                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            970                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4238                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4238                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     44510000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     44510000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5208                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5208                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.813748                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.813748                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10502.595564                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10502.595564                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4238                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4238                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     40272000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     40272000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.813748                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.813748                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9502.595564                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9502.595564                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.238535                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5078409                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2987954                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.699628                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.238535                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.976204                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976204                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20267931                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20267931                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27778885000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11816918                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           24                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6742146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       118802                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6088494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9104                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14387                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           119843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          119843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118803                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11698141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8134210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8230637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        45081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8123642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8085565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32930461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9364096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    250915840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1930752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    252674368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1923456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    249411584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1988352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    248139648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1016348096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3921501                       # Total snoops (count)
system.tol2bus.snoopTraffic                 186712384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12989545                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.379103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.634250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9033107     69.54%     69.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3101824     23.88%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 743926      5.73%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 108048      0.83%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2640      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12989545                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18746933717                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             67.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4499015040                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            16.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          22930053                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4477033276                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            16.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          23727491                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4489635085                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110032868                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4556241233                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization            16.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23026541                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
