vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xbip_utils_v3_0_10
vlib modelsim_lib/msim/c_reg_fd_v12_0_6
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib modelsim_lib/msim/xbip_pipe_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib modelsim_lib/msim/xbip_addsub_v3_0_6
vlib modelsim_lib/msim/c_addsub_v12_0_13
vlib modelsim_lib/msim/c_gate_bit_v12_0_6
vlib modelsim_lib/msim/xbip_counter_v3_0_6
vlib modelsim_lib/msim/c_counter_binary_v12_0_13
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/xlconcat_v2_1_3
vlib modelsim_lib/msim/util_vector_logic_v2_0_1
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/interrupt_control_v3_1_4
vlib modelsim_lib/msim/axi_gpio_v2_0_21
vlib modelsim_lib/msim/xlslice_v1_0_2

vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10
vmap c_reg_fd_v12_0_6 modelsim_lib/msim/c_reg_fd_v12_0_6
vmap xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 modelsim_lib/msim/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_13 modelsim_lib/msim/c_addsub_v12_0_13
vmap c_gate_bit_v12_0_6 modelsim_lib/msim/c_gate_bit_v12_0_6
vmap xbip_counter_v3_0_6 modelsim_lib/msim/xbip_counter_v3_0_6
vmap c_counter_binary_v12_0_13 modelsim_lib/msim/c_counter_binary_v12_0_13
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap xlconcat_v2_1_3 modelsim_lib/msim/xlconcat_v2_1_3
vmap util_vector_logic_v2_0_1 modelsim_lib/msim/util_vector_logic_v2_0_1
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap interrupt_control_v3_1_4 modelsim_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_21 modelsim_lib/msim/axi_gpio_v2_0_21
vmap xlslice_v1_0_2 modelsim_lib/msim/xlslice_v1_0_2

vcom -work xbip_utils_v3_0_10 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/1123/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_13 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/cbe4/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_6 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_13 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/23f1/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_c_counter_binary_0_0/sim/TIME_TAG_c_counter_binary_0_0.vhd" \

vlog -work xlconcat_v2_1_3 -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_xlconcat_0_0/sim/TIME_TAG_xlconcat_0_0.v" \

vlog -work util_vector_logic_v2_0_1 -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_0_0/sim/TIME_TAG_util_vector_logic_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_1_0/sim/TIME_TAG_util_vector_logic_1_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/src/TIME_TAG_util_vector_logic_0_1/sim/TIME_TAG_util_vector_logic_0_1.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_TRIG_CTL_0_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_DETECTOR_0_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_TIMER_CTL_0_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_OUTPUT_CTRL_0_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_DETECTOR_0_1.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_DETECTOR_1_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG_TT_DETECTOR_2_0.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/src/TT_TRIG_CTL.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/src/TT_DETECTOR.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/src/TT_TIMER_CTL.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/src/OUTPUT_CTRL.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/sim/TIME_TAG.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a7d2/src/TIME_TAG_wrapper.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0/sim/TT_AXI_PERIPH_TIME_TAG_wrapper_0_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_21 -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_axi_gpio_0_0/sim/TT_AXI_PERIPH_axi_gpio_0_0.vhd" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlconcat_0_0/sim/TT_AXI_PERIPH_xlconcat_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_axi_gpio_0_1/sim/TT_AXI_PERIPH_axi_gpio_0_1.vhd" \

vlog -work xlslice_v1_0_2 -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_0_0/sim/TT_AXI_PERIPH_xlslice_0_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_1_0/sim/TT_AXI_PERIPH_xlslice_1_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlconcat_1_0/sim/TT_AXI_PERIPH_xlconcat_1_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_axi_gpio_0_2/sim/TT_AXI_PERIPH_axi_gpio_0_2.vhd" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_2_0/sim/TT_AXI_PERIPH_xlslice_2_0.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_xlslice_2_1/sim/TT_AXI_PERIPH_xlslice_2_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_1/sim/TT_AXI_PERIPH_LSB_T1_1.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_1/sim/TT_AXI_PERIPH_MSB_T1_1.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_T1_2/sim/TT_AXI_PERIPH_T1_2.vhd" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_2/sim/TT_AXI_PERIPH_LSB_T1_2.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_2/sim/TT_AXI_PERIPH_MSB_T1_2.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_T1_3/sim/TT_AXI_PERIPH_T1_3.vhd" \

vlog -work xil_defaultlib -64 -incr \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_LSB_T1_3/sim/TT_AXI_PERIPH_LSB_T1_3.v" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_MSB_T1_3/sim/TT_AXI_PERIPH_MSB_T1_3.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/ip/TT_AXI_PERIPH_T1_4/sim/TT_AXI_PERIPH_T1_4.vhd" \
"../../../../TT_AXI_PERIPH.srcs/sources_1/bd/TT_AXI_PERIPH/sim/TT_AXI_PERIPH.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

