--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-07-09, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.987 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X107Y141.CE    net (fanout=8)        1.338   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X107Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (0.723ns logic, 3.805ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.987 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X107Y141.CE    net (fanout=8)        1.338   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X107Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (0.723ns logic, 3.805ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.987 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X107Y141.CE    net (fanout=8)        1.338   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X107Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_7
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (0.723ns logic, 3.805ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.987 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X107Y141.CE    net (fanout=8)        1.338   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X107Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (0.723ns logic, 3.805ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.532 - 1.592)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_now_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.DQ    Tcko                  0.337   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X108Y134.A6    net (fanout=20)       0.373   ftop/sys0_rst$OUT_RST_N
    SLICE_X108Y134.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/RST_N_sys0_rst_inv1_INV_0
    SLICE_X71Y106.SR     net (fanout=88)       3.279   ftop/ctop/inf/cp/RST_N_sys0_rst_inv
    SLICE_X71Y106.CLK    Tsrck                 0.513   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_36
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.918ns logic, 3.652ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.537 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y154.SR     net (fanout=7)        2.196   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y154.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_27
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.918ns logic, 3.605ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.532 - 1.592)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_now_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.DQ    Tcko                  0.337   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X108Y134.A6    net (fanout=20)       0.373   ftop/sys0_rst$OUT_RST_N
    SLICE_X108Y134.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/RST_N_sys0_rst_inv1_INV_0
    SLICE_X71Y106.SR     net (fanout=88)       3.279   ftop/ctop/inf/cp/RST_N_sys0_rst_inv
    SLICE_X71Y106.CLK    Tsrck                 0.513   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_37
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.918ns logic, 3.652ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.537 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y154.SR     net (fanout=7)        2.196   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y154.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_24
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.918ns logic, 3.605ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.537 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y154.SR     net (fanout=7)        2.196   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y154.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.918ns logic, 3.605ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.532 - 1.592)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_now_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.DQ    Tcko                  0.337   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X108Y134.A6    net (fanout=20)       0.373   ftop/sys0_rst$OUT_RST_N
    SLICE_X108Y134.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/RST_N_sys0_rst_inv1_INV_0
    SLICE_X71Y106.SR     net (fanout=88)       3.279   ftop/ctop/inf/cp/RST_N_sys0_rst_inv
    SLICE_X71Y106.CLK    Tsrck                 0.513   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_39
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.918ns logic, 3.652ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.532 - 1.592)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_0 to ftop/ctop/inf/cp/timeServ_now_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y133.DQ    Tcko                  0.337   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_0
    SLICE_X108Y134.A6    net (fanout=20)       0.373   ftop/sys0_rst$OUT_RST_N
    SLICE_X108Y134.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/RST_N_sys0_rst_inv1_INV_0
    SLICE_X71Y106.SR     net (fanout=88)       3.279   ftop/ctop/inf/cp/RST_N_sys0_rst_inv
    SLICE_X71Y106.CLK    Tsrck                 0.513   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_38
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.918ns logic, 3.652ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.537 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y154.SR     net (fanout=7)        2.196   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y154.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_26
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.918ns logic, 3.605ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.535 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y151.SR     net (fanout=7)        2.169   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y151.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_15
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.918ns logic, 3.578ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.535 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y151.SR     net (fanout=7)        2.169   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y151.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_14
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.918ns logic, 3.578ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.535 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y151.SR     net (fanout=7)        2.169   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y151.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_13
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.918ns logic, 3.578ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerCount_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.535 - 1.644)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C5    net (fanout=11)       1.409   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X100Y136.C     Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val28
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val282
    SLICE_X66Y151.SR     net (fanout=7)        2.169   ftop/ctop/inf/cp/Mcount_timeServ_refPerCount_val
    SLICE_X66Y151.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/timeServ_refPerCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_12
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.918ns logic, 3.578ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.988 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X105Y141.CE    net (fanout=8)        1.253   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X105Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.723ns logic, 3.720ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.988 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X105Y141.CE    net (fanout=8)        1.253   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X105Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.723ns logic, 3.720ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.988 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X105Y141.CE    net (fanout=8)        1.253   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X105Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.723ns logic, 3.720ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.988 - 1.100)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y124.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D6    net (fanout=11)       2.467   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X115Y153.D     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X105Y141.CE    net (fanout=8)        1.253   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X105Y141.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.723ns logic, 3.720ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeSpan_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.488 - 0.449)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeSpan_14 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.CQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_14
    SLICE_X106Y145.CX    net (fanout=1)        0.101   ftop/ctop/inf/cp/timeServ_refFreeSpan<14>
    SLICE_X106Y145.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeSpan_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.488 - 0.449)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeSpan_12 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeSpan<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_12
    SLICE_X106Y145.AX    net (fanout=1)        0.101   ftop/ctop/inf/cp/timeServ_refFreeSpan<12>
    SLICE_X106Y145.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_36 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_36 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y128.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<39>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_36
    SLICE_X100Y128.AX    net (fanout=6)        0.109   ftop/ctop/inf/cp/timeServ_fracSeconds<36>
    SLICE_X100Y128.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_20
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_38 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.502 - 0.465)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_38 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y128.CQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<39>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_38
    SLICE_X100Y128.CX    net (fanout=6)        0.110   ftop/ctop/inf/cp/timeServ_fracSeconds<38>
    SLICE_X100Y128.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_22
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_5 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.505 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_5 to ftop/ctop/inf/itc1/now/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y99.BQ      Tcko                  0.098   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_5
    SLICE_X85Y99.BX      net (fanout=2)        0.102   ftop/ctop/cpNow<5>
    SLICE_X85Y99.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<7>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y141.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0
    SLICE_X114Y141.AX    net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<0>
    SLICE_X114Y141.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X68Y140.CX     net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X68Y140.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y141.CQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2
    SLICE_X114Y141.CX    net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<2>
    SLICE_X114Y141.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.467 - 0.432)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2 to ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2
    SLICE_X123Y155.AX    net (fanout=3)        0.105   ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2
    SLICE_X123Y155.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.039ns logic, 0.105ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X69Y140.C5     net (fanout=2)        0.067   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X69Y140.CLK    Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y142.BQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5
    SLICE_X114Y141.B5    net (fanout=2)        0.119   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<5>
    SLICE_X114Y141.CLK   Tah         (-Th)     0.099   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount<5>_rt
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.001ns logic, 0.119ns route)
                                                       (-0.8% logic, 100.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.061 - 0.051)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_24 to ftop/ctop/inf/cp/timeServ_refFreeSamp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_24
    SLICE_X111Y148.DX    net (fanout=4)        0.108   ftop/ctop/inf/cp/timeServ_refFreeCount<24>
    SLICE_X111Y148.CLK   Tckdi       (-Th)     0.102   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_24
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.013ns logic, 0.108ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.487 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_19 to ftop/ctop/inf/cp/timeServ_refFreeSamp_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y147.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_19
    SLICE_X109Y146.DX    net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
    SLICE_X109Y146.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_19
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.039ns logic, 0.109ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.486 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_15 to ftop/ctop/inf/cp/timeServ_refFreeSamp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_15
    SLICE_X109Y145.DX    net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
    SLICE_X109Y145.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_15
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.039ns logic, 0.109ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.486 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_14 to ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.CQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_14
    SLICE_X109Y145.CX    net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<14>
    SLICE_X109Y145.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0
    SLICE_X68Y140.AX     net (fanout=4)        0.113   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<0>
    SLICE_X68Y140.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.009ns logic, 0.113ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.486 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_12 to ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_12
    SLICE_X109Y145.AX    net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<12>
    SLICE_X109Y145.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_3 to ftop/dram0/memc_mem_rst_p/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y148.DQ     Tcko                  0.098   ftop/dram0/memc_mem_rst_p/reset_hold<3>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_3
    SLICE_X65Y148.A4     net (fanout=1)        0.097   ftop/dram0/memc_mem_rst_p/reset_hold<3>
    SLICE_X65Y148.CLK    Tah         (-Th)     0.082   ftop/dram0/memc_mem_rst_p/reset_hold<3>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold<3>_rt
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.016ns logic, 0.097ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.487 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y147.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_16
    SLICE_X109Y146.AX    net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<16>
    SLICE_X109Y146.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.486 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_13 to ftop/ctop/inf/cp/timeServ_refFreeSamp_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_13
    SLICE_X109Y145.BX    net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<13>
    SLICE_X109Y145.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_13
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Location pin: SLICE_X61Y138.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X61Y138.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X61Y138.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p$OUT_RST_N/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_15/SR
  Location pin: SLICE_X64Y146.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_0/SR
  Location pin: SLICE_X65Y142.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST_N
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_1/SR
  Location pin: SLICE_X65Y142.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST_N
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_2/SR
  Location pin: SLICE_X65Y142.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST_N
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3/SR
  Location pin: SLICE_X65Y142.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5033024 paths analyzed, 134442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.989ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_12_q_0_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.644 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_reqF_12_q_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X67Y85.B6      net (fanout=152)      1.782   ftop/p125rst
    SLICE_X67Y85.B       Tilo                  0.068   ftop/ctop/inf$wci_m_2_MData<6>
                                                       ftop/ctop/inf/cp/RST_N_inv3351_INV_0
    SLICE_X97Y162.SR     net (fanout=545)      5.219   ftop/ctop/inf/cp/RST_N_inv
    SLICE_X97Y162.CLK    Tsrck                 0.513   ftop/ctop$wci_m_4_MData<18>
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0_15
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (0.962ns logic, 7.001ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_12_q_0_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.644 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_reqF_12_q_0_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X67Y85.B6      net (fanout=152)      1.782   ftop/p125rst
    SLICE_X67Y85.B       Tilo                  0.068   ftop/ctop/inf$wci_m_2_MData<6>
                                                       ftop/ctop/inf/cp/RST_N_inv3351_INV_0
    SLICE_X97Y162.SR     net (fanout=545)      5.219   ftop/ctop/inf/cp/RST_N_inv
    SLICE_X97Y162.CLK    Tsrck                 0.513   ftop/ctop$wci_m_4_MData<18>
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0_18
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (0.962ns logic, 7.001ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_12_q_0_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.644 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_reqF_12_q_0_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X67Y85.B6      net (fanout=152)      1.782   ftop/p125rst
    SLICE_X67Y85.B       Tilo                  0.068   ftop/ctop/inf$wci_m_2_MData<6>
                                                       ftop/ctop/inf/cp/RST_N_inv3351_INV_0
    SLICE_X97Y162.SR     net (fanout=545)      5.219   ftop/ctop/inf/cp/RST_N_inv
    SLICE_X97Y162.CLK    Tsrck                 0.513   ftop/ctop$wci_m_4_MData<18>
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0_16
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (0.962ns logic, 7.001ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_12_q_0_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.644 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_reqF_12_q_0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X67Y85.B6      net (fanout=152)      1.782   ftop/p125rst
    SLICE_X67Y85.B       Tilo                  0.068   ftop/ctop/inf$wci_m_2_MData<6>
                                                       ftop/ctop/inf/cp/RST_N_inv3351_INV_0
    SLICE_X97Y162.SR     net (fanout=545)      5.219   ftop/ctop/inf/cp/RST_N_inv
    SLICE_X97Y162.CLK    Tsrck                 0.513   ftop/ctop$wci_m_4_MData<18>
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0_17
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (0.962ns logic, 7.001ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_5 (FF)
  Destination:          ftop/ctop/inf/cp/adminResp2F/D_OUT_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (1.549 - 1.621)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_5 to ftop/ctop/inf/cp/adminResp2F/D_OUT_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.AQ     Tcko                  0.381   ftop/ctop/inf/cp/cpReq<7>
                                                       ftop/ctop/inf/cp/cpReq_5
    SLICE_X68Y96.B1      net (fanout=64)       2.744   ftop/ctop/inf/cp/cpReq<5>
    SLICE_X68Y96.B       Tilo                  0.068   ftop/ctop/inf/cp/Mmux_IF_cpReq_363_BITS_11_TO_4_366_EQ_0x0_445_THEN__ETC___d613272
                                                       ftop/ctop/inf/cp/Mmux_IF_cpReq_363_BITS_11_TO_4_366_EQ_0x0_445_THEN__ETC___d6132721
    SLICE_X92Y137.D1     net (fanout=22)       3.279   ftop/ctop/inf/cp/Mmux_IF_cpReq_363_BITS_11_TO_4_366_EQ_0x0_445_THEN__ETC___d613272
    SLICE_X92Y137.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/iserdes_q_r<4>
                                                       ftop/ctop/inf/cp/adminResp2F$D_IN<5>4
    SLICE_X90Y126.C2     net (fanout=1)        1.226   ftop/ctop/inf/cp/adminResp2F$D_IN<5>4
    SLICE_X90Y126.CLK    Tas                   0.073   ftop/ctop/inf/cp/adminResp2F$D_OUT<27>
                                                       ftop/ctop/inf/cp/adminResp2F$D_IN<5>5
                                                       ftop/ctop/inf/cp/adminResp2F/D_OUT_27
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (0.590ns logic, 7.249ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.464 - 2.614)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A6    net (fanout=8)        0.738   ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X154Y102.A6    net (fanout=41)       0.853   ftop/ctop$EN_server_response_get
    SLICE_X154Y102.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_52
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X158Y85.CE     net (fanout=37)       1.291   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X158Y85.CLK    Tceck                 0.284   ftop/ctop$server_response_get<15>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_13
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.757ns logic, 2.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.464 - 2.614)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A6    net (fanout=8)        0.738   ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X154Y102.A6    net (fanout=41)       0.853   ftop/ctop$EN_server_response_get
    SLICE_X154Y102.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_52
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X158Y85.CE     net (fanout=37)       1.291   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X158Y85.CLK    Tceck                 0.284   ftop/ctop$server_response_get<15>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_12
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.757ns logic, 2.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.464 - 2.614)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A6    net (fanout=8)        0.738   ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X154Y102.A6    net (fanout=41)       0.853   ftop/ctop$EN_server_response_get
    SLICE_X154Y102.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_52
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X158Y85.CE     net (fanout=37)       1.291   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X158Y85.CLK    Tceck                 0.284   ftop/ctop$server_response_get<15>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_14
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.757ns logic, 2.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.464 - 2.614)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A6    net (fanout=8)        0.738   ftop/pciw_i2pAF_head_wrapped
    SLICE_X155Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X154Y102.A6    net (fanout=41)       0.853   ftop/ctop$EN_server_response_get
    SLICE_X154Y102.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_52
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X158Y85.CE     net (fanout=37)       1.291   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X158Y85.CLK    Tceck                 0.284   ftop/ctop$server_response_get<15>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_15
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.757ns logic, 2.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_41_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (2.487 - 2.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_41_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y137.AQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A6    net (fanout=7)        0.727   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X102Y158.WE    net (fanout=41)       2.474   ftop/ctop$EN_server_request_put
    SLICE_X102Y158.CLK   Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_41_0
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (0.484ns logic, 3.201ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_40_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (2.487 - 2.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_40_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y137.AQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A6    net (fanout=7)        0.727   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X102Y158.WE    net (fanout=41)       2.474   ftop/ctop$EN_server_request_put
    SLICE_X102Y158.CLK   Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_40_0
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (0.484ns logic, 3.201ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_42_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (2.487 - 2.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_42_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y137.AQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A6    net (fanout=7)        0.727   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X102Y158.WE    net (fanout=41)       2.474   ftop/ctop$EN_server_request_put
    SLICE_X102Y158.CLK   Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_42_0
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (0.484ns logic, 3.201ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_43_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (2.487 - 2.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_43_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y137.AQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A6    net (fanout=7)        0.727   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X139Y137.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X102Y158.WE    net (fanout=41)       2.474   ftop/ctop$EN_server_request_put
    SLICE_X102Y158.CLK   Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_43_0
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (0.484ns logic, 3.201ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/tlp_inF/dreg_61 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (1.600 - 1.620)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/tlp_inF/dreg_61 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y94.BQ      Tcko                  0.381   ftop/ctop/inf/dp0/tlp_inF$D_OUT<59>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_61
    SLICE_X99Y94.C1      net (fanout=3)        0.590   ftop/ctop/inf/dp0/tlp_inF$D_OUT<61>
    SLICE_X99Y94.C       Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X101Y94.B5     net (fanout=1)        0.351   ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X101Y94.B      Tilo                  0.068   ftop/pciDevice<10>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X101Y94.A6     net (fanout=1)        0.110   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X101Y94.A      Tilo                  0.068   ftop/pciDevice<10>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X115Y87.A6     net (fanout=3)        0.983   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X115Y87.A      Tilo                  0.068   _LC_4_0
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X121Y63.A5     net (fanout=66)       1.418   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X121Y63.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X123Y60.B6     net (fanout=162)      0.571   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X123Y60.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X122Y64.C1     net (fanout=148)      1.041   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X122Y64.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
    SLICE_X112Y68.D2     net (fanout=2)        0.988   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
    SLICE_X112Y68.D      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<85>
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<85>1
    SLICE_X112Y69.BX     net (fanout=1)        0.498   ftop/ctop/inf/dp0/tlp_outF$D_IN<85>
    SLICE_X112Y69.CLK    Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<87>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.329ns logic, 6.550ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp1/dpControl_5 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data0_reg_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (1.473 - 1.642)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp1/dpControl_5 to ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data0_reg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.BQ      Tcko                  0.337   ftop/ctop/inf/dp1/dpControl<6>
                                                       ftop/ctop/inf/dp1/dpControl_5
    SLICE_X24Y78.A2      net (fanout=3)        1.039   ftop/ctop/inf/dp1/dpControl<5>
    SLICE_X24Y78.A       Tilo                  0.068   ftop/ctop/inf/dp1/Mmux_wmi_addr$D_IN131
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead1_LOGICOPT_1
    SLICE_X17Y104.B6     net (fanout=86)       2.718   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead1
    SLICE_X17Y104.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_OUT<3>
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaPushRequestMesg1
    SLICE_X16Y104.B6     net (fanout=2)        0.245   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaPushRequestMesg1
    SLICE_X16Y104.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data1_reg<3>
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaPushRequestMesg5
    SLICE_X16Y106.B1     net (fanout=105)      0.657   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaPushRequestMesg
    SLICE_X16Y106.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inIgnorePkt
                                                       ftop/ctop/inf/dp1/Reset_OR_DriverANDClockEnable32
    SLICE_X12Y106.A3     net (fanout=19)       0.514   ftop/ctop/inf/dp1/Reset_OR_DriverANDClockEnable32
    SLICE_X12Y106.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data1_reg<2>
                                                       ftop/ctop/inf/dp1/MUX_tlp_tlpBRAM_mReqF$enq_1__SEL_1_REPLICA_42
    SLICE_X13Y106.B1     net (fanout=9)        0.489   ftop/ctop/inf/dp1/MUX_tlp_tlpBRAM_mReqF$enq_1__SEL_1_REPLICA_42
    SLICE_X13Y106.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data1_reg<62>
                                                       ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_IN<100>11
    SLICE_X13Y106.C2     net (fanout=1)        0.581   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_IN<100>1
    SLICE_X13Y106.C      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data1_reg<62>
                                                       ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_IN<68>1
    SLICE_X15Y106.B2     net (fanout=1)        0.596   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_IN<61>
    SLICE_X15Y106.CLK    Tas                   0.070   ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF$D_OUT<47>
                                                       ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/d0di_d0h_or_7_OUT<61>1
                                                       ftop/ctop/inf/dp1/tlp_tlpBRAM_mReqF/data0_reg_61
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (0.883ns logic, 6.839ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_14 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (1.600 - 1.608)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_14 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y94.CQ     Tcko                  0.381   ftop/pciDevice<7>
                                                       ftop/pciDevice_14
    SLICE_X100Y94.C4     net (fanout=5)        0.660   ftop/pciDevice<14>
    SLICE_X100Y94.C      Tilo                  0.068   ftop/pciDevice<7>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X101Y94.A1     net (fanout=1)        0.463   ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X101Y94.A      Tilo                  0.068   ftop/pciDevice<10>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X115Y87.A6     net (fanout=3)        0.983   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X115Y87.A      Tilo                  0.068   _LC_4_0
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X121Y63.A5     net (fanout=66)       1.418   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X121Y63.A      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X123Y60.B6     net (fanout=162)      0.571   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X123Y60.B      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X122Y64.C1     net (fanout=148)      1.041   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X122Y64.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
    SLICE_X112Y68.D2     net (fanout=2)        0.988   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>_REPLICA_73
    SLICE_X112Y68.D      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<85>
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<85>1
    SLICE_X112Y69.BX     net (fanout=1)        0.498   ftop/ctop/inf/dp0/tlp_outF$D_IN<85>
    SLICE_X112Y69.CLK    Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<87>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_85_0
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (1.261ns logic, 6.622ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_respTimr_11_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.468 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_respTimr_11_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X13Y125.A3     net (fanout=152)      5.796   ftop/p125rst
    SLICE_X13Y125.A      Tilo                  0.068   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
                                                       ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable1671
    SLICE_X19Y131.SR     net (fanout=8)        0.997   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
    SLICE_X19Y131.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/wci_respTimr_11<31>
                                                       ftop/ctop/inf/cp/wci_respTimr_11_29
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.962ns logic, 6.793ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_respTimr_11_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.468 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_respTimr_11_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X13Y125.A3     net (fanout=152)      5.796   ftop/p125rst
    SLICE_X13Y125.A      Tilo                  0.068   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
                                                       ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable1671
    SLICE_X19Y131.SR     net (fanout=8)        0.997   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
    SLICE_X19Y131.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/wci_respTimr_11<31>
                                                       ftop/ctop/inf/cp/wci_respTimr_11_28
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.962ns logic, 6.793ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_respTimr_11_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.468 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_respTimr_11_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X13Y125.A3     net (fanout=152)      5.796   ftop/p125rst
    SLICE_X13Y125.A      Tilo                  0.068   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
                                                       ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable1671
    SLICE_X19Y131.SR     net (fanout=8)        0.997   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
    SLICE_X19Y131.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/wci_respTimr_11<31>
                                                       ftop/ctop/inf/cp/wci_respTimr_11_30
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.962ns logic, 6.793ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_respTimr_11_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.468 - 1.601)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/cp/wci_respTimr_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.AQ     Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X13Y125.A3     net (fanout=152)      5.796   ftop/p125rst
    SLICE_X13Y125.A      Tilo                  0.068   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
                                                       ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable1671
    SLICE_X19Y131.SR     net (fanout=8)        0.997   ftop/ctop/inf/cp/Reset_OR_DriverANDClockEnable167
    SLICE_X19Y131.CLK    Tsrck                 0.513   ftop/ctop/inf/cp/wci_respTimr_11<31>
                                                       ftop/ctop/inf/cp/wci_respTimr_11_31
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.962ns logic, 6.793ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_56 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_56_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.142 - 1.066)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_56 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_56_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y155.AQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_56
    SLICE_X128Y152.AX    net (fanout=1)        0.208   ftop/pciw_p2iS<56>
    SLICE_X128Y152.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_56_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.062ns logic, 0.208ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_47 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.154 - 1.067)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_47 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y157.DQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_47
    SLICE_X118Y156.DX    net (fanout=1)        0.205   ftop/pciw_p2iS<47>
    SLICE_X118Y156.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_47_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.077ns logic, 0.205ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_46 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.154 - 1.066)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_46 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y154.DQ    Tcko                  0.098   ftop/pciw_p2iS<46>
                                                       ftop/pciw_p2iS_46
    SLICE_X118Y156.CX    net (fanout=1)        0.216   ftop/pciw_p2iS<46>
    SLICE_X118Y156.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.068ns logic, 0.216ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_15 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.150 - 1.068)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_15 to ftop/pciw_pciDevice/dD_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y111.DQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_15
    SLICE_X116Y108.DX    net (fanout=1)        0.270   ftop/pciw_pciDevice/sDataSyncIn<15>
    SLICE_X116Y108.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.009ns logic, 0.270ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_12 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.150 - 1.068)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_12 to ftop/pciw_pciDevice/dD_OUT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y111.AQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_12
    SLICE_X116Y108.AX    net (fanout=1)        0.271   ftop/pciw_pciDevice/sDataSyncIn<12>
    SLICE_X116Y108.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_12
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.009ns logic, 0.271ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_45 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.154 - 1.066)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_45 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y154.CQ    Tcko                  0.098   ftop/pciw_p2iS<46>
                                                       ftop/pciw_p2iS_45
    SLICE_X118Y156.BX    net (fanout=1)        0.215   ftop/pciw_p2iS<45>
    SLICE_X118Y156.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.071ns logic, 0.215ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_13 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.150 - 1.068)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_13 to ftop/pciw_pciDevice/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y111.BQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_13
    SLICE_X116Y108.BX    net (fanout=1)        0.271   ftop/pciw_pciDevice/sDataSyncIn<13>
    SLICE_X116Y108.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.009ns logic, 0.271ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_29 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.155 - 1.069)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_29 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y156.BQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_29
    SLICE_X116Y156.BX    net (fanout=1)        0.214   ftop/pciw_p2iS<29>
    SLICE_X116Y156.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.071ns logic, 0.214ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_14 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.150 - 1.068)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_14 to ftop/pciw_pciDevice/dD_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y111.CQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_14
    SLICE_X116Y108.CX    net (fanout=1)        0.272   ftop/pciw_pciDevice/sDataSyncIn<14>
    SLICE_X116Y108.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.009ns logic, 0.272ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_21 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.149 - 1.067)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_21 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y157.BQ    Tcko                  0.115   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_21
    SLICE_X122Y158.BX    net (fanout=1)        0.194   ftop/pciw_p2iS<21>
    SLICE_X122Y158.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.088ns logic, 0.194ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_150 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_150_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.151 - 1.069)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_150 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_150_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y156.AQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_150
    SLICE_X120Y156.CX    net (fanout=1)        0.218   ftop/pciw_p2iS<150>
    SLICE_X120Y156.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<151>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_150_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.068ns logic, 0.218ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_29 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_29 to ftop/gbe0/rxDCPMesg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y80.BQ      Tcko                  0.098   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_29
    SLICE_X91Y78.BX      net (fanout=3)        0.101   ftop/gbe0/rxDCPMesg<29>
    SLICE_X91Y78.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_8 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.145 - 1.066)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_8 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y154.AQ    Tcko                  0.115   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_8
    SLICE_X130Y157.AX    net (fanout=1)        0.205   ftop/pciw_p2iS<8>
    SLICE_X130Y157.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.079ns logic, 0.205ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_123 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.153 - 1.066)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_123 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y155.DQ    Tcko                  0.115   ftop/pciw_p2iS<123>
                                                       ftop/pciw_p2iS_123
    SLICE_X118Y155.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<123>
    SLICE_X118Y155.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<123>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.077ns logic, 0.216ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.491 - 0.454)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/cap0/wci_wslv_reqF/tail_0_0 to ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y151.DQ     Tcko                  0.098   ftop/cap0/wci_wslv_reqF/tail_0_0
                                                       ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.D1     net (fanout=15)       0.236   ftop/cap0/wci_wslv_reqF/tail_0_0
    SLICE_X12Y152.CLK    Tah         (-Th)     0.279   ftop/cap0/wci_wslv_reqF/_n0100<35>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.055ns (-0.181ns logic, 0.236ns route)
                                                       (-329.1% logic, 429.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20750 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (1.489 - 1.582)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y117.A1    net (fanout=8)        1.168   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.859ns logic, 2.979ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (1.489 - 1.582)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y117.A1    net (fanout=8)        1.168   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.859ns logic, 2.979ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (1.489 - 1.582)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y117.A1    net (fanout=8)        1.168   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.859ns logic, 2.979ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (1.489 - 1.582)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y132.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X149Y117.A1    net (fanout=8)        1.168   ftop/pciw_preEdge$CLK_VAL
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.859ns logic, 2.979ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (2.454 - 2.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A6    net (fanout=8)        0.951   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.859ns logic, 2.762ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (2.454 - 2.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A6    net (fanout=8)        0.951   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.859ns logic, 2.762ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (2.454 - 2.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A6    net (fanout=8)        0.951   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.859ns logic, 2.762ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (2.454 - 2.618)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y117.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A6    net (fanout=8)        0.951   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X149Y117.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X151Y105.A6    net (fanout=79)       0.837   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X151Y105.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A6    net (fanout=78)       0.451   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X154Y104.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN_REPLICA_54
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=7)        0.523   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.859ns logic, 2.762ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.953 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X133Y156.B6    net (fanout=152)      0.862   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X133Y156.B     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y150.CE    net (fanout=19)       0.672   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y150.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<7>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.791ns logic, 3.007ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.953 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X133Y156.B6    net (fanout=152)      0.862   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X133Y156.B     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y150.CE    net (fanout=19)       0.672   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y150.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<7>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.791ns logic, 3.007ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.953 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X133Y156.B6    net (fanout=152)      0.862   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X133Y156.B     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y150.CE    net (fanout=19)       0.672   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y150.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<7>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.791ns logic, 3.007ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.953 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X133Y156.B6    net (fanout=152)      0.862   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X133Y156.B     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN1
    SLICE_X135Y150.CE    net (fanout=19)       0.672   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg$EN
    SLICE_X135Y150.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_1_rg<7>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_1_rg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.791ns logic, 3.007ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK1 Tpcicko_MGT2          0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK1    net (fanout=1)        3.219   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<1>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.015ns (0.796ns logic, 3.219ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3CHARISK1 Tpcicko_MGT3          0.520   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXCHARISK1    net (fanout=1)        3.172   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3CHARISK<1>
    GTXE1_X0Y12.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.016ns (0.844ns logic, 3.172ns route)
                                                            (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iAF_tail_wrapped (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (0.955 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X141Y138.D6    net (fanout=152)      0.678   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X141Y138.CMUX  Topdc                 0.348   ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/reg_clock_locked<1>
                                                       ftop/Reset_OR_DriverANDClockEnable1_F
                                                       ftop/Reset_OR_DriverANDClockEnable1
    SLICE_X141Y137.SR    net (fanout=1)        0.363   ftop/Reset_OR_DriverANDClockEnable1
    SLICE_X141Y137.CLK   Tsrck                 0.513   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.266ns logic, 2.514ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3CHARISK0 Tpcicko_MGT3          0.565   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXCHARISK0    net (fanout=1)        3.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3CHARISK<0>
    GTXE1_X0Y12.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.004ns (0.889ns logic, 3.115ns route)
                                                            (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA5 Tpcicko_MGT3          0.508   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA5    net (fanout=1)        3.164   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<5>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.996ns (0.832ns logic, 3.164ns route)
                                                         (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA8 Tpcicko_MGT3          0.503   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA8    net (fanout=1)        3.168   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<8>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.995ns (0.827ns logic, 3.168ns route)
                                                         (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_42 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.939 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X129Y154.A6    net (fanout=152)      0.946   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X129Y154.A     Tilo                  0.068   ftop/pciw_p2iS<46>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X127Y158.CE    net (fanout=14)       0.525   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X127Y158.CLK   Tceck                 0.318   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_42
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.791ns logic, 2.944ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_43 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.939 - 1.039)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y120.CQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B3    net (fanout=11)       1.473   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X139Y146.B     Tilo                  0.068   ftop/pciw_fP2I/_n0196_inv
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X129Y154.A6    net (fanout=152)      0.946   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X129Y154.A     Tilo                  0.068   ftop/pciw_p2iS<46>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X127Y158.CE    net (fanout=14)       0.525   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X127Y158.CLK   Tceck                 0.318   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_43
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.791ns logic, 2.944ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_62 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.162 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_62 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y99.CQ     Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_62
    SLICE_X151Y104.B6    net (fanout=1)        0.229   ftop/pciw_i2pS<62>
    SLICE_X151Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN591
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.041ns logic, 0.229ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_29 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.162 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_29 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y104.BQ    Tcko                  0.115   ftop/pciw_i2pS<31>
                                                       ftop/pciw_i2pS_29
    SLICE_X157Y103.A5    net (fanout=1)        0.206   ftop/pciw_i2pS<29>
    SLICE_X157Y103.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<32>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN221
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.060ns logic, 0.206ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_60 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.161 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_60 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y99.AQ     Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_60
    SLICE_X151Y103.D4    net (fanout=1)        0.234   ftop/pciw_i2pS<60>
    SLICE_X151Y103.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<60>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN571
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.041ns logic, 0.234ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_2 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.160 - 1.080)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_2 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y101.CQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_2
    SLICE_X155Y102.B5    net (fanout=1)        0.242   ftop/pciw_i2pS<2>
    SLICE_X155Y102.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<4>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN231
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.041ns logic, 0.242ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_46 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.164 - 1.090)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_46 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y105.CMUX  Tshcko                0.128   ftop/pciw_i2pS<79>
                                                       ftop/pciw_i2pS_46
    SLICE_X153Y106.B5    net (fanout=1)        0.207   ftop/pciw_i2pS<46>
    SLICE_X153Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<48>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN411
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.071ns logic, 0.207ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_18 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.762 - 0.670)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_18 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y116.BQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<19>
                                                       ftop/pciw_fI2P/D_OUT_18
    SLICE_X155Y119.D5    net (fanout=1)        0.160   ftop/pciw_fI2P$D_OUT<18>
    SLICE_X155Y119.D     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<18>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td101
    PCIE_X0Y1.TRNTD18    net (fanout=1)        0.305   ftop/pciw_pci0_pcie_ep$trn_td<18>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.479   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.347ns logic, 0.465ns route)
                                                       (-294.1% logic, 394.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_0 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.163 - 1.080)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_0 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y101.AQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_0
    SLICE_X151Y105.B5    net (fanout=1)        0.259   ftop/pciw_i2pS<0>
    SLICE_X151Y105.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN110
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.041ns logic, 0.259ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/hasodata (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.762 - 0.670)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/hasodata to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y118.DQ    Tcko                  0.098   ftop/pciw_fI2P$EMPTY_N
                                                       ftop/pciw_fI2P/hasodata
    SLICE_X157Y117.A6    net (fanout=75)       0.180   ftop/pciw_fI2P$EMPTY_N
    SLICE_X157Y117.A     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<3>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td341
    PCIE_X0Y1.TRNTD3     net (fanout=1)        0.292   ftop/pciw_pci0_pcie_ep$trn_td<3>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.482   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (-0.350ns logic, 0.472ns route)
                                                       (-286.9% logic, 386.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_55 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.162 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_55 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y98.DQ     Tcko                  0.098   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_55
    SLICE_X155Y103.C5    net (fanout=1)        0.255   ftop/pciw_i2pS<55>
    SLICE_X155Y103.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN511
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.042ns logic, 0.255ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_14 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.533 - 0.442)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_14 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X150Y141.CQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_14
    SLICE_X149Y137.B5       net (fanout=5)        0.209   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q<14>
    SLICE_X149Y137.B        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0DATA<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>51
    PCIE_X0Y1.PIPERX0DATA14 net (fanout=1)        0.266   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0DATA<14>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT0(-Th)     0.485   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.122ns (-0.353ns logic, 0.475ns route)
                                                          (-289.3% logic, 389.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_53 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.162 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_53 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y98.BQ     Tcko                  0.098   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_53
    SLICE_X155Y103.A5    net (fanout=1)        0.256   ftop/pciw_i2pS<53>
    SLICE_X155Y103.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN491
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_53
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.043ns logic, 0.256ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_15 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_15 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X148Y131.DQ       Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_15
    SLICE_X148Y131.B1       net (fanout=5)        0.218   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
    SLICE_X148Y131.B        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>61
    PCIE_X0Y1.PIPERX2DATA15 net (fanout=1)        0.236   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<15>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT2(-Th)     0.486   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.117ns (-0.337ns logic, 0.454ns route)
                                                          (-288.0% logic, 388.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.836 - 0.713)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.MIMRXWDATA14  Tpcicko_RXRAM         0.013   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    RAMB36_X8Y23.DIADI14    net (fanout=1)        0.341   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/MIMRXWDATA<14>
    RAMB36_X8Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    ----------------------------------------------------  ---------------------------
    Total                                         0.156ns (-0.185ns logic, 0.341ns route)
                                                          (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_54 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.162 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_54 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y98.CQ     Tcko                  0.098   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_54
    SLICE_X155Y103.B5    net (fanout=1)        0.259   ftop/pciw_i2pS<54>
    SLICE_X155Y103.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN501
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.041ns logic, 0.259ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_25 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.161 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_25 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y95.BQ     Tcko                  0.115   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_25
    SLICE_X152Y103.A5    net (fanout=1)        0.258   ftop/pciw_i2pS<25>
    SLICE_X152Y103.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN181
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.039ns logic, 0.258ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_27 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.161 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_27 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y95.DQ     Tcko                  0.115   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_27
    SLICE_X152Y103.C5    net (fanout=1)        0.258   ftop/pciw_i2pS<27>
    SLICE_X152Y103.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<28>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN201
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.039ns logic, 0.258ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.478 - 0.439)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y149.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X142Y149.D1    net (fanout=18)       0.257   ftop/pciw_fP2I/tail<0>
    SLICE_X142Y149.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (-0.181ns logic, 0.257ns route)
                                                       (-238.2% logic, 338.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_status_q_1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.533 - 0.446)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_status_q_1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X151Y134.BQ        Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_status_q_1
    SLICE_X150Y134.B6        net (fanout=1)        0.094   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_status_q<1>
    SLICE_X150Y134.B         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS21
    PCIE_X0Y1.PIPERX2STATUS1 net (fanout=1)        0.384   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2STATUS<1>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT2(-Th)     0.486   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.124ns (-0.354ns logic, 0.478ns route)
                                                           (-285.5% logic, 385.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.478 - 0.439)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y149.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X142Y149.D1    net (fanout=18)       0.257   ftop/pciw_fP2I/tail<0>
    SLICE_X142Y149.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (-0.181ns logic, 0.257ns route)
                                                       (-238.2% logic, 338.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_0 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.478 - 0.439)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_0 to ftop/pciw_fP2I/Mram_arr6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y149.CQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_0
    SLICE_X142Y149.D1    net (fanout=18)       0.257   ftop/pciw_fP2I/tail<0>
    SLICE_X142Y149.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0116<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (-0.181ns logic, 0.257ns route)
                                                       (-238.2% logic, 338.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2454 paths analyzed, 536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.084ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.125ns (1.019 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D5     net (fanout=13)       2.449   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0447_inv211
    SLICE_X133Y21.A3     net (fanout=11)       0.871   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X133Y21.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.C4     net (fanout=2)        0.407   ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X141Y18.CE     net (fanout=1)        0.588   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X141Y18.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (0.859ns logic, 4.315ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.826 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y10.CE     net (fanout=9)        1.196   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (0.971ns logic, 3.744ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.826 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y10.CE     net (fanout=9)        1.196   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (0.971ns logic, 3.744ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.826 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y10.CE     net (fanout=9)        1.196   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (0.971ns logic, 3.744ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.826 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y10.CE     net (fanout=9)        1.196   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (0.971ns logic, 3.744ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.125ns (1.019 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D5     net (fanout=13)       2.449   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0447_inv211
    SLICE_X133Y21.A3     net (fanout=11)       0.871   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X133Y21.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X138Y21.CE     net (fanout=1)        0.392   ftop/gbe0/gmac/_n0447_inv
    SLICE_X138Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.825ns logic, 3.963ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.125ns (1.019 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D5     net (fanout=13)       2.449   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0447_inv211
    SLICE_X133Y21.A3     net (fanout=11)       0.871   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X133Y21.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X138Y21.CE     net (fanout=1)        0.392   ftop/gbe0/gmac/_n0447_inv
    SLICE_X138Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.825ns logic, 3.963ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.125ns (1.019 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D5     net (fanout=13)       2.449   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0447_inv211
    SLICE_X133Y21.A3     net (fanout=11)       0.871   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X133Y21.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X138Y21.CE     net (fanout=1)        0.392   ftop/gbe0/gmac/_n0447_inv
    SLICE_X138Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.825ns logic, 3.963ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.125ns (1.019 - 0.894)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y46.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D5     net (fanout=13)       2.449   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X136Y18.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/_n0447_inv211
    SLICE_X133Y21.A3     net (fanout=11)       0.871   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X133Y21.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/_n0447_inv2
    SLICE_X134Y21.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X138Y21.CE     net (fanout=1)        0.392   ftop/gbe0/gmac/_n0447_inv
    SLICE_X138Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.825ns logic, 3.963ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X157Y11.CE     net (fanout=9)        1.077   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X157Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.971ns logic, 3.625ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X157Y11.CE     net (fanout=9)        1.077   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X157Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.971ns logic, 3.625ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X157Y11.CE     net (fanout=9)        1.077   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X157Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.971ns logic, 3.625ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X157Y11.CE     net (fanout=9)        1.077   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X157Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.971ns logic, 3.625ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y10.CE     net (fanout=9)        1.074   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.971ns logic, 3.622ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y10.CE     net (fanout=9)        1.074   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.971ns logic, 3.622ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X151Y10.CE     net (fanout=9)        1.074   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X151Y10.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.971ns logic, 3.622ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.824 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y13.CE     net (fanout=9)        1.045   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.971ns logic, 3.593ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.824 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y13.CE     net (fanout=9)        1.045   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.971ns logic, 3.593ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.824 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y13.CE     net (fanout=9)        1.045   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.971ns logic, 3.593ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.824 - 0.836)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y18.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X140Y17.D4     net (fanout=18)       0.816   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X140Y17.D      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X140Y17.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/N4
    SLICE_X140Y17.C      Tilo                  0.068   ftop/gbe0/gmac/N4
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A4     net (fanout=13)       0.896   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X149Y14.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X139Y17.A5     net (fanout=33)       0.713   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X139Y17.A      Tilo                  0.068   ftop/ctop/app$wmiM0_MAddr<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X156Y13.CE     net (fanout=9)        1.045   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X156Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.971ns logic, 3.593ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_fullD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_fullD to ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y11.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/rxRS_fullD
    SLICE_X130Y11.D6     net (fanout=1)        0.046   ftop/gbe0/gmac/rxRS_fullD
    SLICE_X130Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
                                                       ftop/gbe0/gmac/rxRS_ovfBit$sD_IN1
                                                       ftop/gbe0/gmac/rxRS_ovfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.409 - 0.374)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y12.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X140Y12.AX     net (fanout=2)        0.099   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X140Y12.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.009ns logic, 0.099ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.409 - 0.374)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y12.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X140Y12.CX     net (fanout=2)        0.100   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X140Y12.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.413 - 0.380)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y15.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X148Y15.AX     net (fanout=2)        0.100   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X148Y15.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.413 - 0.380)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y15.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X148Y15.CX     net (fanout=2)        0.101   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X148Y15.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.399 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X136Y17.D2     net (fanout=5)        0.289   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X136Y17.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.181ns logic, 0.289ns route)
                                                       (-167.6% logic, 267.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X142Y12.C5     net (fanout=2)        0.072   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X142Y12.CLK    Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<38>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X142Y12.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X142Y12.CLK    Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<36>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.406 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y13.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X139Y13.DX     net (fanout=3)        0.104   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X139Y13.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.414 - 0.380)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_23 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y14.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    SLICE_X149Y14.B6     net (fanout=2)        0.095   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
    SLICE_X149Y14.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.041ns logic, 0.095ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.406 - 0.371)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y13.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X139Y13.BX     net (fanout=6)        0.119   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X139Y13.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.022ns logic, 0.119ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y15.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X138Y14.CX     net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X138Y14.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y15.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X138Y14.BX     net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X138Y14.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X134Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X136Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X136Y17.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7040 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.969ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.913ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X159Y28.C2     net (fanout=15)       1.551   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X159Y28.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X159Y28.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X159Y28.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (0.747ns logic, 6.166ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X159Y28.C2     net (fanout=15)       1.551   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X159Y28.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X159Y28.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X159Y28.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (0.747ns logic, 6.086ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.981 - 0.993)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y29.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X149Y22.A3     net (fanout=43)       1.952   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X159Y28.C2     net (fanout=15)       1.551   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X159Y28.C      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X159Y28.B3     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X159Y28.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (0.679ns logic, 6.050ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y28.D4     net (fanout=15)       1.370   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.712ns (0.707ns logic, 6.005ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X158Y28.D3     net (fanout=14)       1.342   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (0.707ns logic, 5.973ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y28.D4     net (fanout=15)       1.370   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (0.707ns logic, 5.925ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X158Y28.D3     net (fanout=14)       1.342   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (0.707ns logic, 5.893ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.981 - 0.993)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y29.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X149Y22.A3     net (fanout=43)       1.952   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X158Y28.D4     net (fanout=15)       1.370   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (0.639ns logic, 5.889ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.981 - 0.993)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y29.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X149Y22.A3     net (fanout=43)       1.952   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X158Y28.D3     net (fanout=14)       1.342   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X158Y28.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.C2     net (fanout=1)        0.476   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X158Y28.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (0.639ns logic, 5.857ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X157Y26.D2     net (fanout=15)       1.588   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X157Y26.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (0.679ns logic, 5.747ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.362ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.984 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X154Y31.D4     net (fanout=14)       0.987   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X154Y31.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y31.C2     net (fanout=1)        0.470   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y31.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.362ns (0.750ns logic, 5.612ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X157Y26.D2     net (fanout=15)       1.588   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X157Y26.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (0.679ns logic, 5.667ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X159Y27.B2     net (fanout=14)       1.476   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X159Y27.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (0.679ns logic, 5.631ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.981 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X159Y28.A1     net (fanout=14)       1.463   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X159Y28.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<3>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (0.682ns logic, 5.618ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.984 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X154Y31.D4     net (fanout=14)       0.987   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X154Y31.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y31.C2     net (fanout=1)        0.470   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X154Y31.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (0.750ns logic, 5.532ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X155Y27.A1     net (fanout=15)       1.436   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X155Y27.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<0>11
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (0.682ns logic, 5.595ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.274ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X153Y29.A1     net (fanout=8)        0.952   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X153Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data81
    SLICE_X155Y27.B2     net (fanout=13)       0.741   ftop/gbe0/gmac/txRS_crc$add_data<7>
    SLICE_X155Y27.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X155Y27.C2     net (fanout=2)        0.586   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X155Y27.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.274ns (0.750ns logic, 5.524ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.980 - 0.993)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y29.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X149Y22.A3     net (fanout=43)       1.952   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X157Y26.D2     net (fanout=15)       1.588   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X157Y26.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (0.611ns logic, 5.631ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X144Y26.C6     net (fanout=6)        1.326   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X144Y26.C      Tilo                  0.068   ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824121
    SLICE_X149Y22.A4     net (fanout=6)        0.742   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN82412
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X136Y34.B1     net (fanout=8)        0.914   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X136Y34.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X156Y26.C4     net (fanout=15)       1.390   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X156Y26.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.682ns logic, 5.549ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.980 - 1.002)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y34.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X149Y22.B6     net (fanout=13)       1.873   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X149Y22.B      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN824131
    SLICE_X149Y22.A6     net (fanout=6)        0.115   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X149Y22.A      Tilo                  0.068   ftop/gbe0/gmac/_n0432_inv11
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X142Y29.A3     net (fanout=7)        1.177   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
    SLICE_X142Y29.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0122_inv
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data112
    SLICE_X137Y34.D2     net (fanout=8)        0.910   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X137Y34.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X159Y27.B2     net (fanout=14)       1.476   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X159Y27.CLK    Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (0.679ns logic, 5.551ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.469 - 0.435)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y31.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X132Y31.AX     net (fanout=2)        0.099   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X132Y31.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.015ns logic, 0.099ns route)
                                                       (-17.9% logic, 117.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y37.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X89Y38.AX      net (fanout=1)        0.093   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X89Y38.CLK     Tckdi       (-Th)     0.076   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X132Y31.C5     net (fanout=4)        0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X132Y31.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y27.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X147Y27.A5     net (fanout=7)        0.080   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X147Y27.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y21.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X150Y21.C5     net (fanout=4)        0.082   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X150Y21.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y27.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X146Y27.C5     net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X146Y27.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y27.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X146Y27.D5     net (fanout=7)        0.091   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X146Y27.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.486 - 0.448)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_24 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y26.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    SLICE_X155Y27.A5     net (fanout=14)       0.126   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
    SLICE_X155Y27.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<0>11
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.043ns logic, 0.126ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y21.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X150Y21.A5     net (fanout=6)        0.088   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X150Y21.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.043ns logic, 0.088ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X132Y31.A5     net (fanout=6)        0.092   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X132Y31.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4000_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X133Y31.DX     net (fanout=2)        0.104   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X133Y31.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.039ns logic, 0.104ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y29.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X141Y29.C5     net (fanout=11)       0.091   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X141Y29.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_200_o_MUX_11453_o1
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.042ns logic, 0.091ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X132Y31.D5     net (fanout=6)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X132Y31.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.038ns logic, 0.096ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y25.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y25.C5     net (fanout=43)       0.097   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y25.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_emitFCS_xor<1>12
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y25.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X146Y25.B5     net (fanout=43)       0.099   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X146Y25.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_emitFCS_xor<0>11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.038ns logic, 0.099ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X132Y31.D4     net (fanout=2)        0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X132Y31.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.471 - 0.433)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y31.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X135Y31.A5     net (fanout=5)        0.124   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X135Y31.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[4]_xor_25_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.060ns logic, 0.124ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_0 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y21.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    SLICE_X148Y21.A5     net (fanout=3)        0.072   ftop/gbe0/gmac/txRS_lenCnt_value<0>
    SLICE_X148Y21.CLK    Tah         (-Th)     0.039   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_lut<0>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_cy<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y23.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    SLICE_X148Y23.A5     net (fanout=3)        0.072   ftop/gbe0/gmac/txRS_lenCnt_value<8>
    SLICE_X148Y23.CLK    Tah         (-Th)     0.039   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_lut<8>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_xor<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/txRS_lenCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y22.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_4
    SLICE_X148Y22.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_lenCnt_value<4>
    SLICE_X148Y22.CLK    Tah         (-Th)     0.039   ftop/gbe0/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_lut<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_lenCnt_value_cy<7>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X89Y37.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X89Y38.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X126Y29.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X129Y29.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst$OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X130Y36.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X131Y36.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X132Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X132Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_N_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60227 paths analyzed, 21343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.988ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.542 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C6     net (fanout=10)       0.979   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.SR     net (fanout=1)        0.238   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.054ns logic, 3.786ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.542 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C6     net (fanout=10)       0.979   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.SR     net (fanout=1)        0.238   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.054ns logic, 3.786ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.542 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C6     net (fanout=10)       0.979   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.SR     net (fanout=1)        0.238   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.054ns logic, 3.786ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.542 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C6     net (fanout=10)       0.979   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X28Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.SR     net (fanout=1)        0.238   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01_REPLICA_82
    SLICE_X27Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.054ns logic, 3.786ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.529 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X33Y216.SR     net (fanout=3)        0.246   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X33Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.054ns logic, 3.770ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.529 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X33Y216.SR     net (fanout=3)        0.246   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X33Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.054ns logic, 3.770ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.529 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X33Y216.SR     net (fanout=3)        0.246   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X33Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.054ns logic, 3.770ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.529 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X33Y216.SR     net (fanout=3)        0.246   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X33Y216.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.054ns logic, 3.770ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X29Y218.SR     net (fanout=3)        0.247   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X29Y218.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.054ns logic, 3.771ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X29Y218.SR     net (fanout=3)        0.247   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X29Y218.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.054ns logic, 3.771ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X29Y218.SR     net (fanout=3)        0.247   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X29Y218.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.054ns logic, 3.771ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X29Y218.SR     net (fanout=3)        0.247   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X29Y218.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.054ns logic, 3.771ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.207ns (1.550 - 1.757)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y191.DQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wr_calib_clk_delay<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5
    SLICE_X84Y158.D4     net (fanout=43)       3.410   ftop/dram0/memc_memc/dbg_wr_calib_clk_delay<5>
    SLICE_X84Y158.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<8>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o11
    SLICE_X84Y158.C4     net (fanout=1)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o1
    SLICE_X84Y158.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<8>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o14
    SLICE_X85Y158.BX     net (fanout=1)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[5]_wrdata_en_r3_Mux_24_o
    SLICE_X85Y158.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (0.507ns logic, 4.204ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.228ns (1.519 - 1.747)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X73Y187.A6     net (fanout=46)       0.238   ftop/dram0/memc_memc/rst
    SLICE_X73Y187.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X71Y161.A6     net (fanout=9)        1.284   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X71Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[3].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X70Y144.D6     net (fanout=8)        0.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X70Y144.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X63Y156.AX     net (fanout=8)        1.619   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X63Y156.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.575ns logic, 4.111ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.344ns (1.531 - 1.875)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y200.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y173.B5     net (fanout=347)      1.662   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y173.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X69Y146.B5     net (fanout=24)       1.948   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X69Y146.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o12
    SLICE_X69Y146.A6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X69Y146.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o14
    SLICE_X69Y147.DX     net (fanout=1)        0.255   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_71_o
    SLICE_X69Y147.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (0.575ns logic, 3.975ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.228ns (1.519 - 1.747)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X73Y187.A6     net (fanout=46)       0.238   ftop/dram0/memc_memc/rst
    SLICE_X73Y187.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X71Y161.A6     net (fanout=9)        1.284   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X71Y161.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[3].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X70Y144.D6     net (fanout=8)        0.970   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X70Y144.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X63Y156.AX     net (fanout=8)        1.619   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X63Y156.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.553ns logic, 4.111ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (1.541 - 1.568)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y198.DMUX  Tshcko                0.422   ftop/dram0/memc_reqF$D_OUT<156>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y190.C5     net (fanout=144)      2.944   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y190.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMC
    SLICE_X66Y173.B6     net (fanout=1)        0.876   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<48>
    SLICE_X66Y173.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0431
    SLICE_X66Y173.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<48>
    SLICE_X66Y173.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.902ns logic, 3.943ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (1.531 - 1.873)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y201.CQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X69Y148.A6     net (fanout=80)       3.129   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X69Y148.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o12
    SLICE_X69Y147.C4     net (fanout=1)        0.386   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o11
    SLICE_X69Y147.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<30>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o14
    SLICE_X66Y147.CX     net (fanout=1)        0.507   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r3_Mux_69_o
    SLICE_X66Y147.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<29>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.507ns logic, 4.022ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r (FF)
  Destination:          ftop/dram0/memc_reqF/data0_reg_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (1.464 - 1.652)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r to ftop/dram0/memc_reqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y215.BQ    Tcko                  0.381   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r
    SLICE_X107Y205.B5    net (fanout=63)       1.321   ftop/dram0/memc_memc$app_rdy
    SLICE_X107Y205.B     Tilo                  0.068   ftop/dram0/memc_rdpF$ENQ
                                                       ftop/dram0/memc_rdpF$ENQ31
    SLICE_X110Y199.C6    net (fanout=3)        0.642   ftop/dram0/memc_rdpF$ENQ_bdd2
    SLICE_X110Y199.C     Tilo                  0.068   ftop/dram0/memc_reqF/d0di
                                                       ftop/dram0/memc_reqF$DEQ1
    SLICE_X110Y199.D3    net (fanout=6)        0.353   ftop/dram0/memc_reqF$DEQ
    SLICE_X110Y199.D     Tilo                  0.068   ftop/dram0/memc_reqF/d0di
                                                       ftop/dram0/memc_reqF/d0di1
    SLICE_X116Y184.D5    net (fanout=171)      1.752   ftop/dram0/memc_reqF/d0di
    SLICE_X116Y184.CLK   Tas                   0.028   ftop/dram0/memc_reqF$D_OUT<10>
                                                       ftop/dram0/memc_reqF/d0di_d0h_or_7_OUT<10>1
                                                       ftop/dram0/memc_reqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (0.613ns logic, 4.068ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (1.534 - 1.632)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X61Y212.C6     net (fanout=46)       1.649   ftop/dram0/memc_memc/rst
    SLICE_X61Y212.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A6     net (fanout=11)       0.920   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X50Y219.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C6     net (fanout=10)       0.955   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X31Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X28Y218.SR     net (fanout=3)        0.247   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X28Y218.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (0.996ns logic, 3.771ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.783 - 0.676)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y199.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_4
    SLICE_X58Y200.AX     net (fanout=3)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<4>
    SLICE_X58Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_rd_bitslip_cnt<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.783 - 0.676)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y199.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_5
    SLICE_X58Y200.BX     net (fanout=3)        0.108   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<5>
    SLICE_X58Y200.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/dbg_rd_bitslip_cnt<10>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_172 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_172 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y194.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<175>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_172
    SLICE_X88Y194.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<172>
    SLICE_X88Y194.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<169>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[28].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18
    SLICE_X100Y192.AI    net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<18>
    SLICE_X100Y192.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X84Y207.D5     net (fanout=1)        0.120   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-0.060ns logic, 0.120ns route)
                                                       (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y217.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_15
    SLICE_X22Y217.B6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_15
    SLICE_X22Y217.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_302_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y213.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1
    SLICE_X56Y213.A6     net (fanout=5)        0.054   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<1>
    SLICE_X56Y213.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_pipe_wait_r_xor<2>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.510 - 0.472)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y195.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30
    SLICE_X96Y195.AI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<30>
    SLICE_X96Y195.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.011ns logic, 0.096ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y208.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_0
    SLICE_X84Y207.D1     net (fanout=1)        0.262   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<0>
    SLICE_X84Y207.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.181ns logic, 0.262ns route)
                                                       (-223.5% logic, 323.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y228.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/pre_wait_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r
    SLICE_X132Y228.A6    net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/pre_wait_r
    SLICE_X132Y228.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/precharge_bm_end
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r_0_glue_set
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMA_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMB_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMC_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<35>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem6_RAMD_D1/CLK
  Location pin: SLICE_X32Y187.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X32Y189.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X32Y189.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X32Y189.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X32Y189.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.100ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X105Y43.DX     net (fanout=1)        1.002   gmii_rxd_7_IBUF
    SLICE_X105Y43.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.373ns logic, 1.002ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.887ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X105Y43.DX     net (fanout=1)        1.451   gmii_rxd_7_IBUF
    SLICE_X105Y43.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.530ns logic, 1.451ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.161ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.436ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X105Y43.CX     net (fanout=1)        1.058   gmii_rxd_6_IBUF
    SLICE_X105Y43.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.436ns (0.378ns logic, 1.058ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X105Y43.CX     net (fanout=1)        1.540   gmii_rxd_6_IBUF
    SLICE_X105Y43.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.533ns logic, 1.540ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.041ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X105Y43.BX     net (fanout=1)        0.922   gmii_rxd_5_IBUF
    SLICE_X105Y43.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.394ns logic, 0.922ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.865ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X105Y43.BX     net (fanout=1)        1.412   gmii_rxd_5_IBUF
    SLICE_X105Y43.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.547ns logic, 1.412ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.011ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X105Y43.AX     net (fanout=1)        0.849   gmii_rxd_4_IBUF
    SLICE_X105Y43.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.437ns logic, 0.849ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.750ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X105Y43.AX     net (fanout=1)        1.260   gmii_rxd_4_IBUF
    SLICE_X105Y43.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.584ns logic, 1.260ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y43.CLK    net (fanout=42)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.004ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X105Y39.DX     net (fanout=1)        0.886   gmii_rxd_3_IBUF
    SLICE_X105Y39.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.439ns logic, 0.886ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.776ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.924ns (Levels of Logic = 1)
  Clock Path Delay:     2.623ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X105Y39.DX     net (fanout=1)        1.338   gmii_rxd_3_IBUF
    SLICE_X105Y39.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.586ns logic, 1.338ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       1.012   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.227ns logic, 1.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.094ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X105Y39.CX     net (fanout=1)        0.848   gmii_rxd_2_IBUF
    SLICE_X105Y39.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.379ns logic, 0.848ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Clock Path Delay:     2.623ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X105Y39.CX     net (fanout=1)        1.295   gmii_rxd_2_IBUF
    SLICE_X105Y39.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.534ns logic, 1.295ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       1.012   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.227ns logic, 1.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.086ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X105Y39.BX     net (fanout=1)        0.850   gmii_rxd_1_IBUF
    SLICE_X105Y39.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.385ns logic, 0.850ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Clock Path Delay:     2.623ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X105Y39.BX     net (fanout=1)        1.296   gmii_rxd_1_IBUF
    SLICE_X105Y39.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.539ns logic, 1.296ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       1.012   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.227ns logic, 1.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.033ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X105Y39.AX     net (fanout=1)        0.849   gmii_rxd_0_IBUF
    SLICE_X105Y39.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.439ns logic, 0.849ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.698ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.846ns (Levels of Logic = 1)
  Clock Path Delay:     2.623ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X105Y39.AX     net (fanout=1)        1.260   gmii_rxd_0_IBUF
    SLICE_X105Y39.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.586ns logic, 1.260ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y39.CLK    net (fanout=42)       1.012   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.227ns logic, 1.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.043ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y36.AX     net (fanout=1)        0.849   gmii_rx_dv_IBUF
    SLICE_X105Y36.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.429ns logic, 0.849ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y36.CLK    net (fanout=42)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.729ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.876ns (Levels of Logic = 1)
  Clock Path Delay:     2.622ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y36.AX     net (fanout=1)        1.299   gmii_rx_dv_IBUF
    SLICE_X105Y36.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.577ns logic, 1.299ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y36.CLK    net (fanout=42)       1.011   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.227ns logic, 1.395ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.429ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.BX      net (fanout=1)        0.414   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.397ns logic, 0.414ns route)
                                                       (49.0% logic, 51.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=42)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Delay:     2.505ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X93Y46.BX      net (fanout=1)        0.638   gmii_rx_er_IBUF
    SLICE_X93Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.550ns logic, 0.638ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X93Y46.CLK     net (fanout=42)       0.894   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.227ns logic, 1.278ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.988ns|            0|            0|        91979|        60227|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.988ns|          N/A|            0|            0|        60227|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            0|            0|      5053774|
| TS_CLK_125                    |      8.000ns|      7.989ns|          N/A|            0|            0|      5033024|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.043(R)|      FAST  |    0.771(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.429(R)|      FAST  |    1.342(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.033(R)|      FAST  |    0.802(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.086(R)|      FAST  |    0.813(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.094(R)|      FAST  |    0.819(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |    0.004(R)|      FAST  |    0.724(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |    0.011(R)|      FAST  |    0.750(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |    0.041(R)|      FAST  |    0.635(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |    0.161(R)|      FAST  |    0.521(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |    0.100(R)|      FAST  |    0.613(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.988|         |         |         |
sys0_clkp      |    4.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.988|         |         |         |
sys0_clkp      |    4.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    6.969|         |         |         |
sys1_clkp      |    6.969|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    6.969|         |         |         |
sys1_clkp      |    6.969|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.713; Ideal Clock Offset To Actual Clock 0.744; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |    0.100(R)|      FAST  |    0.613(R)|      SLOW  |    0.400|    1.887|       -0.744|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.100|         -  |       0.613|         -  |    0.400|    1.887|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.682; Ideal Clock Offset To Actual Clock 0.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |    0.161(R)|      FAST  |    0.521(R)|      SLOW  |    0.339|    1.979|       -0.820|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.161|         -  |       0.521|         -  |    0.339|    1.979|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.676; Ideal Clock Offset To Actual Clock 0.703; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |    0.041(R)|      FAST  |    0.635(R)|      SLOW  |    0.459|    1.865|       -0.703|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.041|         -  |       0.635|         -  |    0.459|    1.865|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.761; Ideal Clock Offset To Actual Clock 0.631; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |    0.011(R)|      FAST  |    0.750(R)|      SLOW  |    0.489|    1.750|       -0.631|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.011|         -  |       0.750|         -  |    0.489|    1.750|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.728; Ideal Clock Offset To Actual Clock 0.640; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |    0.004(R)|      FAST  |    0.724(R)|      SLOW  |    0.496|    1.776|       -0.640|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.004|         -  |       0.724|         -  |    0.496|    1.776|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.725; Ideal Clock Offset To Actual Clock 0.544; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.094(R)|      FAST  |    0.819(R)|      SLOW  |    0.594|    1.681|       -0.544|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.094|         -  |       0.819|         -  |    0.594|    1.681|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.727; Ideal Clock Offset To Actual Clock 0.551; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.086(R)|      FAST  |    0.813(R)|      SLOW  |    0.586|    1.687|       -0.551|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.086|         -  |       0.813|         -  |    0.586|    1.687|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.769; Ideal Clock Offset To Actual Clock 0.583; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.033(R)|      FAST  |    0.802(R)|      SLOW  |    0.533|    1.698|       -0.583|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.033|         -  |       0.802|         -  |    0.533|    1.698|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.728; Ideal Clock Offset To Actual Clock 0.593; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.043(R)|      FAST  |    0.771(R)|      SLOW  |    0.543|    1.729|       -0.593|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.043|         -  |       0.771|         -  |    0.543|    1.729|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.913; Ideal Clock Offset To Actual Clock 0.114; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.429(R)|      FAST  |    1.342(R)|      SLOW  |    0.929|    1.158|       -0.114|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.429|         -  |       1.342|         -  |    0.929|    1.158|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5215484 paths, 0 nets, and 205082 connections

Design statistics:
   Minimum period:   7.989ns{1}   (Maximum frequency: 125.172MHz)
   Minimum input required time before clock:   0.161ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  6 09:03:27 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1626 MB



