filename

VPR FPGA Placement and Routing.
Version: Version 7.0.7
Revision: 802dada-dirty
Compiled: Fri, 15 Jan 2016 11:01:17 -0500.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr troll_arch64.xml xor3_v2.blif --route_chan_width 12 --fix_pins fpga.pads

Architecture file: troll_arch64.xml
Circuit name: xor3_v2.blif

Building complex block graph.
Warning 1: io[0].clock[0] unconnected pin in architecture.
Swept away 2 nets with no fanout.
Warning 2: logical_block gnd #5 has no fanout.
Warning 3: Sweep hanging nodes in your logic synthesis tool because VPR can not do this yet.
Warning 4: logical_block #5 with output gnd has only 0 pin.
Warning 5: Block contains no output.
Warning 6: Logical_block #5 name gnd of model names has 0 output pins instead of 1.
Warning 7: logical_block vcc #6 has no fanout.
Warning 8: Sweep hanging nodes in your logic synthesis tool because VPR can not do this yet.
Warning 9: logical_block #6 with output vcc has only 0 pin.
Warning 10: Block contains no output.
Warning 11: Logical_block #6 name vcc of model names has 0 output pins instead of 1.
2 unconnected blocks in input netlist.
Removed 1 LUT buffers.
Sweeped away 1 nodes.
BLIF circuit stats:
	2 LUTs of size 0
	0 LUTs of size 1
	2 LUTs of size 2
	0 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	4 of type input
	1 of type output
	1 of type latch
	4 of type names
Timing analysis: ON
Slack definition: R
Circuit netlist file: xor3_v2.net
Circuit placement file: xor3_v2.place
Circuit routing file: xor3_v2.route
Circuit SDC file: xor3_v2.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: false
PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: true
PackerOpts.timing_driven: true

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'fpga.pads'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 12
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 64
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'xor3_v2.blif'.

After removing unused inputs...
	total blocks: 10, total nets: 7, total inputs: 4, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

SDC file 'xor3_v2.sdc' blank or not found.

Defaulting to: constrain all 4 inputs and 1 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Complex block 0: cb.top^BITWISE_XOR~1^LOGICAL_XOR~3, type: clb
	Passed route at end.
Complex block 1: cb.top^BITWISE_XOR~0^LOGICAL_XOR~4, type: clb
	Passed route at end.
Complex block 2: cb.top^gpio1, type: io
	Passed route at end.
Complex block 3: cb.top^gpio0, type: io
	Passed route at end.
Complex block 4: cb.top^gpio2, type: io
	Passed route at end.
Complex block 5: cb.out:top^gpio3, type: io
	Passed route at end.
Complex block 6: cb.vcc, type: clb
	Passed route at end.
Complex block 7: cb.gnd, type: clb
	Passed route at end.
Complex block 8: cb.top^gclk, type: io
	Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 5, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 4, average # input + clock pins used: 1.25, average # output pins used: 0.5
Absorbed logical nets 1 out of 7 nets, 6 nets not absorbed.

Netlist conversion complete.

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'xor3_v2.net'.
vcc is a constant generator.
gnd is a constant generator.
Warning 12: Logic block #6 (vcc) has only 0 pin.
Warning 13: Logic block #7 (gnd) has only 0 pin.

Netlist num_nets: 6
Netlist num_blocks: 9
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 4.
Netlist inputs pins: 4
Netlist output pins: 1

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      5	blocks of type: io
	Architecture 32	blocks of type: io
	Netlist      4	blocks of type: clb
	Architecture 64	blocks of type: clb

Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Starting placement delay look-up...
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
Placement delay look-up took 0.009402 seconds

Reading locations of IO pads from 'fpga.pads'.
Warning 14: [Line 55] Block top^resetn invalid, no such IO pad.
Warning 15: [Line 57] Block top^hip7 invalid, no such IO pad.
Warning 16: [Line 58] Block top^hip6 invalid, no such IO pad.
Warning 17: [Line 59] Block top^hip5 invalid, no such IO pad.
Warning 18: [Line 60] Block top^hip4 invalid, no such IO pad.
Warning 19: [Line 61] Block top^hip3 invalid, no such IO pad.
Warning 20: [Line 63] Block top^hip2 invalid, no such IO pad.
Warning 21: [Line 64] Block top^hip1 invalid, no such IO pad.
Warning 22: [Line 65] Block top^hip0 invalid, no such IO pad.
Warning 23: [Line 67] Block top^gpio15 invalid, no such IO pad.
Warning 24: [Line 68] Block top^gpio14 invalid, no such IO pad.
Warning 25: [Line 69] Block top^gpio13 invalid, no such IO pad.
Warning 26: [Line 70] Block top^gpio12 invalid, no such IO pad.
Warning 27: [Line 71] Block top^gpio11 invalid, no such IO pad.
Warning 28: [Line 72] Block top^gpio10 invalid, no such IO pad.
Warning 29: [Line 73] Block top^gpio9 invalid, no such IO pad.
Warning 30: [Line 74] Block top^gpio8 invalid, no such IO pad.
Warning 31: [Line 76] Block top^gpio7 invalid, no such IO pad.
Warning 32: [Line 77] Block top^gpio6 invalid, no such IO pad.
Warning 33: [Line 78] Block top^gpio5 invalid, no such IO pad.
Warning 34: [Line 79] Block top^gpio4 invalid, no such IO pad.
Successfully read fpga.pads.


There are 5 point to point connections in this circuit.

Initial placement cost: 1.35942 bb_cost: 0.48 td_cost: 3.25651e-09 delay_cost: 3.97702e-09

------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
      T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
1.52414 0.69560     0.3261 2.2911e-09 2.7585e-09 7.954e-10   1.8776  1.0000  0.1092  9.0000  1.000        18  0.500
0.76207 1.27828     0.3325 2.297e-09  2.8234e-09 4.4908e-10  1.2744  0.8889  0.1667  9.0000  1.000        36  0.900
0.68586 0.92481     0.3650 2.4426e-09 3.1399e-09 6.5953e-10  1.6491  1.0000  0.1234  9.0000  1.000        54  0.500
0.34293 0.76950     0.2936 1.9604e-09 2.5135e-09 6.2924e-10  1.8740  0.7778  0.1693  9.0000  1.000        72  0.950
0.32578 1.16625     0.3083 2.0749e-09 2.6288e-09 4.4926e-10  1.2753  0.6667  0.2493  9.0000  1.000        90  0.950
0.30950 1.62013     0.3812 2.4504e-09 3.2303e-09 4.0356e-10  1.2744  0.9444  0.1042  9.0000  1.000       108  0.900
0.27855 0.78059     0.3087 2.2877e-09 2.6933e-09 6.8929e-10  1.6482  0.8889  0.1180  9.0000  1.000       126  0.900
0.25069 0.83018     0.2677 1.9132e-09 2.3705e-09 5.6848e-10  1.5702  0.7222  0.1287  9.0000  1.000       144  0.950
0.23816 1.08377     0.3650 2.7205e-09 3.0992e-09 5.8442e-10  1.3497  1.0000  0.2764  9.0000  1.000       162  0.500
0.11908 1.04487     0.1780 1.3632e-09 1.7009e-09 3.2827e-10  1.1221  0.5556  0.0236  9.0000  1.000       180  0.950
0.11312 1.00000     0.1800 1.3667e-09 1.7157e-09 3.4315e-10  1.1965  0.6667  0.0000  9.0000  1.000       198  0.950
0.10747 1.00910     0.1836 1.364e-09  1.7434e-09 3.4315e-10  1.1965  0.6111  0.0126  9.0000  1.000       216  0.950
0.10209 1.00000     0.1900 1.4246e-09 1.7919e-09 3.5838e-10  1.1221  0.6111  0.0000  9.0000  1.000       234  0.950
0.09699 0.95588     0.1792 1.3797e-09 1.6713e-09 3.5838e-10  1.1221  0.7222  0.0425  9.0000  1.000       252  0.950
0.09214 1.00000     0.1700 1.2762e-09 1.5678e-09 3.1357e-10  1.1991  0.5000  0.0000  9.0000  1.000       270  0.950
0.08753 0.79317     0.1300 1.0485e-09 1.3402e-09 3.1357e-10  1.1991  0.3333  0.0001  9.0000  1.000       288  0.950
0.08316 1.00000     0.1300 9.6506e-10 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.0400  1.840       306  0.950
0.07900 1.00000     0.1300 1.0114e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.5224  1.418       324  0.950
0.07505 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5556  0.0000  9.0000  1.000       342  0.950
0.07130 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  9.0000  1.000       360  0.950
0.06773 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.6111  0.0000  9.0000  1.000       378  0.950
0.06435 1.08907     0.1400 1.1828e-09 1.489e-09  2.6804e-10  1.0468  0.6111  0.0003  9.0000  1.000       396  0.950
0.06113 1.00000     0.1400 1.188e-09  1.489e-09  2.978e-10   1.1212  0.5556  0.0000  9.0000  1.000       414  0.950
0.05807 1.00000     0.1400 1.188e-09  1.489e-09  2.978e-10   1.1212  0.3889  0.0000  9.0000  1.000       432  0.950
0.05517 1.00000     0.1400 1.119e-09  1.489e-09  2.978e-10   1.1212  0.5000  0.0000  8.5400  1.403       450  0.950
0.05241 1.03828     0.1491 1.2018e-09 1.5173e-09 2.978e-10   1.1212  0.6111  0.0551  9.0000  1.000       468  0.950
0.04979 1.00000     0.1700 1.2382e-09 1.5678e-09 3.1357e-10  1.1238  0.7222  0.0000  9.0000  1.000       486  0.950
0.04730 1.04819     0.1756 1.3171e-09 1.6493e-09 3.1357e-10  1.1238  0.5000  0.0460  9.0000  1.000       504  0.950
0.04493 0.93597     0.1725 1.249e-09  1.6044e-09 3.428e-10   1.2700  0.4444  0.0395  9.0000  1.000       522  0.950
0.04269 1.00000     0.1700 1.2382e-09 1.5678e-09 3.1357e-10  1.1238  0.6667  0.0000  9.0000  1.000       540  0.950
0.04055 1.00000     0.1700 1.2382e-09 1.5678e-09 3.1357e-10  1.1238  0.3333  0.0000  9.0000  1.000       558  0.950
0.03853 1.00000     0.1700 1.0958e-09 1.5678e-09 3.1357e-10  1.1238  0.5556  0.0000  8.0400  1.840       576  0.950
0.03660 1.00000     0.1700 1.2322e-09 1.5678e-09 3.1357e-10  1.1238  0.5556  0.0000  8.9691  1.027       594  0.950
0.03477 0.90352     0.1455 1.178e-09  1.4425e-09 3.1357e-10  1.1238  0.6111  0.0477  9.0000  1.000       612  0.950
0.03303 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.5556  0.0000  9.0000  1.000       630  0.950
0.03138 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.5000  0.0000  9.0000  1.000       648  0.950
0.02981 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.3889  0.0000  9.0000  1.000       666  0.950
0.02832 1.00000     0.1400 1.0771e-09 1.4146e-09 2.8292e-10  1.1212  0.5000  0.0000  8.5400  1.403       684  0.950
0.02690 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.3889  0.0000  9.0000  1.000       702  0.950
0.02556 1.00000     0.1400 1.0771e-09 1.4146e-09 2.8292e-10  1.1212  0.3889  0.0000  8.5400  1.403       720  0.950
0.02428 1.00292     0.1420 1.0267e-09 1.4298e-09 2.8292e-10  1.1212  0.5556  0.0062  8.1035  1.784       738  0.950
0.02307 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3333  0.0000  9.0000  1.000       756  0.950
0.02191 1.00000     0.1500 1.0362e-09 1.4908e-09 2.9815e-10  1.0468  0.4444  0.0000  8.0400  1.840       774  0.950
0.02082 1.00000     0.1500 1.0403e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  8.0757  1.809       792  0.950
0.01978 1.00000     0.1500 1.1042e-09 1.4908e-09 2.9815e-10  1.0468  0.7222  0.0000  8.5603  1.385       810  0.950
0.01879 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.6111  0.0000  9.0000  1.000       828  0.950
0.01785 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.4444  0.0000  9.0000  1.000       846  0.950
0.01696 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3333  0.0000  9.0000  1.000       864  0.950
0.01611 1.00000     0.1500 1.0362e-09 1.4908e-09 2.9815e-10  1.0468  0.7778  0.0000  8.0400  1.840       882  0.950
0.01530 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  9.0000  1.000       900  0.950
0.01454 1.00000     0.1500 1.1011e-09 1.4908e-09 2.9815e-10  1.0468  0.2778  0.0000  8.5400  1.403       918  0.950
0.01381 1.00000     0.1500 9.5679e-10 1.4908e-09 2.9815e-10  1.0468  0.7222  0.0000  7.1546  2.615       936  0.950
0.01312 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.4444  0.0000  9.0000  1.000       954  0.950
0.01246 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  9.0000  1.000       972  0.950
0.01184 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.4444  0.0000  9.0000  1.000       990  0.950
0.01125 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  9.0000  1.000      1008  0.950
0.01069 1.00000     0.1500 1.1011e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  8.5400  1.403      1026  0.950
0.01015 1.00000     0.1500 1.0435e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  8.1035  1.784      1044  0.950
0.00964 1.00000     0.1500 1.0002e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  7.6893  2.147      1062  0.950
0.00916 1.00000     0.1500 1.1068e-09 1.4908e-09 2.9815e-10  1.0468  0.6111  0.0000  8.5779  1.369      1080  0.950
0.00870 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  9.0000  1.000      1098  0.950
0.00827 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  9.0000  1.000      1116  0.950
0.00786 1.00000     0.1500 1.1011e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  8.5400  1.403      1134  0.950
0.00746 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  9.0000  1.000      1152  0.950
0.00709 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  9.0000  1.000      1170  0.950
0.00674 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  9.0000  1.000      1188  0.950
0.00640 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3333  0.0000  9.0000  1.000      1206  0.950
0.00608 1.00000     0.1500 1.0362e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  8.0400  1.840      1224  0.950
0.00577 1.00000     0.1500 1.0985e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  8.5224  1.418      1242  0.950
0.00549 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.3889  0.0000  9.0000  1.000      1260  0.950
0.00521 1.00000     0.1500 1.1011e-09 1.4908e-09 2.9815e-10  1.0468  0.5556  0.0000  8.5400  1.403      1278  0.950
0.00495 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.5000  0.0000  9.0000  1.000      1296  0.950
0.00470 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.4444  0.0000  9.0000  1.000      1314  0.950
0.00447 1.00000     0.1500 1.1792e-09 1.4908e-09 2.9815e-10  1.0468  0.6667  0.0000  9.0000  1.000      1332  0.950
0.00424 0.97291     0.1420 1.1782e-09 1.4298e-09 2.9815e-10  1.0468  0.5556  0.0143  9.0000  1.000      1350  0.950
0.00403 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.3889  0.0000  9.0000  1.000      1368  0.950
0.00383 1.00000     0.1400 1.0771e-09 1.4146e-09 2.8292e-10  1.1212  0.5556  0.0000  8.5400  1.403      1386  0.950
0.00364 1.00000     0.1400 1.1375e-09 1.4146e-09 2.8292e-10  1.1212  0.3889  0.0000  9.0000  1.000      1404  0.950
0.00346 1.00000     0.1400 1.0771e-09 1.4146e-09 2.8292e-10  1.1212  0.4444  0.0000  8.5400  1.403      1422  0.950
0.00328 1.00000     0.1400 1.0814e-09 1.4146e-09 2.8292e-10  1.1212  0.3333  0.0000  8.5780  1.369      1440  0.950
0.00312 1.00000     0.1400 1.0042e-09 1.4146e-09 2.8292e-10  1.1212  0.6667  0.0000  7.6630  2.170      1458  0.950
0.00296 0.96980     0.1357 1.1036e-09 1.3827e-09 2.8292e-10  1.1212  0.3889  0.0377  9.0000  1.000      1476  0.950
0.00282 1.00000     0.1300 1.0133e-09 1.3402e-09 2.6804e-10  1.0468  0.6111  0.0000  8.5400  1.403      1494  0.950
0.00268 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.3333  0.0000  9.0000  1.000      1512  0.950
0.00254 1.00000     0.1300 9.6506e-10 1.3402e-09 2.6804e-10  1.0468  0.5556  0.0000  8.0400  1.840      1530  0.950
0.00241 1.00000     0.1300 1.0694e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.9691  1.027      1548  0.950
0.00229 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5556  0.0000  9.0000  1.000      1566  0.950
0.00218 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.3889  0.0000  9.0000  1.000      1584  0.950
0.00207 1.00000     0.1300 1.0133e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.5400  1.403      1602  0.950
0.00197 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.4444  0.0000  9.0000  1.000      1620  0.950
0.00187 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  9.0000  1.000      1638  0.950
0.00177 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.6111  0.0000  9.0000  1.000      1656  0.950
0.00169 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5556  0.0000  9.0000  1.000      1674  0.950
0.00160 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.2222  0.0000  9.0000  1.000      1692  0.950
0.00152 1.00000     0.1300 9.037e-10  1.3402e-09 2.6804e-10  1.0468  0.5556  0.0000  7.0400  2.715      1710  0.950
0.00145 1.00000     0.1300 9.5063e-10 1.3402e-09 2.6804e-10  1.0468  0.6111  0.0000  7.8535  2.003      1728  0.950
0.00137 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.4444  0.0000  9.0000  1.000      1746  0.950
0.00130 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  9.0000  1.000      1764  0.950
0.00124 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.7222  0.0000  9.0000  1.000      1782  0.950
0.00118 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.3889  0.0000  9.0000  1.000      1800  0.950
0.00112 1.00000     0.1300 1.0133e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.5400  1.403      1818  0.950
0.00106 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  9.0000  1.000      1836  0.950
0.00101 1.00000     0.1300 1.0741e-09 1.3402e-09 2.6804e-10  1.0468  0.3333  0.0000  9.0000  1.000      1854  0.950
0.00096 1.00000     0.1300 9.6506e-10 1.3402e-09 2.6804e-10  1.0468  0.3889  0.0000  8.0400  1.840      1872  0.950
0.00091 1.00000     0.1300 9.3534e-10 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  7.6291  2.200      1890  0.950
0.00087 1.00000     0.1300 9.6895e-10 1.3402e-09 2.6804e-10  1.0468  0.5000  0.0000  8.0868  1.799      1908  0.950
0.00000 1.00000     0.1300 1.017e-09  1.3402e-09 2.6804e-10          0.4444  0.0000  8.5720  1.374      1926

BB estimate of min-dist (placement) wire length: 13
bb_cost recomputed from scratch: 0.13
timing_cost recomputed from scratch: 1.01699e-09
delay_cost recomputed from scratch: 1.3402e-09

Completed placement consistency check successfully.

Swaps called: 1935

Placement estimated critical path delay: 1.04677 ns
Placement cost: 1, bb_cost: 0.13, td_cost: 1.01699e-09, delay_cost: 1.3402e-09
Placement total # of swap attempts: 1935
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.152738 seconds.
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)
Build rr_graph took 0.00448 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 13, total available wire length 1728, ratio 0.00752315
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.00 sec  0.97236 ns   3.00e+00 (0.1019 %)
        2   0.00 sec  0.97236 ns   3.00e+00 (0.1019 %)
        3   0.00 sec  0.97236 ns   3.00e+00 (0.1019 %)
        4   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
        5   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
        6   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
        7   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
        8   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
        9   0.00 sec  0.97236 ns   2.00e+00 (0.0679 %)
       10   0.00 sec  1.04765 ns   2.00e+00 (0.0679 %)
       11   0.00 sec  1.04765 ns   2.00e+00 (0.0679 %)
       12   0.00 sec  1.12294 ns   1.00e+00 (0.0340 %)
       13   0.00 sec  1.04765 ns   2.00e+00 (0.0679 %)
       14   0.00 sec  1.12294 ns   0.00e+00 (0.0000 %)
Critical path: 1.12294 ns
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -43444
Circuit successfully routed with a channel width factor of 12.

Average number of bends per net: 3.20000  Maximum # of bends: 5

Number of routed nets (nonglobal): 5
Wire length results (in units of 1 clb segments)...
	Total wirelength: 21, average net length: 4.20000
	Maximum net length: 6

Wire length results in terms of physical segments...
	Total wiring segments used: 21, average wire segments per net: 4.20000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

X - Directed channels: j max occ ave occ capacity
                      -- ------- ------- --------
                       0       0  0.0000       12
                       1       0  0.0000       12
                       2       0  0.0000       12
                       3       3  0.3750       12
                       4       4  0.5000       12
                       5       2  0.2500       12
                       6       1  0.1250       12
                       7       0  0.0000       12
                       8       0  0.0000       12
Y - Directed channels: i max occ ave occ capacity
                      -- ------- ------- --------
                       0       2  0.7500       12
                       1       2  0.6250       12
                       2       0  0.0000       12
                       3       0  0.0000       12
                       4       0  0.0000       12
                       5       0  0.0000       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12

Total tracks in x-direction: 108, in y-direction: 108

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 215576

Routing area (in minimum width transistor areas)...
	Total routing area: 91265.8, per logic tile: 1426.03

Segment usage by type (index): type utilization
                               ---- -----------
                                  0      0.0122

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0122

Nets on critical path: 2 normal, 0 global.
Total logic delay: 4.7062e-10 (s), total net delay: 7.47237e-10 (s)
Critical path in print timing: 1.12294 ns
Final critical path: 1.12294 ns
Least slack in design: -1.12294 ns

Routing took 0.235363 seconds.
Timing analysis took 0.000932 seconds.
The entire flow of VPR took 0.423861 seconds.
