
********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53)
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
0
Starting Memory Test '0' - Testing 2MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0419435
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0209717
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0216271
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0340791
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0340791
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0367005
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0367005
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0367005
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.0367005
---------+--------+------------------------------------------------+-----------
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:

    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
h
********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53)
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:

    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
h
********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53)
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
r
Running Read Eye Tests
Disabling VT compensation... DONE
------------------------------------------------------------------------------------------
 Offset   [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
  1    |      0 |      0 |      0 |      0 |
  2    |      0 |      0 |      0 |      0 |
  3    |      0 |      0 |      0 |      0 |
  4    |      0 |      0 |      0 |      0 |
  5    |      0 |      0 |      0 |      0 |
  6    |      0 |      0 |      0 |      0 |
  7    |      0 |      0 |      0 |      0 |
  8    |      0 |      0 |      0 |      0 |
  9    |      0 |      0 |      0 |      0 |
 10    |      0 |      0 |      0 |      0 |
 11    |      0 |      0 |      0 |      0 |
 12    |      0 |      0 |      0 |      0 |
 13    |      0 |      0 |      0 |      0 |
 14    |      0 |      0 |      0 |      0 |
 15    |      0 |      0 |      0 |      0 |
 16    |      0 |      0 |      0 |      0 |
 17    |      0 |      0 |      0 |      0 |
 18    |      0 |      0 |      0 |      0 |
 19    |      0 |      0 |      0 |      0 |
 20    |      0 |      0 |      0 |      0 |
 21    |      0 |      0 |      0 |      0 |
 22    |      0 |      0 |      0 |      0 |
 23    |      0 |      0 |      0 |      0 |
 24    |      0 |      0 |      0 |      0 |
 25    |      0 |      0 |      0 |      0 |
 26    |      0 |      0 |      0 |      0 |
 27    |      0 |      0 |      0 |      0 |
 28    |      0 |      0 |      0 |      0 |
 29    |      0 |      0 |      0 |      0 |
 30    |      0 |      0 |      0 |      0 |
 31    |      0 |      0 |      0 |      0 |
 32    |      0 |      0 |      0 |      0 |
 33    |      0 |      0 |      0 |      0 |
 34    |      0 |      0 |      0 |      0 |
 35    |      0 |      0 |      0 |      0 |
 36    |      0 |      0 |      0 |      0 |
 37    |      0 |      0 |      0 |      0 |
 38    |      0 |      0 |      0 |      0 |
 39    |      0 |      0 |      0 |      0 |
 40    |      0 |      0 |      0 |      0 |
 41    |      0 |      0 |      0 |      0 |
 42    |      0 |      0 |      0 |      0 |
 43    |      0 |      0 |      0 |      0 |
 44    |      0 |      0 |      0 |      0 |
 45    |      0 |      0 |      0 |      0 |
 46    |      0 |      0 |      0 |      0 |
 47    |      0 |      0 |      0 |      0 |
 48    |      0 |      0 |      0 |      0 |
 49    |      0 |      0 |      0 |      0 |
 50    |      0 |      0 |      0 |      0 |
 51    |      0 |      0 |      0 |      0 |
 52    |      0 |      0 |      0 |      0 |
 53    |      0 |      0 |      0 |      0 |
 54    |      0 |      0 |      0 |      0 |
 55    |      0 |      0 |      0 |      0 |
 56    |      0 |      0 |      0 |      0 |
 57    |      0 |      0 |      0 |      0 |
 58    |      0 |      0 |      0 |      0 |
 59    |      0 |      0 |      0 |      0 |
 60    |      0 |      0 |      0 |      0 |
 61    |      0 |      0 |      0 |      0 |
 62    |      0 |      0 |      0 |      0 |
 63    |      0 |      0 |      0 |      0 |
 64    |      0 |      0 |      0 |      0 |
 65    |      0 |      0 |      0 |      0 |
 66    |      0 |      0 |      0 |      0 |
 67    |      0 |      0 |      0 |      0 |
 68    |      0 |      0 |      0 |      0 |
 69    |      0 |      0 |      0 |      0 |
 70    |      0 |      0 |      0 |      0 |
 71    |      0 |      0 |      0 |      0 |
 72    |      0 |      0 |      0 |      0 |
 73    |      0 |      0 |      0 |      0 |
 74    |      0 |      0 |      0 |      0 |
 75    |      0 |      0 |      0 |      0 |
 76    |      0 |      0 |      0 |      0 |
 77    |      0 |      0 |      0 |      0 |
 78    |      0 |      0 |      0 |      0 |
 79    |      0 |      0 |      0 |      0 |
 80    |      0 |      0 |      0 |      0 |
 81    |      0 |      0 |      0 |      0 |
 82    |      4 |    299 |      5 |    203 |
 -1    |      0 |      0 |      0 |      0 |
 -2    |      0 |      0 |      0 |      0 |
 -3    |      0 |      0 |      0 |      0 |
 -4    |      0 |      0 |      0 |      0 |
 -5    |      0 |      0 |      0 |      0 |
 -6    |      0 |      0 |      0 |      0 |
 -7    |      0 |      0 |      0 |      0 |
 -8    |      0 |      0 |      0 |      0 |
 -9    |      0 |      0 |      0 |      0 |
-10    |      0 |      0 |      0 |      0 |
-11    |      0 |      0 |      0 |      0 |
-12    |      0 |      0 |      0 |      0 |
-13    |      0 |      0 |      0 |      0 |
-14    |      0 |      0 |      0 |      0 |
-15    |      0 |      0 |      0 |      0 |
-16    |      0 |      0 |      0 |      0 |
-17    |      0 |      0 |      0 |      0 |
-18    |      0 |      0 |      0 |      0 |
-19    |      0 |      0 |      0 |      0 |
-20    |      0 |      0 |      0 |      0 |
-21    |      0 |      0 |      0 |      0 |
-22    |      0 |      0 |      0 |      0 |
-23    |      0 |      0 |      0 |      0 |
-24    |      0 |      0 |      0 |      0 |
-25    |      0 |      0 |      0 |      0 |
-26    |      0 |      0 |      0 |      0 |
-27    |      0 |      0 |      0 |      0 |
-28    |      0 |      0 |      0 |      0 |
-29    |      0 |      0 |      0 |      0 |
-30    |      0 |      0 |      0 |      0 |
-31    |      0 |      0 |      0 |      0 |
-32    |      0 |      0 |      0 |      0 |
-33    |      0 |      0 |      0 |      0 |
-34    |      0 |      0 |      0 |      0 |
-35    |      0 |      0 |      0 |      0 |
-36    |      0 |      0 |      0 |      0 |
-37    |      0 |      0 |      0 |      0 |
-38    |      0 |      0 |      0 |      0 |
-39    |      0 |      0 |      0 |      0 |
-40    |      0 |      0 |      0 |      0 |
-41    |      0 |      0 |      0 |      0 |
-42    |      0 |      0 |      0 |      0 |
-43    |      0 |      0 |      0 |      0 |
-44    |      0 |      0 |      0 |      0 |
-45    |      0 |      0 |      0 |      0 |
-46    |      0 |      0 |      0 |      0 |
-47    |      0 |      0 |      0 |      0 |
-48    |      0 |      0 |      0 |      0 |
-49    |      0 |      0 |      0 |      0 |
-50    |      0 |      0 |      0 |      0 |
-51    |      0 |      0 |      0 |      0 |
-52    |      0 |      0 |      0 |      0 |
-53    |      0 |      0 |      0 |      0 |
-54    |      0 |      0 |      0 |      0 |
-55    |      0 |      0 |      0 |      0 |
-56    |      0 |      0 |      0 |      0 |
-57    |      0 |      0 |      0 |      0 |
-58    |      0 |      0 |      0 |      0 |
-59    |      0 |      0 |      0 |      0 |
-60    |      0 |      0 |      0 |      0 |
-61    |      0 |      0 |      0 |      0 |
-62    |      0 |      0 |      0 |      0 |
-63    |      0 |      0 |      0 |      0 |
-64    |      0 |      0 |      0 |      0 |
-65    |      0 |      0 |      0 |      0 |
-66    |      0 |      0 |      0 |      0 |
-67    |      0 |      0 |      0 |      0 |
-68    |      0 |      0 |      0 |      0 |
-69    |      0 |      0 |      0 |      0 |
-70    |      0 |      0 |      0 |      0 |
-71    |      0 |      0 |      0 |      0 |
-72    |      0 |      0 |      0 |      0 |
-73    |      0 |      0 |      0 |      0 |
-74    |      0 |      0 |      0 |      0 |
-75    |      0 |      0 |      0 |      0 |
-76    |   1091 |      0 |      0 |      0 |
-77    |    860 |      0 |      0 |      0 |
-78    |  17104 |   1026 |      0 |      0 |
-79    |  40135 |  25097 |      0 |    335 |
-80    |  77309 |  49936 |      0 |   8296 |
-81    |  83155 |  68656 |     10 |  22834 |
-------+--------+--------+--------+--------+--------+--------+--------+--------+

Read Eye Test Results :
------------------------------------------------------------------------------------------
      [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
 AUTO CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   84,92 |   82,88 |   86,89 |   85,89 |
---------+---------+---------+---------+---------+---------+---------+----------
 TAP value (ps):
---------+---------+---------+---------+---------+---------+---------+----------
   5.30  |   5.39  |   5.36  |   5.36  |
---------+---------+---------+---------+---------+---------+---------+----------
 TAPS/cycle:
---------+---------+---------+---------+---------+---------+---------+----------
    177   |    174   |    175   |    175   |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (ps):
---------+---------+---------+---------+---------+---------+---------+----------
  826.28 |  851.30 |  862.51 |  851.79 |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (%):
---------+---------+---------+---------+---------+---------+---------+----------
  88.14  |  90.80  |  92.00  |  90.86  |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   87,95 |   84,90 |   86,89 |   86,90 |
---------+---------+---------+---------+---------+---------+---------+----------
Enabling VT compensation... DONE
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
y    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
h
********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53)
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
iDevice information
1-Rank 32-bit LPLPDDR2 1066
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
w
Running Write Eye Tests
Disabling VT compensation... DONE
------------------------------------------------------------------------------------------
 Offset   [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
  1    |      0 |      0 |      0 |      0 |
  2    |      0 |      0 |      0 |      0 |
  3    |      0 |      0 |      0 |      0 |
  4    |      0 |      0 |      0 |      0 |
  5    |      0 |      0 |      0 |      0 |
  6    |      0 |      0 |      0 |      0 |
  7    |      0 |      0 |      0 |      0 |
  8    |      0 |      0 |      0 |      0 |
  9    |      0 |      0 |      0 |      0 |
 10    |      0 |      0 |      0 |      0 |
 11    |      0 |      0 |      0 |      0 |
 12    |      0 |      0 |      0 |      0 |
 13    |      0 |      0 |      0 |      0 |
 14    |      0 |      0 |      0 |      0 |
 15    |      0 |      0 |      0 |      0 |
 16    |      0 |      0 |      0 |      0 |
 17    |      0 |      0 |      0 |      0 |
 18    |      0 |      0 |      0 |      0 |
 19    |      0 |      0 |      0 |      0 |
 20    |      0 |      0 |      0 |      0 |
 21    |      0 |      0 |      0 |      0 |
 22    |      0 |      0 |      0 |      0 |
 23    |      0 |      0 |      0 |      0 |
 24    |      0 |      0 |      0 |      0 |
 25    |      0 |      0 |      0 |      0 |
 26    |      0 |      0 |      0 |      0 |
 27    |      0 |      0 |      0 |      0 |
 28    |      0 |      0 |      0 |      0 |
 29    |      0 |      0 |      0 |      0 |
 30    |      0 |      0 |      0 |      0 |
 31    |      0 |      0 |      0 |      0 |
 32    |      0 |      0 |      0 |      0 |
 33    |      0 |      0 |      0 |      0 |
 34    |      0 |      0 |      0 |      0 |
 35    |      0 |      0 |      0 |      0 |
 36    |      0 |      0 |      0 |      0 |
 37    |      0 |      0 |      0 |      0 |
 38    |      0 |      0 |      0 |      0 |
 39    |      0 |      0 |      0 |      0 |
 40    |      0 |      0 |      0 |      0 |
 41    |      0 |      0 |      0 |      0 |
 42    |      0 |      0 |      0 |      0 |
 43    |      0 |      0 |      0 |      0 |
 44    |      0 |      0 |      0 |      0 |
 45    |      0 |      0 |      0 |      0 |
 46    |      0 |      0 |      0 |      0 |
 47    |      0 |      0 |      0 |      0 |
 48    |      0 |      0 |      0 |      0 |
 49    |      0 |      0 |      0 |      0 |
 50    |      0 |      0 |      0 |      0 |
 51    |      0 |      0 |      0 |      0 |
 52    |      0 |      0 |      0 |      0 |
 53    |      0 |      0 |      0 |      0 |
 54    |      0 |      0 |      0 |      0 |
 55    |      0 |      0 |      0 |      0 |
 56    |      0 |      0 |      0 |      0 |
 57    |      0 |      0 |      0 |      0 |
 58    |      0 |      0 |      0 |      0 |
 59    |      0 |      0 |      0 |      0 |
 60    |      0 |      0 |      0 |      0 |
 61    |      0 |      0 |      0 |      0 |
 62    |      0 |      0 |      0 |      0 |
 63    |      0 |      0 |      0 |      0 |
 64    |      0 |      0 |      0 |      0 |
 65    |      0 |      0 |      0 |      0 |
 66    |      0 |      0 |      0 |      0 |
 67    |      0 |      0 |      0 |      0 |
 68    |      0 |      0 |      0 |      0 |
 69    |      0 |      0 |      0 |      0 |
 70    |      0 |      0 |      0 |      0 |
 71    |      0 |      0 |      0 |      0 |
 72    |      0 |      0 |      0 |      0 |
 73    |      0 |      0 |      0 |      0 |
 74    |      0 |      0 |      0 |      0 |
 75    |      0 |      0 |      0 |      0 |
 76    |      0 |      0 |      0 |      0 |
 77    |      0 |      0 |      0 |     94 |
 78    |      3 |      0 |      0 |   3134 |
 79    |   1553 |     10 |      0 |   6219 |
 80    |  12042 |    326 |      0 |  10715 |
 81    |  35220 |   6491 |     88 |  28333 |
 -1    |      0 |      0 |      0 |      0 |
 -2    |      0 |      0 |      0 |      0 |
 -3    |      0 |      0 |      0 |      0 |
 -4    |      0 |      0 |      0 |      0 |
 -5    |      0 |      0 |      0 |      0 |
 -6    |      0 |      0 |      0 |      0 |
 -7    |      0 |      0 |      0 |      0 |
 -8    |      0 |      0 |      0 |      0 |
 -9    |      0 |      0 |      0 |      0 |
-10    |      0 |      0 |      0 |      0 |
-11    |      0 |      0 |      0 |      0 |
-12    |      0 |      0 |      0 |      0 |
-13    |      0 |      0 |      0 |      0 |
-14    |      0 |      0 |      0 |      0 |
-15    |      0 |      0 |      0 |      0 |
-16    |      0 |      0 |      0 |      0 |
-17    |      0 |      0 |      0 |      0 |
-18    |      0 |      0 |      0 |      0 |
-19    |      0 |      0 |      0 |      0 |
-20    |      0 |      0 |      0 |      0 |
-21    |      0 |      0 |      0 |      0 |
-22    |      0 |      0 |      0 |      0 |
-23    |      0 |      0 |      0 |      0 |
-24    |      0 |      0 |      0 |      0 |
-25    |      0 |      0 |      0 |      0 |
-26    |      0 |      0 |      0 |      0 |
-27    |      0 |      0 |      0 |      0 |
-28    |      0 |      0 |      0 |      0 |
-29    |      0 |      0 |      0 |      0 |
-30    |      0 |      0 |      0 |      0 |
-31    |      0 |      0 |      0 |      0 |
-32    |      0 |      0 |      0 |      0 |
-33    |      0 |      0 |      0 |      0 |
-34    |      0 |      0 |      0 |      0 |
-35    |      0 |      0 |      0 |      0 |
-36    |      0 |      0 |      0 |      0 |
-37    |      0 |      0 |      0 |      0 |
-38    |      0 |      0 |      0 |      0 |
-39    |      0 |      0 |      0 |      0 |
-40    |      0 |      0 |      0 |      0 |
-41    |      0 |      0 |      0 |      0 |
-42    |      0 |      0 |      0 |      0 |
-43    |      0 |      0 |      0 |      0 |
-44    |      0 |      0 |      0 |      0 |
-45    |      0 |      0 |      0 |      0 |
-46    |      0 |      0 |      0 |      0 |
-47    |      0 |      0 |      0 |      0 |
-48    |      0 |      0 |      0 |      0 |
-49    |      0 |      0 |      0 |      0 |
-50    |      0 |      0 |      0 |      0 |
-51    |      0 |      0 |      0 |      0 |
-52    |      0 |      0 |      0 |      0 |
-53    |      0 |      0 |      0 |      0 |
-54    |      0 |      0 |      0 |      0 |
-55    |      0 |      0 |      0 |      0 |
-56    |      0 |      0 |      0 |      0 |
-57    |      0 |      0 |      0 |      0 |
-58    |      0 |      0 |      0 |      0 |
-59    |      0 |      0 |      0 |      0 |
-60    |      0 |      0 |      0 |      0 |
-61    |      0 |      0 |      0 |      0 |
-62    |      0 |      0 |      0 |      0 |
-63    |      0 |      0 |      0 |      0 |
-64    |      0 |      0 |      0 |      0 |
-65    |      0 |      0 |      0 |      0 |
-66    |      0 |      0 |      0 |      0 |
-67    |      0 |      0 |      0 |      0 |
-68    |      0 |      0 |      0 |      0 |
-69    |      0 |      0 |      0 |      0 |
-70    |      0 |      0 |      0 |      0 |
-71    |      0 |      0 |      0 |      0 |
-72    |      0 |      0 |      0 |      0 |
-73    |      0 |      0 |      0 |      0 |
-74    |      0 |      0 |      0 |      0 |
-75    |      0 |      0 |      0 |      0 |
-76    |      0 |      0 |      0 |      0 |
-77    |      0 |      0 |      0 |      0 |
-78    |      0 |      0 |      0 |      0 |
-79    |      8 |      0 |      0 |      0 |
-80    |   1059 |    399 |      0 |      0 |
-81    |  10932 |   4257 |      0 |      0 |
-82    |  28598 |  20008 |     24 |     52 |
-------+--------+--------+--------+--------+--------+--------+--------+--------+

Write Eye Test Results:
------------------------------------------------------------------------------------------
      [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
 AUTO CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   1,33  |   1,38  |   1,19  |   1,19  |
---------+---------+---------+---------+---------+---------+---------+----------
 TAP value (ps):
---------+---------+---------+---------+---------+---------+---------+----------
   5.36  |   5.33  |   5.30  |   5.36  |
---------+---------+---------+---------+---------+---------+---------+----------
 TAPS/cycle:
---------+---------+---------+---------+---------+---------+---------+----------
    175   |    176   |    177   |    175   |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (ps):
---------+---------+---------+---------+---------+---------+---------+----------
 820.98  | 845.91  | 862.51  | 841.08  |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (%):
---------+---------+---------+---------+---------+---------+---------+----------
  87.57  |  90.23  |  92.00  |  89.71  |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   1,32  |   1,37  |   1,18  |   1,16  |
---------+---------+---------+---------+---------+---------+---------+----------
Enabling VT compensation... DONE
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
h
********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53)
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
r
Running Read Eye Tests
Disabling VT compensation... DONE
------------------------------------------------------------------------------------------
 Offset   [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
  1    |      0 |      0 |      0 |      0 |
  2    |      0 |      0 |      0 |      0 |
  3    |      0 |      0 |      0 |      0 |
  4    |      0 |      0 |      0 |      0 |
  5    |      0 |      0 |      0 |      0 |
  6    |      0 |      0 |      0 |      0 |
  7    |      0 |      0 |      0 |      0 |
  8    |      0 |      0 |      0 |      0 |
  9    |      0 |      0 |      0 |      0 |
 10    |      0 |      0 |      0 |      0 |
 11    |      0 |      0 |      0 |      0 |
 12    |      0 |      0 |      0 |      0 |
 13    |      0 |      0 |      0 |      0 |
 14    |      0 |      0 |      0 |      0 |
 15    |      0 |      0 |      0 |      0 |
 16    |      0 |      0 |      0 |      0 |
 17    |      0 |      0 |      0 |      0 |
 18    |      0 |      0 |      0 |      0 |
 19    |      0 |      0 |      0 |      0 |
 20    |      0 |      0 |      0 |      0 |
 21    |      0 |      0 |      0 |      0 |
 22    |      0 |      0 |      0 |      0 |
 23    |      0 |      0 |      0 |      0 |
 24    |      0 |      0 |      0 |      0 |
 25    |      0 |      0 |      0 |      0 |
 26    |      0 |      0 |      0 |      0 |
 27    |      0 |      0 |      0 |      0 |
 28    |      0 |      0 |      0 |      0 |
 29    |      0 |      0 |      0 |      0 |
 30    |      0 |      0 |      0 |      0 |
 31    |      0 |      0 |      0 |      0 |
 32    |      0 |      0 |      0 |      0 |
 33    |      0 |      0 |      0 |      0 |
 34    |      0 |      0 |      0 |      0 |
 35    |      0 |      0 |      0 |      0 |
 36    |      0 |      0 |      0 |      0 |
 37    |      0 |      0 |      0 |      0 |
 38    |      0 |      0 |      0 |      0 |
 39    |      0 |      0 |      0 |      0 |
 40    |      0 |      0 |      0 |      0 |
 41    |      0 |      0 |      0 |      0 |
 42    |      0 |      0 |      0 |      0 |
 43    |      0 |      0 |      0 |      0 |
 44    |      0 |      0 |      0 |      0 |
 45    |      0 |      0 |      0 |      0 |
 46    |      0 |      0 |      0 |      0 |
 47    |      0 |      0 |      0 |      0 |
 48    |      0 |      0 |      0 |      0 |
 49    |      0 |      0 |      0 |      0 |
 50    |      0 |      0 |      0 |      0 |
 51    |      0 |      0 |      0 |      0 |
 52    |      0 |      0 |      0 |      0 |
 53    |      0 |      0 |      0 |      0 |
 54    |      0 |      0 |      0 |      0 |
 55    |      0 |      0 |      0 |      0 |
 56    |      0 |      0 |      0 |      0 |
 57    |      0 |      0 |      0 |      0 |
 58    |      0 |      0 |      0 |      0 |
 59    |      0 |      0 |      0 |      0 |
 60    |      0 |      0 |      0 |      0 |
 61    |      0 |      0 |      0 |      0 |
 62    |      0 |      0 |      0 |      0 |
 63    |      0 |      0 |      0 |      0 |
 64    |      0 |      0 |      0 |      0 |
 65    |      0 |      0 |      0 |      0 |
 66    |      0 |      0 |      0 |      0 |
 67    |      0 |      0 |      0 |      0 |
 68    |      0 |      0 |      0 |      0 |
 69    |      0 |      0 |      0 |      0 |
 70    |      0 |      0 |      0 |      0 |
 71    |      0 |      0 |      0 |      0 |
 72    |      0 |      0 |      0 |      0 |
 73    |      0 |      0 |      0 |      0 |
 74    |      0 |      0 |      0 |      0 |
 75    |      0 |      0 |      0 |      0 |
 76    |      0 |      0 |      0 |      0 |
 77    |      0 |      0 |      0 |      0 |
 78    |      0 |      0 |      0 |      0 |
 79    |      0 |      0 |      0 |      0 |
 80    |      0 |      0 |      0 |      0 |
 81    |      0 |      0 |      0 |      0 |
 82    |      0 |     61 |      1 |     79 |
 83    |    312 |   2218 |    795 |   1585 |
 -1    |      0 |      0 |      0 |      0 |
 -2    |      0 |      0 |      0 |      0 |
 -3    |      0 |      0 |      0 |      0 |
 -4    |      0 |      0 |      0 |      0 |
 -5    |      0 |      0 |      0 |      0 |
 -6    |      0 |      0 |      0 |      0 |
 -7    |      0 |      0 |      0 |      0 |
 -8    |      0 |      0 |      0 |      0 |
 -9    |      0 |      0 |      0 |      0 |
-10    |      0 |      0 |      0 |      0 |
-11    |      0 |      0 |      0 |      0 |
-12    |      0 |      0 |      0 |      0 |
-13    |      0 |      0 |      0 |      0 |
-14    |      0 |      0 |      0 |      0 |
-15    |      0 |      0 |      0 |      0 |
-16    |      0 |      0 |      0 |      0 |
-17    |      0 |      0 |      0 |      0 |
-18    |      0 |      0 |      0 |      0 |
-19    |      0 |      0 |      0 |      0 |
-20    |      0 |      0 |      0 |      0 |
-21    |      0 |      0 |      0 |      0 |
-22    |      0 |      0 |      0 |      0 |
-23    |      0 |      0 |      0 |      0 |
-24    |      0 |      0 |      0 |      0 |
-25    |      0 |      0 |      0 |      0 |
-26    |      0 |      0 |      0 |      0 |
-27    |      0 |      0 |      0 |      0 |
-28    |      0 |      0 |      0 |      0 |
-29    |      0 |      0 |      0 |      0 |
-30    |      0 |      0 |      0 |      0 |
-31    |      0 |      0 |      0 |      0 |
-32    |      0 |      0 |      0 |      0 |
-33    |      0 |      0 |      0 |      0 |
-34    |      0 |      0 |      0 |      0 |
-35    |      0 |      0 |      0 |      0 |
-36    |      0 |      0 |      0 |      0 |
-37    |      0 |      0 |      0 |      0 |
-38    |      0 |      0 |      0 |      0 |
-39    |      0 |      0 |      0 |      0 |
-40    |      0 |      0 |      0 |      0 |
-41    |      0 |      0 |      0 |      0 |
-42    |      0 |      0 |      0 |      0 |
-43    |      0 |      0 |      0 |      0 |
-44    |      0 |      0 |      0 |      0 |
-45    |      0 |      0 |      0 |      0 |
-46    |      0 |      0 |      0 |      0 |
-47    |      0 |      0 |      0 |      0 |
-48    |      0 |      0 |      0 |      0 |
-49    |      0 |      0 |      0 |      0 |
-50    |      0 |      0 |      0 |      0 |
-51    |      0 |      0 |      0 |      0 |
-52    |      0 |      0 |      0 |      0 |
-53    |      0 |      0 |      0 |      0 |
-54    |      0 |      0 |      0 |      0 |
-55    |      0 |      0 |      0 |      0 |
-56    |      0 |      0 |      0 |      0 |
-57    |      0 |      0 |      0 |      0 |
-58    |      0 |      0 |      0 |      0 |
-59    |      0 |      0 |      0 |      0 |
-60    |      0 |      0 |      0 |      0 |
-61    |      0 |      0 |      0 |      0 |
-62    |      0 |      0 |      0 |      0 |
-63    |      0 |      0 |      0 |      0 |
-64    |      0 |      0 |      0 |      0 |
-65    |      0 |      0 |      0 |      0 |
-66    |      0 |      0 |      0 |      0 |
-67    |      0 |      0 |      0 |      0 |
-68    |      0 |      0 |      0 |      0 |
-69    |      0 |      0 |      0 |      0 |
-70    |      0 |      0 |      0 |      0 |
-71    |      0 |      0 |      0 |      0 |
-72    |      0 |      0 |      0 |      0 |
-73    |      0 |      0 |      0 |      0 |
-74    |      0 |      0 |      0 |      0 |
-75    |      0 |      0 |      0 |      0 |
-76    |      0 |      0 |      0 |      0 |
-77    |   7070 |      0 |      0 |      0 |
-78    |  16596 |   1139 |      0 |      0 |
-79    |  49949 |  25577 |      0 |    163 |
-80    |  59517 |  30347 |      0 |   3108 |
-81    |  82695 |  68752 |    165 |  19490 |
-------+--------+--------+--------+--------+--------+--------+--------+--------+

Read Eye Test Results :
------------------------------------------------------------------------------------------
      [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
 AUTO CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   84,92 |   82,88 |   86,89 |   85,89 |
---------+---------+---------+---------+---------+---------+---------+----------
 TAP value (ps):
---------+---------+---------+---------+---------+---------+---------+----------
   5.30  |   5.39  |   5.36  |   5.36  |
---------+---------+---------+---------+---------+---------+---------+----------
 TAPS/cycle:
---------+---------+---------+---------+---------+---------+---------+----------
    177   |    174   |    175   |    175   |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (ps):
---------+---------+---------+---------+---------+---------+---------+----------
  836.87 |  851.30 |  862.51 |  851.79 |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (%):
---------+---------+---------+---------+---------+---------+---------+----------
  89.27  |  90.80  |  92.00  |  90.86  |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   87,95 |   84,90 |   86,89 |   86,90 |
---------+---------+---------+---------+---------+---------+---------+----------
Enabling VT compensation... DONE
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:
r
Running Read Eye Tests
Disabling VT compensation... DONE
------------------------------------------------------------------------------------------
 Offset   [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
  1    |      0 |      0 |      0 |      0 |
  2    |      0 |      0 |      0 |      0 |
  3    |      0 |      0 |      0 |      0 |
  4    |      0 |      0 |      0 |      0 |
  5    |      0 |      0 |      0 |      0 |
  6    |      0 |      0 |      0 |      0 |
  7    |      0 |      0 |      0 |      0 |
  8    |      0 |      0 |      0 |      0 |
  9    |      0 |      0 |      0 |      0 |
 10    |      0 |      0 |      0 |      0 |
 11    |      0 |      0 |      0 |      0 |
 12    |      0 |      0 |      0 |      0 |
 13    |      0 |      0 |      0 |      0 |
 14    |      0 |      0 |      0 |      0 |
 15    |      0 |      0 |      0 |      0 |
 16    |      0 |      0 |      0 |      0 |
 17    |      0 |      0 |      0 |      0 |
 18    |      0 |      0 |      0 |      0 |
 19    |      0 |      0 |      0 |      0 |
 20    |      0 |      0 |      0 |      0 |
 21    |      0 |      0 |      0 |      0 |
 22    |      0 |      0 |      0 |      0 |
 23    |      0 |      0 |      0 |      0 |
 24    |      0 |      0 |      0 |      0 |
 25    |      0 |      0 |      0 |      0 |
 26    |      0 |      0 |      0 |      0 |
 27    |      0 |      0 |      0 |      0 |
 28    |      0 |      0 |      0 |      0 |
 29    |      0 |      0 |      0 |      0 |
 30    |      0 |      0 |      0 |      0 |
 31    |      0 |      0 |      0 |      0 |
 32    |      0 |      0 |      0 |      0 |
 33    |      0 |      0 |      0 |      0 |
 34    |      0 |      0 |      0 |      0 |
 35    |      0 |      0 |      0 |      0 |
 36    |      0 |      0 |      0 |      0 |
 37    |      0 |      0 |      0 |      0 |
 38    |      0 |      0 |      0 |      0 |
 39    |      0 |      0 |      0 |      0 |
 40    |      0 |      0 |      0 |      0 |
 41    |      0 |      0 |      0 |      0 |
 42    |      0 |      0 |      0 |      0 |
 43    |      0 |      0 |      0 |      0 |
 44    |      0 |      0 |      0 |      0 |
 45    |      0 |      0 |      0 |      0 |
 46    |      0 |      0 |      0 |      0 |
 47    |      0 |      0 |      0 |      0 |
 48    |      0 |      0 |      0 |      0 |
 49    |      0 |      0 |      0 |      0 |
 50    |      0 |      0 |      0 |      0 |
 51    |      0 |      0 |      0 |      0 |
 52    |      0 |      0 |      0 |      0 |
 53    |      0 |      0 |      0 |      0 |
 54    |      0 |      0 |      0 |      0 |
 55    |      0 |      0 |      0 |      0 |
 56    |      0 |      0 |      0 |      0 |
 57    |      0 |      0 |      0 |      0 |
 58    |      0 |      0 |      0 |      0 |
 59    |      0 |      0 |      0 |      0 |
 60    |      0 |      0 |      0 |      0 |
 61    |      0 |      0 |      0 |      0 |
 62    |      0 |      0 |      0 |      0 |
 63    |      0 |      0 |      0 |      0 |
 64    |      0 |      0 |      0 |      0 |
 65    |      0 |      0 |      0 |      0 |
 66    |      0 |      0 |      0 |      0 |
 67    |      0 |      0 |      0 |      0 |
 68    |      0 |      0 |      0 |      0 |
 69    |      0 |      0 |      0 |      0 |
 70    |      0 |      0 |      0 |      0 |
 71    |      0 |      0 |      0 |      0 |
 72    |      0 |      0 |      0 |      0 |
 73    |      0 |      0 |      0 |      0 |
 74    |      0 |      0 |      0 |      0 |
 75    |      0 |      0 |      0 |      0 |
 76    |      0 |      0 |      0 |      0 |
 77    |      0 |      0 |      0 |      0 |
 78    |      0 |      0 |      0 |      0 |
 79    |      0 |      0 |      0 |      0 |
 80    |      0 |      0 |      0 |      0 |
 81    |      0 |      3 |      0 |      1 |
 82    |      2 |    377 |     11 |    239 |
 -1    |      0 |      0 |      0 |      0 |
 -2    |      0 |      0 |      0 |      0 |
 -3    |      0 |      0 |      0 |      0 |
 -4    |      0 |      0 |      0 |      0 |
 -5    |      0 |      0 |      0 |      0 |
 -6    |      0 |      0 |      0 |      0 |
 -7    |      0 |      0 |      0 |      0 |
 -8    |      0 |      0 |      0 |      0 |
 -9    |      0 |      0 |      0 |      0 |
-10    |      0 |      0 |      0 |      0 |
-11    |      0 |      0 |      0 |      0 |
-12    |      0 |      0 |      0 |      0 |
-13    |      0 |      0 |      0 |      0 |
-14    |      0 |      0 |      0 |      0 |
-15    |      0 |      0 |      0 |      0 |
-16    |      0 |      0 |      0 |      0 |
-17    |      0 |      0 |      0 |      0 |
-18    |      0 |      0 |      0 |      0 |
-19    |      0 |      0 |      0 |      0 |
-20    |      0 |      0 |      0 |      0 |
-21    |      0 |      0 |      0 |      0 |
-22    |      0 |      0 |      0 |      0 |
-23    |      0 |      0 |      0 |      0 |
-24    |      0 |      0 |      0 |      0 |
-25    |      0 |      0 |      0 |      0 |
-26    |      0 |      0 |      0 |      0 |
-27    |      0 |      0 |      0 |      0 |
-28    |      0 |      0 |      0 |      0 |
-29    |      0 |      0 |      0 |      0 |
-30    |      0 |      0 |      0 |      0 |
-31    |      0 |      0 |      0 |      0 |
-32    |      0 |      0 |      0 |      0 |
-33    |      0 |      0 |      0 |      0 |
-34    |      0 |      0 |      0 |      0 |
-35    |      0 |      0 |      0 |      0 |
-36    |      0 |      0 |      0 |      0 |
-37    |      0 |      0 |      0 |      0 |
-38    |      0 |      0 |      0 |      0 |
-39    |      0 |      0 |      0 |      0 |
-40    |      0 |      0 |      0 |      0 |
-41    |      0 |      0 |      0 |      0 |
-42    |      0 |      0 |      0 |      0 |
-43    |      0 |      0 |      0 |      0 |
-44    |      0 |      0 |      0 |      0 |
-45    |      0 |      0 |      0 |      0 |
-46    |      0 |      0 |      0 |      0 |
-47    |      0 |      0 |      0 |      0 |
-48    |      0 |      0 |      0 |      0 |
-49    |      0 |      0 |      0 |      0 |
-50    |      0 |      0 |      0 |      0 |
-51    |      0 |      0 |      0 |      0 |
-52    |      0 |      0 |      0 |      0 |
-53    |      0 |      0 |      0 |      0 |
-54    |      0 |      0 |      0 |      0 |
-55    |      0 |      0 |      0 |      0 |
-56    |      0 |      0 |      0 |      0 |
-57    |      0 |      0 |      0 |      0 |
-58    |      0 |      0 |      0 |      0 |
-59    |      0 |      0 |      0 |      0 |
-60    |      0 |      0 |      0 |      0 |
-61    |      0 |      0 |      0 |      0 |
-62    |      0 |      0 |      0 |      0 |
-63    |      0 |      0 |      0 |      0 |
-64    |      0 |      0 |      0 |      0 |
-65    |      0 |      0 |      0 |      0 |
-66    |      0 |      0 |      0 |      0 |
-67    |      0 |      0 |      0 |      0 |
-68    |      0 |      0 |      0 |      0 |
-69    |      0 |      0 |      0 |      0 |
-70    |      0 |      0 |      0 |      0 |
-71    |      0 |      0 |      0 |      0 |
-72    |      0 |      0 |      0 |      0 |
-73    |      0 |      0 |      0 |      0 |
-74    |      0 |      0 |      0 |      0 |
-75    |      0 |      0 |      0 |      0 |
-76    |      0 |      0 |      0 |      0 |
-77    |    567 |      0 |      0 |      0 |
-78    |   7122 |     46 |      0 |      0 |
-79    |  24683 |   3007 |      0 |      0 |
-80    |  56157 |  29665 |      0 |   3313 |
-81    |  84156 |  72028 |    166 |  29208 |
-------+--------+--------+--------+--------+--------+--------+--------+--------+

Read Eye Test Results :
------------------------------------------------------------------------------------------
      [LANE-0] [LANE-1] [LANE-2] [LANE-3]
------------------------------------------------------------------------------------------
 AUTO CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   84,92 |   82,88 |   86,89 |   85,89 |
---------+---------+---------+---------+---------+---------+---------+----------
 TAP value (ps):
---------+---------+---------+---------+---------+---------+---------+----------
   5.30  |   5.39  |   5.36  |   5.36  |
---------+---------+---------+---------+---------+---------+---------+----------
 TAPS/cycle:
---------+---------+---------+---------+---------+---------+---------+----------
    177   |    174   |    175   |    175   |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (ps):
---------+---------+---------+---------+---------+---------+---------+----------
  831.58 |  845.91 |  862.51 |  851.79 |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE WIDTH (%):
---------+---------+---------+---------+---------+---------+---------+----------
  88.70  |  90.23  |  92.00  |  90.86  |
---------+---------+---------+---------+---------+---------+---------+----------
 EYE CENTER:
---------+---------+---------+---------+---------+---------+---------+----------
   86,94 |   83,89 |   86,89 |   85,89 |
---------+---------+---------+---------+---------+---------+---------+----------
Enabling VT compensation... DONE
    Bus Width = 32,   D-cache is enable,   Verbose Mode is OFF

 DDR ECC is DISABLED
 Enter 'h' to print help menu
 Enter Test Option:




close_hw_target
open_hw_target -jtag on
refresh_hw_device

run_state_hw_jtag RESET
run_state_hw_jtag IDLE

# ID code
scan_ir_hw_jtag 16 -tdi 249E
scan_dr_hw_jtag 64 -tdi 0

# SAMPLE
run_state_hw_jtag RESET
run_state_hw_jtag IDLE
scan_ir_hw_jtag 16 -tdi FC1F

set a [scan_dr_hw_jtag 1578 -tdi 0]

set h [string range $a 1 9]
set b [string range $a 10 11]
set t [string range $a 12 end]

set b 90

set r [append h $b $t]

scan_ir_hw_jtag 16 -tdi 9A6F
scan_dr_hw_jtag 1578 -tdi $r



set a [scan_dr_hw_jtag 1578 -tdi 0]

set h [string range $a 1 9]
set b [string range $a 10 11]
set t [string range $a 12 end]

set b 80

set r [append h $b $t]

scan_ir_hw_jtag 16 -tdi 9A6F
scan_dr_hw_jtag 1578 -tdi $r


000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0


                 249

"IDCODE         (0010 0100 1001)," & -- PS IDCODE, DEVICE_ID reg
"IDCODE_PL      (1001 0010 0101)," & -- PRIVATE, PL IDCODE, DEVICE_ID reg
"IDCODE_PSPL    (0010 0110 0101)," & -- PRIVATE, PS AND PL IDCODES, DEVICE_ID reg
"BYPASS         (1111 1111 1111)," & -- PS BYPASS, BYPASS reg
"EXTEST         (1001 1010 0110)," & -- BOUNDARY reg  0x9A6
"SAMPLE         (1111 1100 0001)," & -- BOUNDARY reg  0xFC1
"PRELOAD        (1111 1100 0001)," & -- BOUNDARY reg, Same as SAMPLE

scan_ir_hw_jtag 8 -tdi bb
scan_ir_hw_jtag 8 -tdi cc
scan_dr_hw_jtag 128 -tdi 0


0000000004900200000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000003fff
ffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934
926926d24d36d36da69249a49a4db6d1b4936926934934d269b69b6db6d24da6
db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffff
ffffffffffc0

0000000004800200000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000001b6d
b6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db0000024924924
9249249249249249249249249249249124924924924924924924924924924924
9249248924924924924924924924924924924924924924007bdfffbe1b6db6db
6db6db6db6c0


scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0


set a [scan_dr_hw_jtag 1578 -tdi 0]

set h [string range $a 0 9]
set b [string range $a 10 11]
set t [string range $a 12 end]

set b 90

set r [append h $b $t]

if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}


set r [append h $b $t]

if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}



set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 0 9]
0000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b 90
90
set r [append h $b $t]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No

























start_gui
open_project D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.xpr
open_project D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eng/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1272.848 ; gain = 557.902
update_compile_order -fileset sources_1
launch_sdk -workspace D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk -hwspec D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk -hwspec D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
open_project D:/cygwin_dir/work/arm_a53/arm_a53.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eng/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1436.023 ; gain = 163.176
current_project test_u96_ddr
close_project
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.hw/webtalk/labtool_webtalk.tcl -notrace
Access is denied.
INFO: [Common 17-206] Exiting Webtalk at Sun Aug  4 13:31:40 2024...
open_hw
update_compile_order -fileset sources_1
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/1234-oj1A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.379 ; gain = 128.355
set_property PROGRAM.FILE {D:/cygwin_dir/work/arm_a53/arm_a53.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target -jtag on
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A into jtag_mode
scan_ir_hw_jtag 24 -tdi E245
450511
scan_dr_hw_jtag 64 -tdi 0
0000000000000000
scan_ir_hw_jtag 24 -tdi 245E
5e0511
scan_dr_hw_jtag 64 -tdi 0
0000000000000000
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi 249E
0511
scan_dr_hw_jtag 64 -tdi 0
147100935ba00477
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0511
scan_dr_hw_jtag 1578 -tdi 0
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d1b4936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
open_bd_design {D:/cygwin_dir/work/arm_a53/arm_a53.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Successfully read diagram <design_1> from BD file <D:/cygwin_dir/work/arm_a53/arm_a53.srcs/sources_1/bd/design_1/design_1.bd>
open_project D:/cygwin_dir/work/test_u96_bscan/test_u96_bscan.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eng/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.758 ; gain = 25.906
current_project arm_a53
close_project
update_compile_order -fileset sources_1
open_bd_design {D:/cygwin_dir/work/test_u96_bscan/test_u96_bscan.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/mb_reset(rst) and /vio_0/probe_in0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/bus_struct_reset(rst) and /vio_0/probe_in1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_out0(undef) and /zynq_ultra_ps_e_0/pl_ps_irq0(intr)
Successfully read diagram <design_1> from BD file <D:/cygwin_dir/work/test_u96_bscan/test_u96_bscan.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1903.215 ; gain = 54.688
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2060.363 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
set_property PROGRAM.FILE {D:\cygwin_dir\work\test_u96\test_u96.runs\impl_1\top.bit} [get_hw_devices xczu3_0]
set_property PROBES.FILE {D:\cygwin_dir\work\test_u96\test_u96.runs\impl_1\top.ltx} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {D:\cygwin_dir\work\test_u96\test_u96.runs\impl_1\top.ltx} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/cygwin_dir/work/test_u96_bscan/test_u96_bscan.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target -jtag on
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A into jtag_mode
refresh_hw_device
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
# ID code
scan_ir_hw_jtag 16 -tdi 249E
0751
scan_dr_hw_jtag 64 -tdi 0
147100935ba00477
# SAMPLE
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0751
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
open_bd_design {D:/cygwin_dir/work/test_u96_bscan/test_u96_bscan.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_dr_hw_jtag 1578 -tdi 0
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
puts $a
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
missing close-brace
[lindex $a 10]
[{}]
[lindex $a 10]
[{}]
set b [lindex $a 10]
puts $b

string range $a 10
wrong # args: should be "string range string first last"
string range $a 10 11
80
if {[string compare $a $a]} {
	puts "Match"
else {
	puts "No"
}
missing close-brace
if {[string compare $a $a]} {
	puts "Match"
} else {
	puts "No"
}
No
puts $a
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if [string compare $a $a] {
	puts "Match"
} else {
	puts "No"
}
No
if $a == $a {
	puts "Match"
} else {
	puts "No"
}
invalid bareword "0000000004800200000000..."
in expression "0000000004800200000000...";
should be "$0000000004800200000000..." or "{0000000004800200000000...}" or "0000000004800200000000...(...)" or ... (invalid octal number?)
if {$a == $a} {
	puts "Match"
} else {
	puts "No"
}
Match
if {$a == $b} {
	puts "Match"
} else {
	puts "No"
}
No
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range 1 9]
wrong # args: should be "string range string first last"
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string $a range 1 9]
unknown or ambiguous subcommand "000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0": must be bytelength, compare, equal, first, index, is, last, length, map, match, range, repeat, replace, reverse, tolower, totitle, toupper, trim, trimleft, trimright, wordend, or wordstart
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set r [append h b t]
000000004bt
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
set r [append $h $b $t]
80020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
set r [append h $b $t]
000000004bt80020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
append h $b $t
000000004bt80020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
append h $b $t
000000004bt80020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
puts $b
80
puts $t
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
puts $h
000000004bt80020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set r [append h $b $t]
00000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 0 9]
0000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set r [append h $b $t]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
Match
set r [append h $b $t]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c080020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 0 9]
0000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b '90'
'90'
set r [append h $b $t]
0000000004'90'020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
puts $h
0000000004'90'020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 0 9]
0000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b 90
90
set r [append h $b $t]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
# ID code
scan_ir_hw_jtag 16 -tdi 249E
0751
scan_dr_hw_jtag 64 -tdi 0
147100935ba00477
# SAMPLE
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0751
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 0 9]
0000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b 90
90
set r [append h $b $t]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
scan_ir_hw_jtag 16 -tdi 9A6F
0751
scan_dr_hw_jtag 1578 -tdi $r
ERROR: [Labtools 27-2184] The buffer size of  000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0 cannot be greater than length 1578
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
set h [string range $a 1 9]
000000012
set b [string range $a 10 11]
49
set t [string range $a 12 end]
220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
set b 90
90
set r [append h $b $t]
00000001290220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
if {$a == $r} {
	puts "Match"
} else {
	puts "No"
}
No
scan_ir_hw_jtag 16 -tdi 9A6F
0751
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0751
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
# ID code
scan_ir_hw_jtag 16 -tdi 249E
0751
scan_dr_hw_jtag 64 -tdi 0
147100935ba00477
# SAMPLE
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0751
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b 90
90
set r [append h $b $t]
00000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_ir_hw_jtag 16 -tdi 9A6F
0751
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
run_state_hw_jtag IDLE
IDLE
# ID code
scan_ir_hw_jtag 16 -tdi 249E
0751
scan_dr_hw_jtag 64 -tdi 0
147100935ba00477
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0751
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
80
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
set b 90
90
set r [append h $b $t]
00000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001b6db6db6db6db6db6cdb6db6db6db6db6db66db6db6db6db6db6db000002492492492492492492492492492492492492491249249249249249249249249249249249249248924924924924924924924924924924924924924007bdfffbe1b6db6db6db6db6db6c0
scan_ir_hw_jtag 16 -tdi 9A6F
0751
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu3_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0511
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
90
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set b 90
90
set r [append h $b $t]
00000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
scan_ir_hw_jtag 16 -tdi 9A6F
0511
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0511
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
90
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set b 80
80
set r [append h $b $t]
00000000480020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
scan_ir_hw_jtag 16 -tdi 9A6F
0511
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
run_state_hw_jtag RESET
RESET
run_state_hw_jtag IDLE
IDLE
scan_ir_hw_jtag 16 -tdi FC1F
0511
set a [scan_dr_hw_jtag 1578 -tdi 0]
000000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set h [string range $a 1 9]
000000004
set b [string range $a 10 11]
90
set t [string range $a 12 end]
020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
set b 90
90
set r [append h $b $t]
00000000490020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffffffffffffffdfffffffffffffffffeffffffffffffffffff00000b49a4934926926d24d36d36da69249a49a4db6d134936926934934d269b69b6db6d24da6db6d26adb6db6db6db6db6db6da6db6db6db6db6db6db4007b8fffbe3fffffffffffffffffc0
scan_ir_hw_jtag 16 -tdi 9A6F
0511
scan_dr_hw_jtag 1578 -tdi $r
000000001249220049249249249249249248209201049249249249249249249249249249240000000000000000000000000000000000000000001200000001000000000200000001000000000000000001200000000200000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007180000000000000000000000000
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121



