<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='268' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='447' u='r' c='_ZNK4llvm5SUnit10isTopReadyEv'/>
<offset>1664</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='268'>///&lt; # of preds not scheduled.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='659' u='w' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='660' u='r' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='855' u='r' c='_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3070' u='r' c='_ZN4llvm11biasPhysRegEPKNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='467' u='w' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='482' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='536' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='153' u='w' c='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='200' u='w' c='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='126' u='w' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='132' u='r' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='83' u='r' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='275' u='r' c='_ZN4llvm15SIScheduleBlock12fastScheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='393' u='r' c='_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='441' u='w' c='_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='460' u='w' c='_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='475' u='r' c='_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1872' u='w' c='_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1872' u='r' c='_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='145' u='r' c='_ZN4llvm23HexagonHazardRecognizer15EmitInstructionEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='522' u='r' c='_ZL23isSingleUnscheduledPredPN4llvm5SUnitES1_'/>
