{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@468:490@HdlStmProcess", "    end\n  end\n\n\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_last_transaction <= 1'b0;\n      axi_last_transaction_d <= 1'b0;\n    end else begin\n      if (axi_xfer_last_m[2] == 1'b1) begin\n        axi_last_transaction <= 1'b1;\n      end else if (axi_wlast == 1'b1) begin\n        axi_last_transaction <= 1'b0;\n      end\n      axi_last_transaction_d <= axi_last_transaction;\n    end\n  end\n\n  // AXI Memory Map interface write address channel\n\n  assign axi_awid = 4'b0000;\n  assign axi_awburst = 2'b01;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[478, "      if (axi_xfer_last_m[2] == 1'b1) begin\n"]], "Add": [[478, "      if ((axi_xfer_req_m[2] == 1'b1) && (axi_xfer_last_m[2] == 1'b1)) begin\n"]]}}