\documentclass{article}
\usepackage{graphicx} % Required for inserting images
\usepackage[binary-units]{siunitx}
\usepackage[utf8]{inputenc}
\usepackage{enumitem}
\usepackage{varwidth}
\usepackage{tikz}
\usepackage{circuitikz}
\usepackage{karnaugh-map}
\usepackage{tabularx}
\usepackage{siunitx}
\usepackage{circuitikz}
\usepackage{titlesec}
\usepackage{multirow}
\usepackage{pgf,tikz}
\usetikzlibrary{calc,arrows}
\usepackage{amsmath}
\usepackage{geometry}
\pagestyle{empty}


\title{GATE CS 2023}
\date{November 2023}
\author{Saif}

\begin{document}
\maketitle
\label{prob: GATE CS2023,43}

\begin{enumerate}



\item 
Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is is the clock input to the circuit. At the beginning,Q1,Q2 and Q3 have values 0,1 and 1, respectively.
\hfill(GATE CS2023,43)

\begin{figure}[ht]
\centering
\begin{tikzpicture}      



%Drawing flip-flops
\draw (1.6,2.5) node {T Flip Flop};
\draw (0,0)--(3,0)--(3,5)--(0,5)--(0,0);
\draw(0.3,4.5) node{$T$};
\draw(2.8,3.5) node{$Q$};
\draw(0.7,2.0) node{$CLK$};




\draw (6.6,2.5) node {D Flip Flop};
\draw(5,0)--(5,5)--(8,5)--(8,0)--(5,0);
\draw(5.3,4.5) node{$D$};
\draw(7.8,3.5) node{$Q$};
\draw(5.7,2.0) node{$CLK$};




\draw (11.6,2.5) node {T Flip Flip};
\draw (10,0)--(10,5)--(13,5)--(13,0)--(10,0);
\draw (10.3,4.5) node{$T$};
\draw (12.8,3.5) node{$Q$};
\draw(10.7,2.0) node{$CLK$};



%connecting them
\draw(-1.0,2.0)--(-1.0,-1.0);
\draw(3.0,3.5)--(3.5,3.5)--(3.5,4.5)--(5.0,4.5);
\draw(8.0,3.5)--(8.5,3.5)--(8.5,4.5)--(10.0,4.5);
\draw(9.2,-1.0)--(9.2,2.0);
\draw(4.2,-1.0)--(4.2,2.0);
\draw(-1.0,-1.0)--(9.2,-1.0);
\draw(0.0,4.5)--(-1.0,4.5);
\draw(-1.0,4.5)--(-1.0,6.0);
\draw(-1.0,6.0)--(15.5,6.0);
\draw(14.4,3.1)--(14.4,3.9);
\draw(15.5,6.0)--(15.5,3.5);
\draw(15.5,3.5)--(15.0,3.5);
\draw(14.9,3.5) node{$\circ$};


%drawing clk
\draw (-1.6,2.3)node{CLKIN};
\draw (3.3,3.2)node{Q1};
\draw (8.3,3.2)node{Q2};
\draw (13.3,3.2)node{Q3};



%connecting clk 
\draw(-2.3,2.0) -- (0,2.0);
\draw(4.2,2.0) -- (5.0,2.0);
\draw(9.2,2.0) -- (10.0,2.0);
\draw(13.0,3.5) -- (14.4,3.5);


%drawing clk edges
\draw(0.0,1.8) -- (0.2,2.0) -- (0.0,2.2);
\draw(5.0,1.8) -- (5.2,2.0) -- (5.0,2.2);
\draw(10.0,1.8) -- (10.2,2.0) -- (10.0,2.2);
\draw(14.4,3.1) -- (14.8,3.5) -- (14.4,3.9);





\end{tikzpicture}
\end{figure}
   

Which of the given values of(Q1,Q2,Q3) can NEVER be obtained with this digital circuit?
\begin{enumerate}
    
    \item ${(0,0,1)}$
    \item ${(1,0,0)}$
    \item ${(1,0,1)}$
    \item ${(1,1,1)}$
\end{enumerate}
\end{enumerate}
\end{document}
