{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-15-45/tmp/1d79340c29e948109d46f2e3c6b3940f.lib ",
   "modules": {
      "\\shifter": {
         "num_wires":         4,
         "num_wire_bits":     258,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 258,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         240,
         "num_cells_by_type": {
            "$_DFF_PP0_": 240
         }
      }
   },
      "design": {
         "num_wires":         4,
         "num_wire_bits":     258,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 258,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         240,
         "num_cells_by_type": {
            "$_DFF_PP0_": 240
         }
      }
}

