#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11624.in[0] (.names)                                                           2.183    58.099
n11624.out[0] (.names)                                                          0.132    58.231
n11623.in[4] (.names)                                                           2.183    60.414
n11623.out[0] (.names)                                                          0.153    60.567
out[14].in[2] (.names)                                                          2.183    62.750
out[14].out[0] (.names)                                                         0.132    62.882
out:out[14].outpad[0] (.output)                                                 2.183    65.065
data arrival time                                                                        65.065

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -65.065
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -65.065


#Path 2
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11614.in[0] (.names)                                                           2.183    58.099
n11614.out[0] (.names)                                                          0.132    58.231
n11613.in[4] (.names)                                                           2.183    60.414
n11613.out[0] (.names)                                                          0.153    60.567
out[11].in[2] (.names)                                                          2.183    62.750
out[11].out[0] (.names)                                                         0.132    62.882
out:out[11].outpad[0] (.output)                                                 2.183    65.065
data arrival time                                                                        65.065

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -65.065
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -65.065


#Path 3
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11686.in[0] (.names)                                                           2.183    58.099
n11686.out[0] (.names)                                                          0.180    58.279
out2[1].in[4] (.names)                                                          2.183    60.462
out2[1].out[0] (.names)                                                         0.180    60.641
out:out2[1].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 4
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11699.in[0] (.names)                                                           2.183    58.099
n11699.out[0] (.names)                                                          0.180    58.279
out2[6].in[4] (.names)                                                          2.183    60.462
out2[6].out[0] (.names)                                                         0.180    60.641
out:out2[6].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 5
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11722.in[0] (.names)                                                           2.183    58.099
n11722.out[0] (.names)                                                          0.180    58.279
out2[16].in[4] (.names)                                                         2.183    60.462
out2[16].out[0] (.names)                                                        0.180    60.641
out:out2[16].outpad[0] (.output)                                                2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 6
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11688.in[0] (.names)                                                           2.183    58.099
n11688.out[0] (.names)                                                          0.180    58.279
out2[2].in[4] (.names)                                                          2.183    60.462
out2[2].out[0] (.names)                                                         0.180    60.641
out:out2[2].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 7
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11701.in[0] (.names)                                                           2.183    58.099
n11701.out[0] (.names)                                                          0.180    58.279
out2[7].in[4] (.names)                                                          2.183    60.462
out2[7].out[0] (.names)                                                         0.180    60.641
out:out2[7].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 8
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11703.in[0] (.names)                                                           2.183    58.099
n11703.out[0] (.names)                                                          0.180    58.279
out2[8].in[4] (.names)                                                          2.183    60.462
out2[8].out[0] (.names)                                                         0.180    60.641
out:out2[8].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 9
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11705.in[0] (.names)                                                           2.183    58.099
n11705.out[0] (.names)                                                          0.180    58.279
out2[9].in[4] (.names)                                                          2.183    60.462
out2[9].out[0] (.names)                                                         0.180    60.641
out:out2[9].outpad[0] (.output)                                                 2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 10
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11710.in[0] (.names)                                                           2.183    58.099
n11710.out[0] (.names)                                                          0.180    58.279
out2[11].in[4] (.names)                                                         2.183    60.462
out2[11].out[0] (.names)                                                        0.180    60.641
out:out2[11].outpad[0] (.output)                                                2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 11
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11718.in[0] (.names)                                                           2.183    58.099
n11718.out[0] (.names)                                                          0.180    58.279
out2[14].in[4] (.names)                                                         2.183    60.462
out2[14].out[0] (.names)                                                        0.180    60.641
out:out2[14].outpad[0] (.output)                                                2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 12
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11720.in[0] (.names)                                                           2.183    58.099
n11720.out[0] (.names)                                                          0.180    58.279
out2[15].in[4] (.names)                                                         2.183    60.462
out2[15].out[0] (.names)                                                        0.180    60.641
out:out2[15].outpad[0] (.output)                                                2.183    62.825
data arrival time                                                                        62.825

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.825
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.825


#Path 13
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11690.in[0] (.names)                                                           2.183    58.099
n11690.out[0] (.names)                                                          0.180    58.279
out2[3].in[0] (.names)                                                          2.183    60.462
out2[3].out[0] (.names)                                                         0.132    60.593
out:out2[3].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 14
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11712.in[0] (.names)                                                           2.183    58.099
n11712.out[0] (.names)                                                          0.180    58.279
out2[12].in[0] (.names)                                                         2.183    60.462
out2[12].out[0] (.names)                                                        0.132    60.593
out:out2[12].outpad[0] (.output)                                                2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 15
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11696.in[0] (.names)                                                           2.183    58.099
n11696.out[0] (.names)                                                          0.180    58.279
out2[5].in[0] (.names)                                                          2.183    60.462
out2[5].out[0] (.names)                                                         0.132    60.593
out:out2[5].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 16
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11707.in[0] (.names)                                                           2.183    58.099
n11707.out[0] (.names)                                                          0.180    58.279
out2[10].in[0] (.names)                                                         2.183    60.462
out2[10].out[0] (.names)                                                        0.132    60.593
out:out2[10].outpad[0] (.output)                                                2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 17
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11575.in[0] (.names)                                                           2.183    58.099
n11575.out[0] (.names)                                                          0.180    58.279
out[0].in[3] (.names)                                                           2.183    60.462
out[0].out[0] (.names)                                                          0.132    60.593
out:out[0].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 18
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_28.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_28.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_28.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_28.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_10_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_10_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_10_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_10_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_10_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_10_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_10_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_10_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_10_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_10_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_10_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_10_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_10_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_10_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_10_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_10_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_10_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_10_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_10_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_10_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_10_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_10_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_10_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_10_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_10_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_10_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_10_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_10_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_10_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_10_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_10_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_10_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_10_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_10_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_10_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_10_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_8.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_8.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11715.in[0] (.names)                                                           2.183    58.099
n11715.out[0] (.names)                                                          0.180    58.279
out2[13].in[0] (.names)                                                         2.183    60.462
out2[13].out[0] (.names)                                                        0.132    60.593
out:out2[13].outpad[0] (.output)                                                2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 19
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11683.in[0] (.names)                                                           2.183    58.099
n11683.out[0] (.names)                                                          0.180    58.279
out2[0].in[0] (.names)                                                          2.183    60.462
out2[0].out[0] (.names)                                                         0.132    60.593
out:out2[0].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 20
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11586.in[0] (.names)                                                           2.183    58.099
n11586.out[0] (.names)                                                          0.180    58.279
out[3].in[3] (.names)                                                           2.183    60.462
out[3].out[0] (.names)                                                          0.132    60.593
out:out[3].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 21
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11592.in[0] (.names)                                                           2.183    58.099
n11592.out[0] (.names)                                                          0.180    58.279
out[5].in[3] (.names)                                                           2.183    60.462
out[5].out[0] (.names)                                                          0.132    60.593
out:out[5].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 22
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out2[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_41.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_41.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_44.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_44.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_50_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_50_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_50_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_50_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_50_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_50_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_50_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_50_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_50_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_50_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_50_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_50_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_50_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_50_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_50_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_50_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_50_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_50_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_50_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_50_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_50_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_50_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_50_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_50_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_50_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_50_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_50_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_50_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_50_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_50_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_50_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_50_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_50_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_50_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_50_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_50_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_12.in_adder_sumout_cout[18].a[0] (adder)                                2.183    55.847
C3_RELU_12.in_adder_sumout_cout[18].sumout[0] (adder)                           0.069    55.916
n11693.in[0] (.names)                                                           2.183    58.099
n11693.out[0] (.names)                                                          0.180    58.279
out2[4].in[0] (.names)                                                          2.183    60.462
out2[4].out[0] (.names)                                                         0.132    60.593
out:out2[4].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 23
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11621.in[0] (.names)                                                           2.183    58.099
n11621.out[0] (.names)                                                          0.180    58.279
out[13].in[3] (.names)                                                          2.183    60.462
out[13].out[0] (.names)                                                         0.132    60.593
out:out[13].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 24
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11604.in[0] (.names)                                                           2.183    58.099
n11604.out[0] (.names)                                                          0.132    58.231
out[8].in[4] (.names)                                                           2.183    60.414
out[8].out[0] (.names)                                                          0.180    60.593
out:out[8].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 25
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11633.in[0] (.names)                                                           2.183    58.099
n11633.out[0] (.names)                                                          0.132    58.231
out[16].in[4] (.names)                                                          2.183    60.414
out[16].out[0] (.names)                                                         0.180    60.593
out:out[16].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 26
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11629.in[0] (.names)                                                           2.183    58.099
n11629.out[0] (.names)                                                          0.132    58.231
out[15].in[4] (.names)                                                          2.183    60.414
out[15].out[0] (.names)                                                         0.180    60.593
out:out[15].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 27
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11617.in[0] (.names)                                                           2.183    58.099
n11617.out[0] (.names)                                                          0.132    58.231
out[12].in[5] (.names)                                                          2.183    60.414
out[12].out[0] (.names)                                                         0.180    60.593
out:out[12].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 28
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11610.in[0] (.names)                                                           2.183    58.099
n11610.out[0] (.names)                                                          0.132    58.231
out[10].in[5] (.names)                                                          2.183    60.414
out[10].out[0] (.names)                                                         0.180    60.593
out:out[10].outpad[0] (.output)                                                 2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 29
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11608.in[0] (.names)                                                           2.183    58.099
n11608.out[0] (.names)                                                          0.132    58.231
out[9].in[4] (.names)                                                           2.183    60.414
out[9].out[0] (.names)                                                          0.180    60.593
out:out[9].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 30
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11596.in[0] (.names)                                                           2.183    58.099
n11596.out[0] (.names)                                                          0.132    58.231
out[6].in[4] (.names)                                                           2.183    60.414
out[6].out[0] (.names)                                                          0.180    60.593
out:out[6].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 31
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11588.in[0] (.names)                                                           2.183    58.099
n11588.out[0] (.names)                                                          0.132    58.231
out[4].in[5] (.names)                                                           2.183    60.414
out[4].out[0] (.names)                                                          0.180    60.593
out:out[4].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 32
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11583.in[0] (.names)                                                           2.183    58.099
n11583.out[0] (.names)                                                          0.132    58.231
out[2].in[4] (.names)                                                           2.183    60.414
out[2].out[0] (.names)                                                          0.180    60.593
out:out[2].outpad[0] (.output)                                                  2.183    62.777
data arrival time                                                                        62.777

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.777
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.777


#Path 33
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11598.in[0] (.names)                                                           2.183    58.099
n11598.out[0] (.names)                                                          0.132    58.231
out[7].in[2] (.names)                                                           2.183    60.414
out[7].out[0] (.names)                                                          0.153    60.567
out:out[7].outpad[0] (.output)                                                  2.183    62.750
data arrival time                                                                        62.750

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.750
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.750


#Path 34
Startpoint: _lo3490.Q[0] (.latch clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
_lo3490.clk[0] (.latch)                                                         2.183     2.183
_lo3490.Q[0] (.latch) [clock-to-output]                                         0.060     2.244
n12417.in[0] (.names)                                                           2.183     4.427
n12417.out[0] (.names)                                                          0.153     4.580
n12416.in[5] (.names)                                                           2.183     6.763
n12416.out[0] (.names)                                                          0.180     6.943
n12415.in[2] (.names)                                                           2.183     9.126
n12415.out[0] (.names)                                                          0.132     9.258
CONV_55_DSP_24.out_data[0].in[5] (.names)                                       2.183    11.441
CONV_55_DSP_24.out_data[0].out[0] (.names)                                      0.180    11.621
CONV_55_DSP_24.out_data_adder_a_cout[1].a[0] (adder)                            2.183    13.804
CONV_55_DSP_24.out_data_adder_a_cout[1].sumout[0] (adder)                       0.069    13.872
sum_00_adder_sumout_cout[1].a[0] (adder)                                        2.183    16.056
sum_00_adder_sumout_cout[1].cout[0] (adder)                                     0.049    16.105
sum_00_adder_sumout_cout[2].cin[0] (adder)                                      2.183    18.288
sum_00_adder_sumout_cout[2].cout[0] (adder)                                     0.026    18.314
sum_00_adder_sumout_cout[3].cin[0] (adder)                                      2.183    20.497
sum_00_adder_sumout_cout[3].cout[0] (adder)                                     0.026    20.522
sum_00_adder_sumout_cout[4].cin[0] (adder)                                      2.183    22.706
sum_00_adder_sumout_cout[4].cout[0] (adder)                                     0.026    22.731
sum_00_adder_sumout_cout[5].cin[0] (adder)                                      2.183    24.914
sum_00_adder_sumout_cout[5].cout[0] (adder)                                     0.026    24.940
sum_00_adder_sumout_cout[6].cin[0] (adder)                                      2.183    27.123
sum_00_adder_sumout_cout[6].cout[0] (adder)                                     0.026    27.149
sum_00_adder_sumout_cout[7].cin[0] (adder)                                      2.183    29.332
sum_00_adder_sumout_cout[7].cout[0] (adder)                                     0.026    29.358
sum_00_adder_sumout_cout[8].cin[0] (adder)                                      2.183    31.541
sum_00_adder_sumout_cout[8].cout[0] (adder)                                     0.026    31.566
sum_00_adder_sumout_cout[9].cin[0] (adder)                                      2.183    33.749
sum_00_adder_sumout_cout[9].cout[0] (adder)                                     0.026    33.775
sum_00_adder_sumout_cout[10].cin[0] (adder)                                     2.183    35.958
sum_00_adder_sumout_cout[10].cout[0] (adder)                                    0.026    35.984
sum_00_adder_sumout_cout[11].cin[0] (adder)                                     2.183    38.167
sum_00_adder_sumout_cout[11].cout[0] (adder)                                    0.026    38.193
sum_00_adder_sumout_cout[12].cin[0] (adder)                                     2.183    40.376
sum_00_adder_sumout_cout[12].cout[0] (adder)                                    0.026    40.401
sum_00_adder_sumout_cout[13].cin[0] (adder)                                     2.183    42.585
sum_00_adder_sumout_cout[13].cout[0] (adder)                                    0.026    42.610
sum_00_adder_sumout_cout[14].cin[0] (adder)                                     2.183    44.793
sum_00_adder_sumout_cout[14].cout[0] (adder)                                    0.026    44.819
sum_00_adder_sumout_cout[15].cin[0] (adder)                                     2.183    47.002
sum_00_adder_sumout_cout[15].cout[0] (adder)                                    0.026    47.028
sum_00_adder_sumout_cout[16].cin[0] (adder)                                     2.183    49.211
sum_00_adder_sumout_cout[16].cout[0] (adder)                                    0.026    49.236
sum_00_adder_sumout_cout[17].cin[0] (adder)                                     2.183    51.420
sum_00_adder_sumout_cout[17].cout[0] (adder)                                    0.026    51.445
sum_00_adder_sumout_cout[18].cin[0] (adder)                                     2.183    53.628
sum_00_adder_sumout_cout[18].sumout[0] (adder)                                  0.035    53.664
C3_RELU_7.in_adder_sumout_cout[18].a[0] (adder)                                 2.183    55.847
C3_RELU_7.in_adder_sumout_cout[18].sumout[0] (adder)                            0.069    55.916
n11577.in[0] (.names)                                                           2.183    58.099
n11577.out[0] (.names)                                                          0.132    58.231
out[1].in[2] (.names)                                                           2.183    60.414
out[1].out[0] (.names)                                                          0.153    60.567
out:out[1].outpad[0] (.output)                                                  2.183    62.750
data arrival time                                                                        62.750

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -62.750
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -62.750


#Path 35
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11662.in[0] (.names)                                                      2.183    51.360
n11662.out[0] (.names)                                                     0.180    51.540
out1[9].in[0] (.names)                                                     2.183    53.723
out1[9].out[0] (.names)                                                    0.132    53.854
out:out1[9].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 36
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11653.in[0] (.names)                                                      2.183    51.360
n11653.out[0] (.names)                                                     0.180    51.540
out1[6].in[0] (.names)                                                     2.183    53.723
out1[6].out[0] (.names)                                                    0.132    53.854
out:out1[6].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 37
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11659.in[0] (.names)                                                      2.183    51.360
n11659.out[0] (.names)                                                     0.180    51.540
out1[8].in[0] (.names)                                                     2.183    53.723
out1[8].out[0] (.names)                                                    0.132    53.854
out:out1[8].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 38
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11656.in[0] (.names)                                                      2.183    51.360
n11656.out[0] (.names)                                                     0.180    51.540
out1[7].in[0] (.names)                                                     2.183    53.723
out1[7].out[0] (.names)                                                    0.132    53.854
out:out1[7].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 39
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11650.in[0] (.names)                                                      2.183    51.360
n11650.out[0] (.names)                                                     0.180    51.540
out1[5].in[0] (.names)                                                     2.183    53.723
out1[5].out[0] (.names)                                                    0.132    53.854
out:out1[5].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 40
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11665.in[0] (.names)                                                      2.183    51.360
n11665.out[0] (.names)                                                     0.180    51.540
out1[10].in[0] (.names)                                                    2.183    53.723
out1[10].out[0] (.names)                                                   0.132    53.854
out:out1[10].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 41
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11668.in[0] (.names)                                                      2.183    51.360
n11668.out[0] (.names)                                                     0.180    51.540
out1[11].in[0] (.names)                                                    2.183    53.723
out1[11].out[0] (.names)                                                   0.132    53.854
out:out1[11].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 42
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11680.in[0] (.names)                                                      2.183    51.360
n11680.out[0] (.names)                                                     0.180    51.540
out1[15].in[0] (.names)                                                    2.183    53.723
out1[15].out[0] (.names)                                                   0.132    53.854
out:out1[15].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 43
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11677.in[0] (.names)                                                      2.183    51.360
n11677.out[0] (.names)                                                     0.180    51.540
out1[14].in[0] (.names)                                                    2.183    53.723
out1[14].out[0] (.names)                                                   0.132    53.854
out:out1[14].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 44
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11674.in[0] (.names)                                                      2.183    51.360
n11674.out[0] (.names)                                                     0.180    51.540
out1[13].in[0] (.names)                                                    2.183    53.723
out1[13].out[0] (.names)                                                   0.132    53.854
out:out1[13].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 45
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11671.in[0] (.names)                                                      2.183    51.360
n11671.out[0] (.names)                                                     0.180    51.540
out1[12].in[0] (.names)                                                    2.183    53.723
out1[12].out[0] (.names)                                                   0.132    53.854
out:out1[12].outpad[0] (.output)                                           2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 46
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11647.in[0] (.names)                                                      2.183    51.360
n11647.out[0] (.names)                                                     0.180    51.540
out1[4].in[0] (.names)                                                     2.183    53.723
out1[4].out[0] (.names)                                                    0.132    53.854
out:out1[4].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 47
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11644.in[0] (.names)                                                      2.183    51.360
n11644.out[0] (.names)                                                     0.180    51.540
out1[3].in[0] (.names)                                                     2.183    53.723
out1[3].out[0] (.names)                                                    0.132    53.854
out:out1[3].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 48
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11641.in[0] (.names)                                                      2.183    51.360
n11641.out[0] (.names)                                                     0.180    51.540
out1[2].in[0] (.names)                                                     2.183    53.723
out1[2].out[0] (.names)                                                    0.132    53.854
out:out1[2].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 49
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11638.in[0] (.names)                                                      2.183    51.360
n11638.out[0] (.names)                                                     0.180    51.540
out1[1].in[0] (.names)                                                     2.183    53.723
out1[1].out[0] (.names)                                                    0.132    53.854
out:out1[1].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 50
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : out:out1[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_5.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_5.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_5.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_5.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_5.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_5.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_5.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_5.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_5.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_5.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_5.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_5.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_5.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_5.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_5.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_5.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_5.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_5.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_5.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_5.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_5.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_5.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_5.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_5.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_5.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_5.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_5.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_5.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_5.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_5.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_5.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_5.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_5.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_5.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
n11635.in[0] (.names)                                                      2.183    51.360
n11635.out[0] (.names)                                                     0.180    51.540
out1[0].in[0] (.names)                                                     2.183    53.723
out1[0].out[0] (.names)                                                    0.132    53.854
out:out1[0].outpad[0] (.output)                                            2.183    56.038
data arrival time                                                                   56.038

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -56.038
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -56.038


#Path 51
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9263.in[0] (.names)                                                      2.183    51.360
_n9263.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][1].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][1].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 52
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2113.in[0] (.names)                                                      2.183    51.360
_n2113.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][3].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][3].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 53
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9268.in[0] (.names)                                                      2.183    51.360
_n9268.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][0].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][0].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 54
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9273.in[0] (.names)                                                      2.183    51.360
_n9273.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][14].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][14].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 55
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9278.in[0] (.names)                                                      2.183    51.360
_n9278.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][13].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][13].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 56
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9283.in[0] (.names)                                                      2.183    51.360
_n9283.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][12].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][12].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 57
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9288.in[0] (.names)                                                      2.183    51.360
_n9288.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][11].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][11].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 58
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9293.in[0] (.names)                                                      2.183    51.360
_n9293.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][10].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][10].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 59
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9298.in[0] (.names)                                                      2.183    51.360
_n9298.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][9].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][9].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 60
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9303.in[0] (.names)                                                      2.183    51.360
_n9303.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][8].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][8].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 61
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9308.in[0] (.names)                                                      2.183    51.360
_n9308.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][7].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][7].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 62
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[0][15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_4.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_4.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_4.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_4.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_4.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_4.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_4.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_4.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_4.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_4.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_4.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_4.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_4.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_4.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_4.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_4.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_4.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_4.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_4.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_4.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_4.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_4.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_4.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_4.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_4.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_4.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_4.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_4.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_4.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_4.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_4.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_4.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_4.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_4.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n11613.in[0] (.names)                                                     2.183    51.360
_n11613.out[0] (.names)                                                    0.132    51.492
C1_rb[4].C1_RB.rb[0][15].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[4].C1_RB.rb[0][15].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 63
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[0][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_4.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_4.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_4.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_4.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_4.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_4.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_4.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_4.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_4.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_4.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_4.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_4.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_4.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_4.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_4.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_4.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_4.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_4.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_4.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_4.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_4.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_4.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_4.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_4.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_4.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_4.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_4.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_4.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_4.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_4.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_4.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_4.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_4.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_4.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n11618.in[0] (.names)                                                     2.183    51.360
_n11618.out[0] (.names)                                                    0.132    51.492
C1_rb[4].C1_RB.rb[0][6].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[4].C1_RB.rb[0][6].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 64
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_4.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_4.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_4.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_4.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_4.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_4.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_4.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_4.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_4.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_4.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_4.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_4.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_4.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_4.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_4.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_4.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_4.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_4.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_4.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_4.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_4.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_4.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_4.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_4.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_4.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_4.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_4.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_4.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_4.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_4.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_4.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_4.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_4.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_4.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n11623.in[0] (.names)                                                     2.183    51.360
_n11623.out[0] (.names)                                                    0.132    51.492
C1_rb[4].C1_RB.rb[0][5].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[4].C1_RB.rb[0][5].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 65
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[0][4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_4.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_4.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_4.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_4.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_4.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_4.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_4.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_4.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_4.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_4.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_4.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_4.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_4.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_4.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_4.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_4.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_4.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_4.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_4.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_4.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_4.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_4.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_4.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_4.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_4.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_4.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_4.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_4.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_4.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_4.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_4.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_4.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_4.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_4.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n11628.in[0] (.names)                                                     2.183    51.360
_n11628.out[0] (.names)                                                    0.132    51.492
C1_rb[4].C1_RB.rb[0][4].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[4].C1_RB.rb[0][4].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 66
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9258.in[0] (.names)                                                      2.183    51.360
_n9258.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][2].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][2].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 67
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9253.in[0] (.names)                                                      2.183    51.360
_n9253.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][3].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][3].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 68
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9248.in[0] (.names)                                                      2.183    51.360
_n9248.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][4].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][4].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 69
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9243.in[0] (.names)                                                      2.183    51.360
_n9243.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][5].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][5].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 70
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9238.in[0] (.names)                                                      2.183    51.360
_n9238.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][6].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][6].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 71
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[3].C1_RB.rb[0][15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_3.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_3.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_3.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_3.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_3.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_3.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_3.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_3.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_3.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_3.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_3.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_3.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_3.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_3.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_3.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_3.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_3.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_3.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_3.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_3.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_3.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_3.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_3.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_3.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_3.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_3.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_3.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_3.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_3.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_3.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_3.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_3.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_3.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_3.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n9233.in[0] (.names)                                                      2.183    51.360
_n9233.out[0] (.names)                                                     0.132    51.492
C1_rb[3].C1_RB.rb[0][15].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[3].C1_RB.rb[0][15].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 72
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6928.in[0] (.names)                                                      2.183    51.360
_n6928.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][7].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][7].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 73
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6923.in[0] (.names)                                                      2.183    51.360
_n6923.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][8].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][8].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 74
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6918.in[0] (.names)                                                      2.183    51.360
_n6918.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][9].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][9].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 75
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6913.in[0] (.names)                                                      2.183    51.360
_n6913.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][10].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][10].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 76
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6908.in[0] (.names)                                                      2.183    51.360
_n6908.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][11].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][11].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 77
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6903.in[0] (.names)                                                      2.183    51.360
_n6903.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][12].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][12].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 78
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6898.in[0] (.names)                                                      2.183    51.360
_n6898.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][13].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][13].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 79
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6893.in[0] (.names)                                                      2.183    51.360
_n6893.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][14].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][14].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 80
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2163.in[0] (.names)                                                      2.183    51.360
_n2163.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][8].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][8].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 81
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4508.in[0] (.names)                                                      2.183    51.360
_n4508.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][0].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][0].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 82
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4503.in[0] (.names)                                                      2.183    51.360
_n4503.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][1].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][1].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 83
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4498.in[0] (.names)                                                      2.183    51.360
_n4498.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][2].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][2].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 84
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4493.in[0] (.names)                                                      2.183    51.360
_n4493.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][3].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][3].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 85
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4488.in[0] (.names)                                                      2.183    51.360
_n4488.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][4].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][4].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 86
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4483.in[0] (.names)                                                      2.183    51.360
_n4483.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][5].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][5].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 87
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4478.in[0] (.names)                                                      2.183    51.360
_n4478.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][6].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][6].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 88
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4473.in[0] (.names)                                                      2.183    51.360
_n4473.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][15].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][15].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 89
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2168.in[0] (.names)                                                      2.183    51.360
_n2168.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][7].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][7].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 90
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[1].C1_RB.rb[0][14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_1.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_1.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_1.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_1.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_1.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_1.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_1.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_1.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_1.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_1.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_1.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_1.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_1.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_1.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_1.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_1.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_1.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_1.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_1.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_1.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_1.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_1.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_1.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_1.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_1.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_1.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_1.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_1.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_1.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_1.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_1.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_1.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_1.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_1.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n4513.in[0] (.names)                                                      2.183    51.360
_n4513.out[0] (.names)                                                     0.132    51.492
C1_rb[1].C1_RB.rb[0][14].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[1].C1_RB.rb[0][14].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 91
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2158.in[0] (.names)                                                      2.183    51.360
_n2158.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][9].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][9].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 92
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2153.in[0] (.names)                                                      2.183    51.360
_n2153.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][10].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][10].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 93
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2148.in[0] (.names)                                                      2.183    51.360
_n2148.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][11].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][11].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 94
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2143.in[0] (.names)                                                      2.183    51.360
_n2143.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][12].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][12].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 95
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2138.in[0] (.names)                                                      2.183    51.360
_n2138.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][13].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][13].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 96
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2133.in[0] (.names)                                                      2.183    51.360
_n2133.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][14].D[0] (.latch)                                     2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][14].clk[0] (.latch)                                   2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 97
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2128.in[0] (.names)                                                      2.183    51.360
_n2128.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][0].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][0].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 98
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2123.in[0] (.names)                                                      2.183    51.360
_n2123.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][1].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][1].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 99
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[0].C1_RB.rb[0][2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_0.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_0.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_0.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_0.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_0.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_0.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_0.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_0.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_0.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_0.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_0.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_0.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_0.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_0.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_0.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_0.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_0.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_0.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_0.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_0.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_0.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_0.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_0.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_0.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_0.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_0.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_0.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_0.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_0.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_0.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_0.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_0.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_0.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_0.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n2118.in[0] (.names)                                                      2.183    51.360
_n2118.out[0] (.names)                                                     0.132    51.492
C1_rb[0].C1_RB.rb[0][2].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[0].C1_RB.rb[0][2].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#Path 100
Startpoint: INPUT_RB.RB0.rb[0][0].Q[0] (.latch clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[0][5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
INPUT_RB.RB0.rb[0][0].clk[0] (.latch)                                      2.183     2.183
INPUT_RB.RB0.rb[0][0].Q[0] (.latch) [clock-to-output]                      0.060     2.244
n12381.in[0] (.names)                                                      2.183     4.427
n12381.out[0] (.names)                                                     0.153     4.580
n12380.in[5] (.names)                                                      2.183     6.763
n12380.out[0] (.names)                                                     0.180     6.943
n12379.in[4] (.names)                                                      2.183     9.126
n12379.out[0] (.names)                                                     0.153     9.279
CONV_55_DSP_0.out_data[0].in[2] (.names)                                   2.183    11.462
CONV_55_DSP_0.out_data[0].out[0] (.names)                                  0.132    11.594
C1_RELU_2.in_adder_sumout_cout[1].a[0] (adder)                             2.183    13.777
C1_RELU_2.in_adder_sumout_cout[1].cout[0] (adder)                          0.049    13.827
C1_RELU_2.in_adder_sumout_cout[2].cin[0] (adder)                           2.183    16.010
C1_RELU_2.in_adder_sumout_cout[2].cout[0] (adder)                          0.026    16.035
C1_RELU_2.in_adder_sumout_cout[3].cin[0] (adder)                           2.183    18.219
C1_RELU_2.in_adder_sumout_cout[3].cout[0] (adder)                          0.026    18.244
C1_RELU_2.in_adder_sumout_cout[4].cin[0] (adder)                           2.183    20.427
C1_RELU_2.in_adder_sumout_cout[4].cout[0] (adder)                          0.026    20.453
C1_RELU_2.in_adder_sumout_cout[5].cin[0] (adder)                           2.183    22.636
C1_RELU_2.in_adder_sumout_cout[5].cout[0] (adder)                          0.026    22.662
C1_RELU_2.in_adder_sumout_cout[6].cin[0] (adder)                           2.183    24.845
C1_RELU_2.in_adder_sumout_cout[6].cout[0] (adder)                          0.026    24.870
C1_RELU_2.in_adder_sumout_cout[7].cin[0] (adder)                           2.183    27.054
C1_RELU_2.in_adder_sumout_cout[7].cout[0] (adder)                          0.026    27.079
C1_RELU_2.in_adder_sumout_cout[8].cin[0] (adder)                           2.183    29.262
C1_RELU_2.in_adder_sumout_cout[8].cout[0] (adder)                          0.026    29.288
C1_RELU_2.in_adder_sumout_cout[9].cin[0] (adder)                           2.183    31.471
C1_RELU_2.in_adder_sumout_cout[9].cout[0] (adder)                          0.026    31.497
C1_RELU_2.in_adder_sumout_cout[10].cin[0] (adder)                          2.183    33.680
C1_RELU_2.in_adder_sumout_cout[10].cout[0] (adder)                         0.026    33.706
C1_RELU_2.in_adder_sumout_cout[11].cin[0] (adder)                          2.183    35.889
C1_RELU_2.in_adder_sumout_cout[11].cout[0] (adder)                         0.026    35.914
C1_RELU_2.in_adder_sumout_cout[12].cin[0] (adder)                          2.183    38.097
C1_RELU_2.in_adder_sumout_cout[12].cout[0] (adder)                         0.026    38.123
C1_RELU_2.in_adder_sumout_cout[13].cin[0] (adder)                          2.183    40.306
C1_RELU_2.in_adder_sumout_cout[13].cout[0] (adder)                         0.026    40.332
C1_RELU_2.in_adder_sumout_cout[14].cin[0] (adder)                          2.183    42.515
C1_RELU_2.in_adder_sumout_cout[14].cout[0] (adder)                         0.026    42.541
C1_RELU_2.in_adder_sumout_cout[15].cin[0] (adder)                          2.183    44.724
C1_RELU_2.in_adder_sumout_cout[15].cout[0] (adder)                         0.026    44.749
C1_RELU_2.in_adder_sumout_cout[16].cin[0] (adder)                          2.183    46.933
C1_RELU_2.in_adder_sumout_cout[16].cout[0] (adder)                         0.026    46.958
C1_RELU_2.in_adder_sumout_cout[17].cin[0] (adder)                          2.183    49.141
C1_RELU_2.in_adder_sumout_cout[17].sumout[0] (adder)                       0.035    49.177
_n6863.in[0] (.names)                                                      2.183    51.360
_n6863.out[0] (.names)                                                     0.132    51.492
C1_rb[2].C1_RB.rb[0][5].D[0] (.latch)                                      2.183    53.675
data arrival time                                                                   53.675

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
C1_rb[2].C1_RB.rb[0][5].clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                          0.000     2.183
cell setup time                                                           -0.019     2.164
data required time                                                                   2.164
------------------------------------------------------------------------------------------
data required time                                                                   2.164
data arrival time                                                                  -53.675
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -51.511


#End of timing report
