// Seed: 3002407169
module module_0;
  assign #1 id_1 = 1;
  always @(posedge id_1) id_1 <= 1;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2
);
  id_4 :
  assert property (@(posedge id_0) 1)
  else $display;
  id_6(
      .id_0(1), .id_1(id_4), .id_2(id_2), .id_3(~&id_7), .id_4(id_1), .id_5(1'b0)
  );
  tri0 id_8 = 1;
  assign id_2 = id_0;
  wire id_9;
  module_0 modCall_1 ();
  assign id_7 = (id_8);
  wire id_10;
  assign id_4 = 1'b0;
endmodule
