List of design elements: https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/7series_scm.pdf
Understanding timing reports: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_1/ug906-vivado-design-analysis.pdf
Simulation at different levels: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug900-vivado-logic-simulation.pdf
Quick reference: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug975-vivado-quick-reference.pdf
All commands: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug835-vivado-tcl-commands.pdf
Synthesis guide (such as the use of DON'T TOUCH attributes to prevent optimization): https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug901-vivado-synthesis.pdf

https://web.stanford.edu/class/ee183/handouts_spr2003/lecture5_spring2003.pdf

Artix 7 datasheets: https://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf

Page 35 says the max clock frequency is 464 MHz for the Artix 7 with speed grade of -1

Clocking wizard to downsample clocks: http://users.wpi.edu/~rjduck/MMCM%20Vivado%20example%20Verilog.pdf

Programming the FPGA (i.e., writing the bitstream into it): https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_1/ug908-vivado-programming-debugging.pdf
