{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__676.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_712_718_719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_713_716_717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_714_715_716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_717_718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_712.out","add_712_718_719.in0"],
          ["add_output_cgra_stencil_1_717_718.out","add_712_718_719.in1"],
          ["self.out_output_cgra_stencil","add_712_718_719.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_713.out","add_713_716_717.in0"],
          ["add_714_715_716.out","add_713_716_717.in1"],
          ["add_output_cgra_stencil_1_717_718.in1","add_713_716_717.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_714.out","add_714_715_716.in0"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_715.out","add_714_715_716.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_717_718.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_712.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_712.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_713.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_713.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_714.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_714.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_715.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_715.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_756_762_763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_757_760_761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_758_759_760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_761_762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_756.out","add_756_762_763.in0"],
          ["add_output_cgra_stencil_2_761_762.out","add_756_762_763.in1"],
          ["self.out_output_cgra_stencil","add_756_762_763.out"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_757.out","add_757_760_761.in0"],
          ["add_758_759_760.out","add_757_760_761.in1"],
          ["add_output_cgra_stencil_2_761_762.in1","add_757_760_761.out"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_758.out","add_758_759_760.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_759.out","add_758_759_760.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_761_762.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_756.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_756.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_757.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_757.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_758.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_758.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_759.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_759.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_801_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_802_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_803_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.out","add_801_807_808.in0"],
          ["add_output_cgra_stencil_3_806_807.out","add_801_807_808.in1"],
          ["self.out_output_cgra_stencil","add_801_807_808.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.out","add_802_805_806.in0"],
          ["add_803_804_805.out","add_802_805_806.in1"],
          ["add_output_cgra_stencil_3_806_807.in1","add_802_805_806.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.out","add_803_804_805.in0"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.out","add_803_804_805.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_806_807.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_846_852_853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_847_850_851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_848_849_850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_851_852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_846.out","add_846_852_853.in0"],
          ["add_output_cgra_stencil_4_851_852.out","add_846_852_853.in1"],
          ["self.out_output_cgra_stencil","add_846_852_853.out"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_847.out","add_847_850_851.in0"],
          ["add_848_849_850.out","add_847_850_851.in1"],
          ["add_output_cgra_stencil_4_851_852.in1","add_847_850_851.out"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_848.out","add_848_849_850.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_849.out","add_848_849_850.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_851_852.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_846.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_846.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_847.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_847.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_848.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_848.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_849.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_849.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
