[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Mon Apr 22 09:25:07 2024
[*]
[dumpfile] "/mnt/e/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16/sim/waveform.vcd"
[dumpfile_mtime] "Mon Apr 22 09:21:50 2024"
[dumpfile_size] 42732
[savefile] "/mnt/e/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16/sim/pal.gtkw"
[timestart] 0
[size] 2548 1359
[pos] -1 -1
*-3.456229 5 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.CPU_CS_16.
[treeopen] TOP.CPU_CS_16.WCS.
[sst_width] 214
[signals_width] 511
[sst_expanded] 1
[sst_vpaned_height] 316
@200
-** fpga **
@28
TOP.CPU_CS_16.sys_rst_n
TOP.CPU_CS_16.sysclk
@200
-clock
@28
TOP.CLK
TOP.MACLK
@200
--- input --
@28
TOP.RF_1_0[1:0]
TOP.CC_3_1_n[2:0]
@22
TOP.CSA_12_0[12:0]
TOP.CSCA_9_0[9:0]
@28
TOP.PD1
TOP.FETCH
TOP.BLCS_n
TOP.BRK_n
TOP.FORM_n
TOP.LCS_n
TOP.RWCS_n
TOP.TERM_n
TOP.WCA_n
TOP.WCS_n
@200
--- output --
-
@28
TOP.EWCA_n
@22
TOP.CSBITS[63:0]
TOP.IDB_15_0_OUT[15:0]
TOP.LUA_12_0[12:0]
@200
-
-**** DEBUG ****
@23
TOP.CPU_CS_16.PROM.LUA_12_0[12:0]
@200
-
@22
TOP.CPU_CS_16.s_csbits_out_tcv[63:0]
TOP.CPU_CS_16.s_csbits_out_wcs[63:0]
@200
-
@22
TOP.CPU_CS_16.s_IDB_15_0_prom_out[15:0]
TOP.CPU_CS_16.s_IDB_15_0_tcv_in[15:0]
TOP.CPU_CS_16.s_IDB_15_0_tcv_out[15:0]
@28
TOP.CPU_CS_16.TCV.EW_3_0_n[3:0]
@200
-wcs
@28
TOP.CPU_CS_16.WCS.WU0_n
TOP.CPU_CS_16.WCS.WU1_n
TOP.CPU_CS_16.WCS.WU2_n
TOP.CPU_CS_16.WCS.WW0_n
TOP.CPU_CS_16.WCS.WU3_n
TOP.CPU_CS_16.WCS.WW1_n
TOP.CPU_CS_16.WCS.WW2_n
TOP.CPU_CS_16.WCS.WW3_n
@22
TOP.CPU_CS_16.WCS.CSBITS_63_0[63:0]
TOP.CPU_CS_16.WCS.CSBITS_63_0_OUT[63:0]
@200
-CTL
@22
TOP.CPU_CS_16.CTL.WW_3_0_n[3:0]
TOP.CPU_CS_16.CTL.WU_3_0_n[3:0]
TOP.CPU_CS_16.CTL.EW_3_0_n[3:0]
[pattern_trace] 1
[pattern_trace] 0
