// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "HLS_accel.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic HLS_accel::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic HLS_accel::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> HLS_accel::ap_ST_fsm_state1 = "1";
const sc_lv<8> HLS_accel::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<8> HLS_accel::ap_ST_fsm_state4 = "100";
const sc_lv<8> HLS_accel::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<8> HLS_accel::ap_ST_fsm_state7 = "10000";
const sc_lv<8> HLS_accel::ap_ST_fsm_state8 = "100000";
const sc_lv<8> HLS_accel::ap_ST_fsm_pp2_stage0 = "1000000";
const sc_lv<8> HLS_accel::ap_ST_fsm_state12 = "10000000";
const sc_lv<32> HLS_accel::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> HLS_accel::ap_const_lv1_1 = "1";
const bool HLS_accel::ap_const_boolean_1 = true;
const sc_lv<1> HLS_accel::ap_const_lv1_0 = "0";
const sc_lv<2> HLS_accel::ap_const_lv2_0 = "00";
const sc_lv<2> HLS_accel::ap_const_lv2_2 = "10";
const sc_lv<2> HLS_accel::ap_const_lv2_3 = "11";
const sc_lv<2> HLS_accel::ap_const_lv2_1 = "1";
const sc_lv<32> HLS_accel::ap_const_lv32_1 = "1";
const sc_lv<32> HLS_accel::ap_const_lv32_3 = "11";
const sc_lv<32> HLS_accel::ap_const_lv32_6 = "110";
const int HLS_accel::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> HLS_accel::ap_const_lv32_2 = "10";
const sc_lv<32> HLS_accel::ap_const_lv32_5 = "101";
const sc_lv<11> HLS_accel::ap_const_lv11_0 = "00000000000";
const sc_lv<6> HLS_accel::ap_const_lv6_0 = "000000";
const sc_lv<32> HLS_accel::ap_const_lv32_4 = "100";
const sc_lv<5> HLS_accel::ap_const_lv5_1E = "11110";
const sc_lv<5> HLS_accel::ap_const_lv5_1D = "11101";
const sc_lv<5> HLS_accel::ap_const_lv5_1C = "11100";
const sc_lv<5> HLS_accel::ap_const_lv5_1B = "11011";
const sc_lv<5> HLS_accel::ap_const_lv5_1A = "11010";
const sc_lv<5> HLS_accel::ap_const_lv5_19 = "11001";
const sc_lv<5> HLS_accel::ap_const_lv5_18 = "11000";
const sc_lv<5> HLS_accel::ap_const_lv5_17 = "10111";
const sc_lv<5> HLS_accel::ap_const_lv5_16 = "10110";
const sc_lv<5> HLS_accel::ap_const_lv5_15 = "10101";
const sc_lv<5> HLS_accel::ap_const_lv5_14 = "10100";
const sc_lv<5> HLS_accel::ap_const_lv5_13 = "10011";
const sc_lv<5> HLS_accel::ap_const_lv5_12 = "10010";
const sc_lv<5> HLS_accel::ap_const_lv5_11 = "10001";
const sc_lv<5> HLS_accel::ap_const_lv5_10 = "10000";
const sc_lv<5> HLS_accel::ap_const_lv5_F = "1111";
const sc_lv<5> HLS_accel::ap_const_lv5_E = "1110";
const sc_lv<5> HLS_accel::ap_const_lv5_D = "1101";
const sc_lv<5> HLS_accel::ap_const_lv5_C = "1100";
const sc_lv<5> HLS_accel::ap_const_lv5_B = "1011";
const sc_lv<5> HLS_accel::ap_const_lv5_A = "1010";
const sc_lv<5> HLS_accel::ap_const_lv5_9 = "1001";
const sc_lv<5> HLS_accel::ap_const_lv5_8 = "1000";
const sc_lv<5> HLS_accel::ap_const_lv5_7 = "111";
const sc_lv<5> HLS_accel::ap_const_lv5_6 = "110";
const sc_lv<5> HLS_accel::ap_const_lv5_5 = "101";
const sc_lv<5> HLS_accel::ap_const_lv5_4 = "100";
const sc_lv<5> HLS_accel::ap_const_lv5_3 = "11";
const sc_lv<5> HLS_accel::ap_const_lv5_2 = "10";
const sc_lv<5> HLS_accel::ap_const_lv5_1 = "1";
const sc_lv<5> HLS_accel::ap_const_lv5_0 = "00000";
const sc_lv<5> HLS_accel::ap_const_lv5_1F = "11111";
const sc_lv<4> HLS_accel::ap_const_lv4_F = "1111";
const sc_lv<4> HLS_accel::ap_const_lv4_0 = "0000";
const sc_lv<11> HLS_accel::ap_const_lv11_400 = "10000000000";
const sc_lv<11> HLS_accel::ap_const_lv11_1 = "1";
const sc_lv<6> HLS_accel::ap_const_lv6_1 = "1";
const sc_lv<6> HLS_accel::ap_const_lv6_20 = "100000";
const sc_lv<10> HLS_accel::ap_const_lv10_3FF = "1111111111";
const sc_lv<32> HLS_accel::ap_const_lv32_7 = "111";

HLS_accel::HLS_accel(sc_module_name name) : sc_module(name), mVcdFile(0) {
    HLS_accel_CONTROL_BUS_s_axi_U = new HLS_accel_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>("HLS_accel_CONTROL_BUS_s_axi_U");
    HLS_accel_CONTROL_BUS_s_axi_U->AWVALID(s_axi_CONTROL_BUS_AWVALID);
    HLS_accel_CONTROL_BUS_s_axi_U->AWREADY(s_axi_CONTROL_BUS_AWREADY);
    HLS_accel_CONTROL_BUS_s_axi_U->AWADDR(s_axi_CONTROL_BUS_AWADDR);
    HLS_accel_CONTROL_BUS_s_axi_U->WVALID(s_axi_CONTROL_BUS_WVALID);
    HLS_accel_CONTROL_BUS_s_axi_U->WREADY(s_axi_CONTROL_BUS_WREADY);
    HLS_accel_CONTROL_BUS_s_axi_U->WDATA(s_axi_CONTROL_BUS_WDATA);
    HLS_accel_CONTROL_BUS_s_axi_U->WSTRB(s_axi_CONTROL_BUS_WSTRB);
    HLS_accel_CONTROL_BUS_s_axi_U->ARVALID(s_axi_CONTROL_BUS_ARVALID);
    HLS_accel_CONTROL_BUS_s_axi_U->ARREADY(s_axi_CONTROL_BUS_ARREADY);
    HLS_accel_CONTROL_BUS_s_axi_U->ARADDR(s_axi_CONTROL_BUS_ARADDR);
    HLS_accel_CONTROL_BUS_s_axi_U->RVALID(s_axi_CONTROL_BUS_RVALID);
    HLS_accel_CONTROL_BUS_s_axi_U->RREADY(s_axi_CONTROL_BUS_RREADY);
    HLS_accel_CONTROL_BUS_s_axi_U->RDATA(s_axi_CONTROL_BUS_RDATA);
    HLS_accel_CONTROL_BUS_s_axi_U->RRESP(s_axi_CONTROL_BUS_RRESP);
    HLS_accel_CONTROL_BUS_s_axi_U->BVALID(s_axi_CONTROL_BUS_BVALID);
    HLS_accel_CONTROL_BUS_s_axi_U->BREADY(s_axi_CONTROL_BUS_BREADY);
    HLS_accel_CONTROL_BUS_s_axi_U->BRESP(s_axi_CONTROL_BUS_BRESP);
    HLS_accel_CONTROL_BUS_s_axi_U->ACLK(ap_clk);
    HLS_accel_CONTROL_BUS_s_axi_U->ARESET(ap_rst_n_inv);
    HLS_accel_CONTROL_BUS_s_axi_U->ACLK_EN(ap_var_for_const0);
    HLS_accel_CONTROL_BUS_s_axi_U->ap_start(ap_start);
    HLS_accel_CONTROL_BUS_s_axi_U->interrupt(interrupt);
    HLS_accel_CONTROL_BUS_s_axi_U->ap_ready(ap_ready);
    HLS_accel_CONTROL_BUS_s_axi_U->ap_done(ap_done);
    HLS_accel_CONTROL_BUS_s_axi_U->ap_idle(ap_idle);
    a_0_U = new HLS_accel_a_0("a_0_U");
    a_0_U->clk(ap_clk);
    a_0_U->reset(ap_rst_n_inv);
    a_0_U->address0(a_0_address0);
    a_0_U->ce0(a_0_ce0);
    a_0_U->we0(a_0_we0);
    a_0_U->d0(ret_fu_1436_p1);
    a_0_U->q0(a_0_q0);
    a_1_U = new HLS_accel_a_0("a_1_U");
    a_1_U->clk(ap_clk);
    a_1_U->reset(ap_rst_n_inv);
    a_1_U->address0(a_1_address0);
    a_1_U->ce0(a_1_ce0);
    a_1_U->we0(a_1_we0);
    a_1_U->d0(ret_fu_1436_p1);
    a_1_U->q0(a_1_q0);
    a_2_U = new HLS_accel_a_0("a_2_U");
    a_2_U->clk(ap_clk);
    a_2_U->reset(ap_rst_n_inv);
    a_2_U->address0(a_2_address0);
    a_2_U->ce0(a_2_ce0);
    a_2_U->we0(a_2_we0);
    a_2_U->d0(ret_fu_1436_p1);
    a_2_U->q0(a_2_q0);
    a_3_U = new HLS_accel_a_0("a_3_U");
    a_3_U->clk(ap_clk);
    a_3_U->reset(ap_rst_n_inv);
    a_3_U->address0(a_3_address0);
    a_3_U->ce0(a_3_ce0);
    a_3_U->we0(a_3_we0);
    a_3_U->d0(ret_fu_1436_p1);
    a_3_U->q0(a_3_q0);
    a_4_U = new HLS_accel_a_0("a_4_U");
    a_4_U->clk(ap_clk);
    a_4_U->reset(ap_rst_n_inv);
    a_4_U->address0(a_4_address0);
    a_4_U->ce0(a_4_ce0);
    a_4_U->we0(a_4_we0);
    a_4_U->d0(ret_fu_1436_p1);
    a_4_U->q0(a_4_q0);
    a_5_U = new HLS_accel_a_0("a_5_U");
    a_5_U->clk(ap_clk);
    a_5_U->reset(ap_rst_n_inv);
    a_5_U->address0(a_5_address0);
    a_5_U->ce0(a_5_ce0);
    a_5_U->we0(a_5_we0);
    a_5_U->d0(ret_fu_1436_p1);
    a_5_U->q0(a_5_q0);
    a_6_U = new HLS_accel_a_0("a_6_U");
    a_6_U->clk(ap_clk);
    a_6_U->reset(ap_rst_n_inv);
    a_6_U->address0(a_6_address0);
    a_6_U->ce0(a_6_ce0);
    a_6_U->we0(a_6_we0);
    a_6_U->d0(ret_fu_1436_p1);
    a_6_U->q0(a_6_q0);
    a_7_U = new HLS_accel_a_0("a_7_U");
    a_7_U->clk(ap_clk);
    a_7_U->reset(ap_rst_n_inv);
    a_7_U->address0(a_7_address0);
    a_7_U->ce0(a_7_ce0);
    a_7_U->we0(a_7_we0);
    a_7_U->d0(ret_fu_1436_p1);
    a_7_U->q0(a_7_q0);
    a_8_U = new HLS_accel_a_0("a_8_U");
    a_8_U->clk(ap_clk);
    a_8_U->reset(ap_rst_n_inv);
    a_8_U->address0(a_8_address0);
    a_8_U->ce0(a_8_ce0);
    a_8_U->we0(a_8_we0);
    a_8_U->d0(ret_fu_1436_p1);
    a_8_U->q0(a_8_q0);
    a_9_U = new HLS_accel_a_0("a_9_U");
    a_9_U->clk(ap_clk);
    a_9_U->reset(ap_rst_n_inv);
    a_9_U->address0(a_9_address0);
    a_9_U->ce0(a_9_ce0);
    a_9_U->we0(a_9_we0);
    a_9_U->d0(ret_fu_1436_p1);
    a_9_U->q0(a_9_q0);
    a_10_U = new HLS_accel_a_0("a_10_U");
    a_10_U->clk(ap_clk);
    a_10_U->reset(ap_rst_n_inv);
    a_10_U->address0(a_10_address0);
    a_10_U->ce0(a_10_ce0);
    a_10_U->we0(a_10_we0);
    a_10_U->d0(ret_fu_1436_p1);
    a_10_U->q0(a_10_q0);
    a_11_U = new HLS_accel_a_0("a_11_U");
    a_11_U->clk(ap_clk);
    a_11_U->reset(ap_rst_n_inv);
    a_11_U->address0(a_11_address0);
    a_11_U->ce0(a_11_ce0);
    a_11_U->we0(a_11_we0);
    a_11_U->d0(ret_fu_1436_p1);
    a_11_U->q0(a_11_q0);
    a_12_U = new HLS_accel_a_0("a_12_U");
    a_12_U->clk(ap_clk);
    a_12_U->reset(ap_rst_n_inv);
    a_12_U->address0(a_12_address0);
    a_12_U->ce0(a_12_ce0);
    a_12_U->we0(a_12_we0);
    a_12_U->d0(ret_fu_1436_p1);
    a_12_U->q0(a_12_q0);
    a_13_U = new HLS_accel_a_0("a_13_U");
    a_13_U->clk(ap_clk);
    a_13_U->reset(ap_rst_n_inv);
    a_13_U->address0(a_13_address0);
    a_13_U->ce0(a_13_ce0);
    a_13_U->we0(a_13_we0);
    a_13_U->d0(ret_fu_1436_p1);
    a_13_U->q0(a_13_q0);
    a_14_U = new HLS_accel_a_0("a_14_U");
    a_14_U->clk(ap_clk);
    a_14_U->reset(ap_rst_n_inv);
    a_14_U->address0(a_14_address0);
    a_14_U->ce0(a_14_ce0);
    a_14_U->we0(a_14_we0);
    a_14_U->d0(ret_fu_1436_p1);
    a_14_U->q0(a_14_q0);
    a_15_U = new HLS_accel_a_0("a_15_U");
    a_15_U->clk(ap_clk);
    a_15_U->reset(ap_rst_n_inv);
    a_15_U->address0(a_15_address0);
    a_15_U->ce0(a_15_ce0);
    a_15_U->we0(a_15_we0);
    a_15_U->d0(ret_fu_1436_p1);
    a_15_U->q0(a_15_q0);
    a_16_U = new HLS_accel_a_0("a_16_U");
    a_16_U->clk(ap_clk);
    a_16_U->reset(ap_rst_n_inv);
    a_16_U->address0(a_16_address0);
    a_16_U->ce0(a_16_ce0);
    a_16_U->we0(a_16_we0);
    a_16_U->d0(ret_fu_1436_p1);
    a_16_U->q0(a_16_q0);
    a_17_U = new HLS_accel_a_0("a_17_U");
    a_17_U->clk(ap_clk);
    a_17_U->reset(ap_rst_n_inv);
    a_17_U->address0(a_17_address0);
    a_17_U->ce0(a_17_ce0);
    a_17_U->we0(a_17_we0);
    a_17_U->d0(ret_fu_1436_p1);
    a_17_U->q0(a_17_q0);
    a_18_U = new HLS_accel_a_0("a_18_U");
    a_18_U->clk(ap_clk);
    a_18_U->reset(ap_rst_n_inv);
    a_18_U->address0(a_18_address0);
    a_18_U->ce0(a_18_ce0);
    a_18_U->we0(a_18_we0);
    a_18_U->d0(ret_fu_1436_p1);
    a_18_U->q0(a_18_q0);
    a_19_U = new HLS_accel_a_0("a_19_U");
    a_19_U->clk(ap_clk);
    a_19_U->reset(ap_rst_n_inv);
    a_19_U->address0(a_19_address0);
    a_19_U->ce0(a_19_ce0);
    a_19_U->we0(a_19_we0);
    a_19_U->d0(ret_fu_1436_p1);
    a_19_U->q0(a_19_q0);
    a_20_U = new HLS_accel_a_0("a_20_U");
    a_20_U->clk(ap_clk);
    a_20_U->reset(ap_rst_n_inv);
    a_20_U->address0(a_20_address0);
    a_20_U->ce0(a_20_ce0);
    a_20_U->we0(a_20_we0);
    a_20_U->d0(ret_fu_1436_p1);
    a_20_U->q0(a_20_q0);
    a_21_U = new HLS_accel_a_0("a_21_U");
    a_21_U->clk(ap_clk);
    a_21_U->reset(ap_rst_n_inv);
    a_21_U->address0(a_21_address0);
    a_21_U->ce0(a_21_ce0);
    a_21_U->we0(a_21_we0);
    a_21_U->d0(ret_fu_1436_p1);
    a_21_U->q0(a_21_q0);
    a_22_U = new HLS_accel_a_0("a_22_U");
    a_22_U->clk(ap_clk);
    a_22_U->reset(ap_rst_n_inv);
    a_22_U->address0(a_22_address0);
    a_22_U->ce0(a_22_ce0);
    a_22_U->we0(a_22_we0);
    a_22_U->d0(ret_fu_1436_p1);
    a_22_U->q0(a_22_q0);
    a_23_U = new HLS_accel_a_0("a_23_U");
    a_23_U->clk(ap_clk);
    a_23_U->reset(ap_rst_n_inv);
    a_23_U->address0(a_23_address0);
    a_23_U->ce0(a_23_ce0);
    a_23_U->we0(a_23_we0);
    a_23_U->d0(ret_fu_1436_p1);
    a_23_U->q0(a_23_q0);
    a_24_U = new HLS_accel_a_0("a_24_U");
    a_24_U->clk(ap_clk);
    a_24_U->reset(ap_rst_n_inv);
    a_24_U->address0(a_24_address0);
    a_24_U->ce0(a_24_ce0);
    a_24_U->we0(a_24_we0);
    a_24_U->d0(ret_fu_1436_p1);
    a_24_U->q0(a_24_q0);
    a_25_U = new HLS_accel_a_0("a_25_U");
    a_25_U->clk(ap_clk);
    a_25_U->reset(ap_rst_n_inv);
    a_25_U->address0(a_25_address0);
    a_25_U->ce0(a_25_ce0);
    a_25_U->we0(a_25_we0);
    a_25_U->d0(ret_fu_1436_p1);
    a_25_U->q0(a_25_q0);
    a_26_U = new HLS_accel_a_0("a_26_U");
    a_26_U->clk(ap_clk);
    a_26_U->reset(ap_rst_n_inv);
    a_26_U->address0(a_26_address0);
    a_26_U->ce0(a_26_ce0);
    a_26_U->we0(a_26_we0);
    a_26_U->d0(ret_fu_1436_p1);
    a_26_U->q0(a_26_q0);
    a_27_U = new HLS_accel_a_0("a_27_U");
    a_27_U->clk(ap_clk);
    a_27_U->reset(ap_rst_n_inv);
    a_27_U->address0(a_27_address0);
    a_27_U->ce0(a_27_ce0);
    a_27_U->we0(a_27_we0);
    a_27_U->d0(ret_fu_1436_p1);
    a_27_U->q0(a_27_q0);
    a_28_U = new HLS_accel_a_0("a_28_U");
    a_28_U->clk(ap_clk);
    a_28_U->reset(ap_rst_n_inv);
    a_28_U->address0(a_28_address0);
    a_28_U->ce0(a_28_ce0);
    a_28_U->we0(a_28_we0);
    a_28_U->d0(ret_fu_1436_p1);
    a_28_U->q0(a_28_q0);
    a_29_U = new HLS_accel_a_0("a_29_U");
    a_29_U->clk(ap_clk);
    a_29_U->reset(ap_rst_n_inv);
    a_29_U->address0(a_29_address0);
    a_29_U->ce0(a_29_ce0);
    a_29_U->we0(a_29_we0);
    a_29_U->d0(ret_fu_1436_p1);
    a_29_U->q0(a_29_q0);
    a_30_U = new HLS_accel_a_0("a_30_U");
    a_30_U->clk(ap_clk);
    a_30_U->reset(ap_rst_n_inv);
    a_30_U->address0(a_30_address0);
    a_30_U->ce0(a_30_ce0);
    a_30_U->we0(a_30_we0);
    a_30_U->d0(ret_fu_1436_p1);
    a_30_U->q0(a_30_q0);
    a_31_U = new HLS_accel_a_0("a_31_U");
    a_31_U->clk(ap_clk);
    a_31_U->reset(ap_rst_n_inv);
    a_31_U->address0(a_31_address0);
    a_31_U->ce0(a_31_ce0);
    a_31_U->we0(a_31_we0);
    a_31_U->d0(ret_fu_1436_p1);
    a_31_U->q0(a_31_q0);
    b_0_U = new HLS_accel_a_0("b_0_U");
    b_0_U->clk(ap_clk);
    b_0_U->reset(ap_rst_n_inv);
    b_0_U->address0(b_0_address0);
    b_0_U->ce0(b_0_ce0);
    b_0_U->we0(b_0_we0);
    b_0_U->d0(ret_1_fu_1557_p1);
    b_0_U->q0(b_0_q0);
    b_1_U = new HLS_accel_a_0("b_1_U");
    b_1_U->clk(ap_clk);
    b_1_U->reset(ap_rst_n_inv);
    b_1_U->address0(b_1_address0);
    b_1_U->ce0(b_1_ce0);
    b_1_U->we0(b_1_we0);
    b_1_U->d0(ret_1_fu_1557_p1);
    b_1_U->q0(b_1_q0);
    b_2_U = new HLS_accel_a_0("b_2_U");
    b_2_U->clk(ap_clk);
    b_2_U->reset(ap_rst_n_inv);
    b_2_U->address0(b_2_address0);
    b_2_U->ce0(b_2_ce0);
    b_2_U->we0(b_2_we0);
    b_2_U->d0(ret_1_fu_1557_p1);
    b_2_U->q0(b_2_q0);
    b_3_U = new HLS_accel_a_0("b_3_U");
    b_3_U->clk(ap_clk);
    b_3_U->reset(ap_rst_n_inv);
    b_3_U->address0(b_3_address0);
    b_3_U->ce0(b_3_ce0);
    b_3_U->we0(b_3_we0);
    b_3_U->d0(ret_1_fu_1557_p1);
    b_3_U->q0(b_3_q0);
    b_4_U = new HLS_accel_a_0("b_4_U");
    b_4_U->clk(ap_clk);
    b_4_U->reset(ap_rst_n_inv);
    b_4_U->address0(b_4_address0);
    b_4_U->ce0(b_4_ce0);
    b_4_U->we0(b_4_we0);
    b_4_U->d0(ret_1_fu_1557_p1);
    b_4_U->q0(b_4_q0);
    b_5_U = new HLS_accel_a_0("b_5_U");
    b_5_U->clk(ap_clk);
    b_5_U->reset(ap_rst_n_inv);
    b_5_U->address0(b_5_address0);
    b_5_U->ce0(b_5_ce0);
    b_5_U->we0(b_5_we0);
    b_5_U->d0(ret_1_fu_1557_p1);
    b_5_U->q0(b_5_q0);
    b_6_U = new HLS_accel_a_0("b_6_U");
    b_6_U->clk(ap_clk);
    b_6_U->reset(ap_rst_n_inv);
    b_6_U->address0(b_6_address0);
    b_6_U->ce0(b_6_ce0);
    b_6_U->we0(b_6_we0);
    b_6_U->d0(ret_1_fu_1557_p1);
    b_6_U->q0(b_6_q0);
    b_7_U = new HLS_accel_a_0("b_7_U");
    b_7_U->clk(ap_clk);
    b_7_U->reset(ap_rst_n_inv);
    b_7_U->address0(b_7_address0);
    b_7_U->ce0(b_7_ce0);
    b_7_U->we0(b_7_we0);
    b_7_U->d0(ret_1_fu_1557_p1);
    b_7_U->q0(b_7_q0);
    b_8_U = new HLS_accel_a_0("b_8_U");
    b_8_U->clk(ap_clk);
    b_8_U->reset(ap_rst_n_inv);
    b_8_U->address0(b_8_address0);
    b_8_U->ce0(b_8_ce0);
    b_8_U->we0(b_8_we0);
    b_8_U->d0(ret_1_fu_1557_p1);
    b_8_U->q0(b_8_q0);
    b_9_U = new HLS_accel_a_0("b_9_U");
    b_9_U->clk(ap_clk);
    b_9_U->reset(ap_rst_n_inv);
    b_9_U->address0(b_9_address0);
    b_9_U->ce0(b_9_ce0);
    b_9_U->we0(b_9_we0);
    b_9_U->d0(ret_1_fu_1557_p1);
    b_9_U->q0(b_9_q0);
    b_10_U = new HLS_accel_a_0("b_10_U");
    b_10_U->clk(ap_clk);
    b_10_U->reset(ap_rst_n_inv);
    b_10_U->address0(b_10_address0);
    b_10_U->ce0(b_10_ce0);
    b_10_U->we0(b_10_we0);
    b_10_U->d0(ret_1_fu_1557_p1);
    b_10_U->q0(b_10_q0);
    b_11_U = new HLS_accel_a_0("b_11_U");
    b_11_U->clk(ap_clk);
    b_11_U->reset(ap_rst_n_inv);
    b_11_U->address0(b_11_address0);
    b_11_U->ce0(b_11_ce0);
    b_11_U->we0(b_11_we0);
    b_11_U->d0(ret_1_fu_1557_p1);
    b_11_U->q0(b_11_q0);
    b_12_U = new HLS_accel_a_0("b_12_U");
    b_12_U->clk(ap_clk);
    b_12_U->reset(ap_rst_n_inv);
    b_12_U->address0(b_12_address0);
    b_12_U->ce0(b_12_ce0);
    b_12_U->we0(b_12_we0);
    b_12_U->d0(ret_1_fu_1557_p1);
    b_12_U->q0(b_12_q0);
    b_13_U = new HLS_accel_a_0("b_13_U");
    b_13_U->clk(ap_clk);
    b_13_U->reset(ap_rst_n_inv);
    b_13_U->address0(b_13_address0);
    b_13_U->ce0(b_13_ce0);
    b_13_U->we0(b_13_we0);
    b_13_U->d0(ret_1_fu_1557_p1);
    b_13_U->q0(b_13_q0);
    b_14_U = new HLS_accel_a_0("b_14_U");
    b_14_U->clk(ap_clk);
    b_14_U->reset(ap_rst_n_inv);
    b_14_U->address0(b_14_address0);
    b_14_U->ce0(b_14_ce0);
    b_14_U->we0(b_14_we0);
    b_14_U->d0(ret_1_fu_1557_p1);
    b_14_U->q0(b_14_q0);
    b_15_U = new HLS_accel_a_0("b_15_U");
    b_15_U->clk(ap_clk);
    b_15_U->reset(ap_rst_n_inv);
    b_15_U->address0(b_15_address0);
    b_15_U->ce0(b_15_ce0);
    b_15_U->we0(b_15_we0);
    b_15_U->d0(ret_1_fu_1557_p1);
    b_15_U->q0(b_15_q0);
    b_16_U = new HLS_accel_a_0("b_16_U");
    b_16_U->clk(ap_clk);
    b_16_U->reset(ap_rst_n_inv);
    b_16_U->address0(b_16_address0);
    b_16_U->ce0(b_16_ce0);
    b_16_U->we0(b_16_we0);
    b_16_U->d0(ret_1_fu_1557_p1);
    b_16_U->q0(b_16_q0);
    b_17_U = new HLS_accel_a_0("b_17_U");
    b_17_U->clk(ap_clk);
    b_17_U->reset(ap_rst_n_inv);
    b_17_U->address0(b_17_address0);
    b_17_U->ce0(b_17_ce0);
    b_17_U->we0(b_17_we0);
    b_17_U->d0(ret_1_fu_1557_p1);
    b_17_U->q0(b_17_q0);
    b_18_U = new HLS_accel_a_0("b_18_U");
    b_18_U->clk(ap_clk);
    b_18_U->reset(ap_rst_n_inv);
    b_18_U->address0(b_18_address0);
    b_18_U->ce0(b_18_ce0);
    b_18_U->we0(b_18_we0);
    b_18_U->d0(ret_1_fu_1557_p1);
    b_18_U->q0(b_18_q0);
    b_19_U = new HLS_accel_a_0("b_19_U");
    b_19_U->clk(ap_clk);
    b_19_U->reset(ap_rst_n_inv);
    b_19_U->address0(b_19_address0);
    b_19_U->ce0(b_19_ce0);
    b_19_U->we0(b_19_we0);
    b_19_U->d0(ret_1_fu_1557_p1);
    b_19_U->q0(b_19_q0);
    b_20_U = new HLS_accel_a_0("b_20_U");
    b_20_U->clk(ap_clk);
    b_20_U->reset(ap_rst_n_inv);
    b_20_U->address0(b_20_address0);
    b_20_U->ce0(b_20_ce0);
    b_20_U->we0(b_20_we0);
    b_20_U->d0(ret_1_fu_1557_p1);
    b_20_U->q0(b_20_q0);
    b_21_U = new HLS_accel_a_0("b_21_U");
    b_21_U->clk(ap_clk);
    b_21_U->reset(ap_rst_n_inv);
    b_21_U->address0(b_21_address0);
    b_21_U->ce0(b_21_ce0);
    b_21_U->we0(b_21_we0);
    b_21_U->d0(ret_1_fu_1557_p1);
    b_21_U->q0(b_21_q0);
    b_22_U = new HLS_accel_a_0("b_22_U");
    b_22_U->clk(ap_clk);
    b_22_U->reset(ap_rst_n_inv);
    b_22_U->address0(b_22_address0);
    b_22_U->ce0(b_22_ce0);
    b_22_U->we0(b_22_we0);
    b_22_U->d0(ret_1_fu_1557_p1);
    b_22_U->q0(b_22_q0);
    b_23_U = new HLS_accel_a_0("b_23_U");
    b_23_U->clk(ap_clk);
    b_23_U->reset(ap_rst_n_inv);
    b_23_U->address0(b_23_address0);
    b_23_U->ce0(b_23_ce0);
    b_23_U->we0(b_23_we0);
    b_23_U->d0(ret_1_fu_1557_p1);
    b_23_U->q0(b_23_q0);
    b_24_U = new HLS_accel_a_0("b_24_U");
    b_24_U->clk(ap_clk);
    b_24_U->reset(ap_rst_n_inv);
    b_24_U->address0(b_24_address0);
    b_24_U->ce0(b_24_ce0);
    b_24_U->we0(b_24_we0);
    b_24_U->d0(ret_1_fu_1557_p1);
    b_24_U->q0(b_24_q0);
    b_25_U = new HLS_accel_a_0("b_25_U");
    b_25_U->clk(ap_clk);
    b_25_U->reset(ap_rst_n_inv);
    b_25_U->address0(b_25_address0);
    b_25_U->ce0(b_25_ce0);
    b_25_U->we0(b_25_we0);
    b_25_U->d0(ret_1_fu_1557_p1);
    b_25_U->q0(b_25_q0);
    b_26_U = new HLS_accel_a_0("b_26_U");
    b_26_U->clk(ap_clk);
    b_26_U->reset(ap_rst_n_inv);
    b_26_U->address0(b_26_address0);
    b_26_U->ce0(b_26_ce0);
    b_26_U->we0(b_26_we0);
    b_26_U->d0(ret_1_fu_1557_p1);
    b_26_U->q0(b_26_q0);
    b_27_U = new HLS_accel_a_0("b_27_U");
    b_27_U->clk(ap_clk);
    b_27_U->reset(ap_rst_n_inv);
    b_27_U->address0(b_27_address0);
    b_27_U->ce0(b_27_ce0);
    b_27_U->we0(b_27_we0);
    b_27_U->d0(ret_1_fu_1557_p1);
    b_27_U->q0(b_27_q0);
    b_28_U = new HLS_accel_a_0("b_28_U");
    b_28_U->clk(ap_clk);
    b_28_U->reset(ap_rst_n_inv);
    b_28_U->address0(b_28_address0);
    b_28_U->ce0(b_28_ce0);
    b_28_U->we0(b_28_we0);
    b_28_U->d0(ret_1_fu_1557_p1);
    b_28_U->q0(b_28_q0);
    b_29_U = new HLS_accel_a_0("b_29_U");
    b_29_U->clk(ap_clk);
    b_29_U->reset(ap_rst_n_inv);
    b_29_U->address0(b_29_address0);
    b_29_U->ce0(b_29_ce0);
    b_29_U->we0(b_29_we0);
    b_29_U->d0(ret_1_fu_1557_p1);
    b_29_U->q0(b_29_q0);
    b_30_U = new HLS_accel_a_0("b_30_U");
    b_30_U->clk(ap_clk);
    b_30_U->reset(ap_rst_n_inv);
    b_30_U->address0(b_30_address0);
    b_30_U->ce0(b_30_ce0);
    b_30_U->we0(b_30_we0);
    b_30_U->d0(ret_1_fu_1557_p1);
    b_30_U->q0(b_30_q0);
    b_31_U = new HLS_accel_a_0("b_31_U");
    b_31_U->clk(ap_clk);
    b_31_U->reset(ap_rst_n_inv);
    b_31_U->address0(b_31_address0);
    b_31_U->ce0(b_31_ce0);
    b_31_U->we0(b_31_we0);
    b_31_U->d0(ret_1_fu_1557_p1);
    b_31_U->q0(b_31_q0);
    out_U = new HLS_accel_out("out_U");
    out_U->clk(ap_clk);
    out_U->reset(ap_rst_n_inv);
    out_U->address0(out_address0);
    out_U->ce0(out_ce0);
    out_U->we0(out_we0);
    out_U->d0(grp_mmult_hw_float_32_s_fu_1278_out_r_d0);
    out_U->q0(out_q0);
    grp_mmult_hw_float_32_s_fu_1278 = new mmult_hw_float_32_s("grp_mmult_hw_float_32_s_fu_1278");
    grp_mmult_hw_float_32_s_fu_1278->ap_clk(ap_clk);
    grp_mmult_hw_float_32_s_fu_1278->ap_rst(ap_rst_n_inv);
    grp_mmult_hw_float_32_s_fu_1278->ap_start(grp_mmult_hw_float_32_s_fu_1278_ap_start);
    grp_mmult_hw_float_32_s_fu_1278->ap_done(grp_mmult_hw_float_32_s_fu_1278_ap_done);
    grp_mmult_hw_float_32_s_fu_1278->ap_idle(grp_mmult_hw_float_32_s_fu_1278_ap_idle);
    grp_mmult_hw_float_32_s_fu_1278->ap_ready(grp_mmult_hw_float_32_s_fu_1278_ap_ready);
    grp_mmult_hw_float_32_s_fu_1278->a_0_address0(grp_mmult_hw_float_32_s_fu_1278_a_0_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_0_ce0(grp_mmult_hw_float_32_s_fu_1278_a_0_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_0_q0(a_0_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_1_address0(grp_mmult_hw_float_32_s_fu_1278_a_1_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_1_ce0(grp_mmult_hw_float_32_s_fu_1278_a_1_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_1_q0(a_1_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_2_address0(grp_mmult_hw_float_32_s_fu_1278_a_2_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_2_ce0(grp_mmult_hw_float_32_s_fu_1278_a_2_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_2_q0(a_2_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_3_address0(grp_mmult_hw_float_32_s_fu_1278_a_3_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_3_ce0(grp_mmult_hw_float_32_s_fu_1278_a_3_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_3_q0(a_3_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_4_address0(grp_mmult_hw_float_32_s_fu_1278_a_4_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_4_ce0(grp_mmult_hw_float_32_s_fu_1278_a_4_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_4_q0(a_4_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_5_address0(grp_mmult_hw_float_32_s_fu_1278_a_5_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_5_ce0(grp_mmult_hw_float_32_s_fu_1278_a_5_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_5_q0(a_5_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_6_address0(grp_mmult_hw_float_32_s_fu_1278_a_6_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_6_ce0(grp_mmult_hw_float_32_s_fu_1278_a_6_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_6_q0(a_6_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_7_address0(grp_mmult_hw_float_32_s_fu_1278_a_7_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_7_ce0(grp_mmult_hw_float_32_s_fu_1278_a_7_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_7_q0(a_7_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_8_address0(grp_mmult_hw_float_32_s_fu_1278_a_8_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_8_ce0(grp_mmult_hw_float_32_s_fu_1278_a_8_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_8_q0(a_8_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_9_address0(grp_mmult_hw_float_32_s_fu_1278_a_9_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_9_ce0(grp_mmult_hw_float_32_s_fu_1278_a_9_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_9_q0(a_9_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_10_address0(grp_mmult_hw_float_32_s_fu_1278_a_10_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_10_ce0(grp_mmult_hw_float_32_s_fu_1278_a_10_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_10_q0(a_10_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_11_address0(grp_mmult_hw_float_32_s_fu_1278_a_11_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_11_ce0(grp_mmult_hw_float_32_s_fu_1278_a_11_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_11_q0(a_11_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_12_address0(grp_mmult_hw_float_32_s_fu_1278_a_12_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_12_ce0(grp_mmult_hw_float_32_s_fu_1278_a_12_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_12_q0(a_12_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_13_address0(grp_mmult_hw_float_32_s_fu_1278_a_13_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_13_ce0(grp_mmult_hw_float_32_s_fu_1278_a_13_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_13_q0(a_13_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_14_address0(grp_mmult_hw_float_32_s_fu_1278_a_14_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_14_ce0(grp_mmult_hw_float_32_s_fu_1278_a_14_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_14_q0(a_14_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_15_address0(grp_mmult_hw_float_32_s_fu_1278_a_15_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_15_ce0(grp_mmult_hw_float_32_s_fu_1278_a_15_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_15_q0(a_15_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_16_address0(grp_mmult_hw_float_32_s_fu_1278_a_16_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_16_ce0(grp_mmult_hw_float_32_s_fu_1278_a_16_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_16_q0(a_16_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_17_address0(grp_mmult_hw_float_32_s_fu_1278_a_17_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_17_ce0(grp_mmult_hw_float_32_s_fu_1278_a_17_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_17_q0(a_17_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_18_address0(grp_mmult_hw_float_32_s_fu_1278_a_18_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_18_ce0(grp_mmult_hw_float_32_s_fu_1278_a_18_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_18_q0(a_18_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_19_address0(grp_mmult_hw_float_32_s_fu_1278_a_19_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_19_ce0(grp_mmult_hw_float_32_s_fu_1278_a_19_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_19_q0(a_19_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_20_address0(grp_mmult_hw_float_32_s_fu_1278_a_20_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_20_ce0(grp_mmult_hw_float_32_s_fu_1278_a_20_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_20_q0(a_20_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_21_address0(grp_mmult_hw_float_32_s_fu_1278_a_21_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_21_ce0(grp_mmult_hw_float_32_s_fu_1278_a_21_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_21_q0(a_21_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_22_address0(grp_mmult_hw_float_32_s_fu_1278_a_22_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_22_ce0(grp_mmult_hw_float_32_s_fu_1278_a_22_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_22_q0(a_22_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_23_address0(grp_mmult_hw_float_32_s_fu_1278_a_23_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_23_ce0(grp_mmult_hw_float_32_s_fu_1278_a_23_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_23_q0(a_23_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_24_address0(grp_mmult_hw_float_32_s_fu_1278_a_24_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_24_ce0(grp_mmult_hw_float_32_s_fu_1278_a_24_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_24_q0(a_24_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_25_address0(grp_mmult_hw_float_32_s_fu_1278_a_25_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_25_ce0(grp_mmult_hw_float_32_s_fu_1278_a_25_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_25_q0(a_25_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_26_address0(grp_mmult_hw_float_32_s_fu_1278_a_26_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_26_ce0(grp_mmult_hw_float_32_s_fu_1278_a_26_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_26_q0(a_26_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_27_address0(grp_mmult_hw_float_32_s_fu_1278_a_27_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_27_ce0(grp_mmult_hw_float_32_s_fu_1278_a_27_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_27_q0(a_27_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_28_address0(grp_mmult_hw_float_32_s_fu_1278_a_28_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_28_ce0(grp_mmult_hw_float_32_s_fu_1278_a_28_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_28_q0(a_28_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_29_address0(grp_mmult_hw_float_32_s_fu_1278_a_29_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_29_ce0(grp_mmult_hw_float_32_s_fu_1278_a_29_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_29_q0(a_29_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_30_address0(grp_mmult_hw_float_32_s_fu_1278_a_30_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_30_ce0(grp_mmult_hw_float_32_s_fu_1278_a_30_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_30_q0(a_30_q0);
    grp_mmult_hw_float_32_s_fu_1278->a_31_address0(grp_mmult_hw_float_32_s_fu_1278_a_31_address0);
    grp_mmult_hw_float_32_s_fu_1278->a_31_ce0(grp_mmult_hw_float_32_s_fu_1278_a_31_ce0);
    grp_mmult_hw_float_32_s_fu_1278->a_31_q0(a_31_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_0_address0(grp_mmult_hw_float_32_s_fu_1278_b_0_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_0_ce0(grp_mmult_hw_float_32_s_fu_1278_b_0_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_0_q0(b_0_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_1_address0(grp_mmult_hw_float_32_s_fu_1278_b_1_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_1_ce0(grp_mmult_hw_float_32_s_fu_1278_b_1_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_1_q0(b_1_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_2_address0(grp_mmult_hw_float_32_s_fu_1278_b_2_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_2_ce0(grp_mmult_hw_float_32_s_fu_1278_b_2_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_2_q0(b_2_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_3_address0(grp_mmult_hw_float_32_s_fu_1278_b_3_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_3_ce0(grp_mmult_hw_float_32_s_fu_1278_b_3_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_3_q0(b_3_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_4_address0(grp_mmult_hw_float_32_s_fu_1278_b_4_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_4_ce0(grp_mmult_hw_float_32_s_fu_1278_b_4_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_4_q0(b_4_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_5_address0(grp_mmult_hw_float_32_s_fu_1278_b_5_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_5_ce0(grp_mmult_hw_float_32_s_fu_1278_b_5_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_5_q0(b_5_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_6_address0(grp_mmult_hw_float_32_s_fu_1278_b_6_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_6_ce0(grp_mmult_hw_float_32_s_fu_1278_b_6_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_6_q0(b_6_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_7_address0(grp_mmult_hw_float_32_s_fu_1278_b_7_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_7_ce0(grp_mmult_hw_float_32_s_fu_1278_b_7_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_7_q0(b_7_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_8_address0(grp_mmult_hw_float_32_s_fu_1278_b_8_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_8_ce0(grp_mmult_hw_float_32_s_fu_1278_b_8_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_8_q0(b_8_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_9_address0(grp_mmult_hw_float_32_s_fu_1278_b_9_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_9_ce0(grp_mmult_hw_float_32_s_fu_1278_b_9_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_9_q0(b_9_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_10_address0(grp_mmult_hw_float_32_s_fu_1278_b_10_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_10_ce0(grp_mmult_hw_float_32_s_fu_1278_b_10_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_10_q0(b_10_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_11_address0(grp_mmult_hw_float_32_s_fu_1278_b_11_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_11_ce0(grp_mmult_hw_float_32_s_fu_1278_b_11_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_11_q0(b_11_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_12_address0(grp_mmult_hw_float_32_s_fu_1278_b_12_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_12_ce0(grp_mmult_hw_float_32_s_fu_1278_b_12_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_12_q0(b_12_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_13_address0(grp_mmult_hw_float_32_s_fu_1278_b_13_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_13_ce0(grp_mmult_hw_float_32_s_fu_1278_b_13_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_13_q0(b_13_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_14_address0(grp_mmult_hw_float_32_s_fu_1278_b_14_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_14_ce0(grp_mmult_hw_float_32_s_fu_1278_b_14_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_14_q0(b_14_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_15_address0(grp_mmult_hw_float_32_s_fu_1278_b_15_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_15_ce0(grp_mmult_hw_float_32_s_fu_1278_b_15_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_15_q0(b_15_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_16_address0(grp_mmult_hw_float_32_s_fu_1278_b_16_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_16_ce0(grp_mmult_hw_float_32_s_fu_1278_b_16_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_16_q0(b_16_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_17_address0(grp_mmult_hw_float_32_s_fu_1278_b_17_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_17_ce0(grp_mmult_hw_float_32_s_fu_1278_b_17_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_17_q0(b_17_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_18_address0(grp_mmult_hw_float_32_s_fu_1278_b_18_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_18_ce0(grp_mmult_hw_float_32_s_fu_1278_b_18_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_18_q0(b_18_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_19_address0(grp_mmult_hw_float_32_s_fu_1278_b_19_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_19_ce0(grp_mmult_hw_float_32_s_fu_1278_b_19_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_19_q0(b_19_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_20_address0(grp_mmult_hw_float_32_s_fu_1278_b_20_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_20_ce0(grp_mmult_hw_float_32_s_fu_1278_b_20_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_20_q0(b_20_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_21_address0(grp_mmult_hw_float_32_s_fu_1278_b_21_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_21_ce0(grp_mmult_hw_float_32_s_fu_1278_b_21_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_21_q0(b_21_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_22_address0(grp_mmult_hw_float_32_s_fu_1278_b_22_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_22_ce0(grp_mmult_hw_float_32_s_fu_1278_b_22_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_22_q0(b_22_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_23_address0(grp_mmult_hw_float_32_s_fu_1278_b_23_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_23_ce0(grp_mmult_hw_float_32_s_fu_1278_b_23_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_23_q0(b_23_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_24_address0(grp_mmult_hw_float_32_s_fu_1278_b_24_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_24_ce0(grp_mmult_hw_float_32_s_fu_1278_b_24_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_24_q0(b_24_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_25_address0(grp_mmult_hw_float_32_s_fu_1278_b_25_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_25_ce0(grp_mmult_hw_float_32_s_fu_1278_b_25_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_25_q0(b_25_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_26_address0(grp_mmult_hw_float_32_s_fu_1278_b_26_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_26_ce0(grp_mmult_hw_float_32_s_fu_1278_b_26_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_26_q0(b_26_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_27_address0(grp_mmult_hw_float_32_s_fu_1278_b_27_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_27_ce0(grp_mmult_hw_float_32_s_fu_1278_b_27_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_27_q0(b_27_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_28_address0(grp_mmult_hw_float_32_s_fu_1278_b_28_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_28_ce0(grp_mmult_hw_float_32_s_fu_1278_b_28_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_28_q0(b_28_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_29_address0(grp_mmult_hw_float_32_s_fu_1278_b_29_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_29_ce0(grp_mmult_hw_float_32_s_fu_1278_b_29_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_29_q0(b_29_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_30_address0(grp_mmult_hw_float_32_s_fu_1278_b_30_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_30_ce0(grp_mmult_hw_float_32_s_fu_1278_b_30_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_30_q0(b_30_q0);
    grp_mmult_hw_float_32_s_fu_1278->b_31_address0(grp_mmult_hw_float_32_s_fu_1278_b_31_address0);
    grp_mmult_hw_float_32_s_fu_1278->b_31_ce0(grp_mmult_hw_float_32_s_fu_1278_b_31_ce0);
    grp_mmult_hw_float_32_s_fu_1278->b_31_q0(b_31_q0);
    grp_mmult_hw_float_32_s_fu_1278->out_r_address0(grp_mmult_hw_float_32_s_fu_1278_out_r_address0);
    grp_mmult_hw_float_32_s_fu_1278->out_r_ce0(grp_mmult_hw_float_32_s_fu_1278_out_r_ce0);
    grp_mmult_hw_float_32_s_fu_1278->out_r_we0(grp_mmult_hw_float_32_s_fu_1278_out_r_we0);
    grp_mmult_hw_float_32_s_fu_1278->out_r_d0(grp_mmult_hw_float_32_s_fu_1278_out_r_d0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_INPUT_STREAM_TDATA_blk_n);
    sensitive << ( INPUT_STREAM_data_V_0_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );

    SC_METHOD(thread_INPUT_STREAM_TREADY);
    sensitive << ( INPUT_STREAM_dest_V_0_state );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_ack_in);
    sensitive << ( INPUT_STREAM_data_V_0_state );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_ack_out);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_data_out);
    sensitive << ( INPUT_STREAM_data_V_0_payload_A );
    sensitive << ( INPUT_STREAM_data_V_0_payload_B );
    sensitive << ( INPUT_STREAM_data_V_0_sel );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_load_A);
    sensitive << ( INPUT_STREAM_data_V_0_sel_wr );
    sensitive << ( INPUT_STREAM_data_V_0_state_cmp_full );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_load_B);
    sensitive << ( INPUT_STREAM_data_V_0_sel_wr );
    sensitive << ( INPUT_STREAM_data_V_0_state_cmp_full );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_sel);
    sensitive << ( INPUT_STREAM_data_V_0_sel_rd );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_state_cmp_full);
    sensitive << ( INPUT_STREAM_data_V_0_state );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_vld_in);
    sensitive << ( INPUT_STREAM_TVALID );

    SC_METHOD(thread_INPUT_STREAM_data_V_0_vld_out);
    sensitive << ( INPUT_STREAM_data_V_0_state );

    SC_METHOD(thread_INPUT_STREAM_dest_V_0_ack_out);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );

    SC_METHOD(thread_INPUT_STREAM_dest_V_0_vld_in);
    sensitive << ( INPUT_STREAM_TVALID );

    SC_METHOD(thread_OUTPUT_STREAM_TDATA);
    sensitive << ( OUTPUT_STREAM_data_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TDATA_blk_n);
    sensitive << ( OUTPUT_STREAM_data_V_1_state );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_TDEST);
    sensitive << ( OUTPUT_STREAM_dest_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TID);
    sensitive << ( OUTPUT_STREAM_id_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TKEEP);
    sensitive << ( OUTPUT_STREAM_keep_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TLAST);
    sensitive << ( OUTPUT_STREAM_last_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TSTRB);
    sensitive << ( OUTPUT_STREAM_strb_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TUSER);
    sensitive << ( OUTPUT_STREAM_user_V_1_data_out );

    SC_METHOD(thread_OUTPUT_STREAM_TVALID);
    sensitive << ( OUTPUT_STREAM_dest_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_data_V_1_payload_A );
    sensitive << ( OUTPUT_STREAM_data_V_1_payload_B );
    sensitive << ( OUTPUT_STREAM_data_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_load_A);
    sensitive << ( OUTPUT_STREAM_data_V_1_sel_wr );
    sensitive << ( OUTPUT_STREAM_data_V_1_state_cmp_full );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_load_B);
    sensitive << ( OUTPUT_STREAM_data_V_1_sel_wr );
    sensitive << ( OUTPUT_STREAM_data_V_1_state_cmp_full );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_sel);
    sensitive << ( OUTPUT_STREAM_data_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_state_cmp_full);
    sensitive << ( OUTPUT_STREAM_data_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_data_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_data_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_dest_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_dest_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_sel);
    sensitive << ( OUTPUT_STREAM_dest_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_dest_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_dest_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_id_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_id_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_sel);
    sensitive << ( OUTPUT_STREAM_id_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_id_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_id_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_keep_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_keep_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_sel);
    sensitive << ( OUTPUT_STREAM_keep_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_keep_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_keep_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_last_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_last_V_1_payload_A );
    sensitive << ( OUTPUT_STREAM_last_V_1_payload_B );
    sensitive << ( OUTPUT_STREAM_last_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_load_A);
    sensitive << ( OUTPUT_STREAM_last_V_1_sel_wr );
    sensitive << ( OUTPUT_STREAM_last_V_1_state_cmp_full );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_load_B);
    sensitive << ( OUTPUT_STREAM_last_V_1_sel_wr );
    sensitive << ( OUTPUT_STREAM_last_V_1_state_cmp_full );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_sel);
    sensitive << ( OUTPUT_STREAM_last_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_state_cmp_full);
    sensitive << ( OUTPUT_STREAM_last_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_last_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_last_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_strb_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_strb_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_sel);
    sensitive << ( OUTPUT_STREAM_strb_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_strb_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_strb_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_ack_in);
    sensitive << ( OUTPUT_STREAM_user_V_1_state );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_ack_out);
    sensitive << ( OUTPUT_STREAM_TREADY );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_data_out);
    sensitive << ( OUTPUT_STREAM_user_V_1_sel );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_sel);
    sensitive << ( OUTPUT_STREAM_user_V_1_sel_rd );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_vld_in);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );

    SC_METHOD(thread_OUTPUT_STREAM_user_V_1_vld_out);
    sensitive << ( OUTPUT_STREAM_user_V_1_state );

    SC_METHOD(thread_a_0_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_0_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_0_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_0_ce0 );

    SC_METHOD(thread_a_0_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_10_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_10_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_10_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_10_ce0 );

    SC_METHOD(thread_a_10_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_11_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_11_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_11_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_11_ce0 );

    SC_METHOD(thread_a_11_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_12_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_12_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_12_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_12_ce0 );

    SC_METHOD(thread_a_12_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_13_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_13_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_13_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_13_ce0 );

    SC_METHOD(thread_a_13_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_14_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_14_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_14_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_14_ce0 );

    SC_METHOD(thread_a_14_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_15_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_15_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_15_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_15_ce0 );

    SC_METHOD(thread_a_15_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_16_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_16_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_16_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_16_ce0 );

    SC_METHOD(thread_a_16_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_17_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_17_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_17_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_17_ce0 );

    SC_METHOD(thread_a_17_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_18_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_18_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_18_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_18_ce0 );

    SC_METHOD(thread_a_18_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_19_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_19_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_19_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_19_ce0 );

    SC_METHOD(thread_a_19_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_1_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_1_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_1_ce0 );

    SC_METHOD(thread_a_1_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_20_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_20_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_20_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_20_ce0 );

    SC_METHOD(thread_a_20_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_21_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_21_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_21_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_21_ce0 );

    SC_METHOD(thread_a_21_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_22_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_22_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_22_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_22_ce0 );

    SC_METHOD(thread_a_22_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_23_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_23_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_23_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_23_ce0 );

    SC_METHOD(thread_a_23_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_24_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_24_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_24_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_24_ce0 );

    SC_METHOD(thread_a_24_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_25_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_25_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_25_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_25_ce0 );

    SC_METHOD(thread_a_25_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_26_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_26_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_26_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_26_ce0 );

    SC_METHOD(thread_a_26_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_27_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_27_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_27_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_27_ce0 );

    SC_METHOD(thread_a_27_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_28_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_28_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_28_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_28_ce0 );

    SC_METHOD(thread_a_28_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_29_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_29_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_29_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_29_ce0 );

    SC_METHOD(thread_a_29_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_2_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_2_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_2_ce0 );

    SC_METHOD(thread_a_2_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_30_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_30_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_30_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_30_ce0 );

    SC_METHOD(thread_a_30_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_31_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_31_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_31_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_31_ce0 );

    SC_METHOD(thread_a_31_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_3_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_3_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_3_ce0 );

    SC_METHOD(thread_a_3_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_4_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_4_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_4_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_4_ce0 );

    SC_METHOD(thread_a_4_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_5_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_5_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_5_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_5_ce0 );

    SC_METHOD(thread_a_5_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_6_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_6_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_6_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_6_ce0 );

    SC_METHOD(thread_a_6_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_7_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_7_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_7_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_7_ce0 );

    SC_METHOD(thread_a_7_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_8_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_8_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_8_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_8_ce0 );

    SC_METHOD(thread_a_8_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_a_9_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_9_address0 );
    sensitive << ( i_0_i_cast8_mid2_fu_1401_p1 );

    SC_METHOD(thread_a_9_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_a_9_ce0 );

    SC_METHOD(thread_a_9_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( tmp_1_reg_1714 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_condition_2362);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_keep_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_strb_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_user_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_last_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_id_V_1_ack_in );
    sensitive << ( OUTPUT_STREAM_dest_V_1_ack_in );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_condition_2362 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_condition_2362 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_b_0_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_0_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_0_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_0_ce0 );

    SC_METHOD(thread_b_0_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_10_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_10_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_10_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_10_ce0 );

    SC_METHOD(thread_b_10_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_11_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_11_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_11_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_11_ce0 );

    SC_METHOD(thread_b_11_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_12_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_12_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_12_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_12_ce0 );

    SC_METHOD(thread_b_12_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_13_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_13_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_13_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_13_ce0 );

    SC_METHOD(thread_b_13_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_14_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_14_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_14_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_14_ce0 );

    SC_METHOD(thread_b_14_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_15_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_15_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_15_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_15_ce0 );

    SC_METHOD(thread_b_15_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_16_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_16_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_16_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_16_ce0 );

    SC_METHOD(thread_b_16_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_17_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_17_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_17_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_17_ce0 );

    SC_METHOD(thread_b_17_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_18_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_18_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_18_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_18_ce0 );

    SC_METHOD(thread_b_18_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_19_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_19_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_19_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_19_ce0 );

    SC_METHOD(thread_b_19_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_1_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_1_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_1_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_1_ce0 );

    SC_METHOD(thread_b_1_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_20_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_20_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_20_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_20_ce0 );

    SC_METHOD(thread_b_20_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_21_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_21_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_21_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_21_ce0 );

    SC_METHOD(thread_b_21_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_22_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_22_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_22_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_22_ce0 );

    SC_METHOD(thread_b_22_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_23_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_23_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_23_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_23_ce0 );

    SC_METHOD(thread_b_23_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_24_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_24_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_24_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_24_ce0 );

    SC_METHOD(thread_b_24_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_25_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_25_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_25_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_25_ce0 );

    SC_METHOD(thread_b_25_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_26_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_26_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_26_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_26_ce0 );

    SC_METHOD(thread_b_26_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_27_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_27_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_27_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_27_ce0 );

    SC_METHOD(thread_b_27_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_28_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_28_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_28_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_28_ce0 );

    SC_METHOD(thread_b_28_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_29_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_29_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_29_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_29_ce0 );

    SC_METHOD(thread_b_29_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_2_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_2_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_2_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_2_ce0 );

    SC_METHOD(thread_b_2_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_30_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_30_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_30_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_30_ce0 );

    SC_METHOD(thread_b_30_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_31_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_31_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_31_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_31_ce0 );

    SC_METHOD(thread_b_31_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_3_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_3_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_3_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_3_ce0 );

    SC_METHOD(thread_b_3_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_4_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_4_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_4_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_4_ce0 );

    SC_METHOD(thread_b_4_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_5_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_5_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_5_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_5_ce0 );

    SC_METHOD(thread_b_5_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_6_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_6_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_6_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_6_ce0 );

    SC_METHOD(thread_b_6_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_7_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_7_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_7_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_7_ce0 );

    SC_METHOD(thread_b_7_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_8_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_8_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_8_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_8_ce0 );

    SC_METHOD(thread_b_8_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_b_9_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_9_address0 );
    sensitive << ( j2_0_i_cast5_fu_1522_p1 );

    SC_METHOD(thread_b_9_ce0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_b_9_ce0 );

    SC_METHOD(thread_b_9_we0);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( tmp_2_reg_1742 );

    SC_METHOD(thread_exitcond2_i_fu_1490_p2);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( j2_0_i_reg_1234 );
    sensitive << ( exitcond_flatten1_fu_1472_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond4_i_fu_1369_p2);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( j_0_i_reg_1201 );
    sensitive << ( exitcond_flatten_fu_1351_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten1_fu_1472_p2);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( indvar_flatten1_reg_1212 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond_flatten2_fu_1593_p2);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );
    sensitive << ( indvar_flatten2_reg_1245 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_1351_p2);
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( indvar_flatten_reg_1179 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_i_fu_1611_p2);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );
    sensitive << ( j5_0_i_reg_1267 );
    sensitive << ( exitcond_flatten2_fu_1593_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_grp_mmult_hw_float_32_s_fu_1278_ap_start);
    sensitive << ( ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start );

    SC_METHOD(thread_i1_0_i_phi_fu_1227_p4);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( i1_0_i_reg_1223 );
    sensitive << ( i1_0_i_t_mid2_v_reg_1737 );

    SC_METHOD(thread_i1_0_i_t_mid2_v_fu_1504_p3);
    sensitive << ( i1_0_i_phi_fu_1227_p4 );
    sensitive << ( exitcond2_i_fu_1490_p2 );
    sensitive << ( i_1_fu_1484_p2 );

    SC_METHOD(thread_i4_0_i_cast4_mid2_v_fu_1625_p3);
    sensitive << ( i4_0_i_phi_fu_1260_p4 );
    sensitive << ( exitcond_i_fu_1611_p2 );
    sensitive << ( i_2_fu_1605_p2 );

    SC_METHOD(thread_i4_0_i_phi_fu_1260_p4);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( i4_0_i_reg_1256 );
    sensitive << ( i4_0_i_cast4_mid2_v_reg_1760 );

    SC_METHOD(thread_i_0_i_cast8_mid2_fu_1401_p1);
    sensitive << ( i_0_i_cast8_mid2_v_reg_1708 );

    SC_METHOD(thread_i_0_i_cast8_mid2_v_fu_1383_p3);
    sensitive << ( i_0_i_phi_fu_1194_p4 );
    sensitive << ( exitcond4_i_fu_1369_p2 );
    sensitive << ( i_fu_1363_p2 );

    SC_METHOD(thread_i_0_i_phi_fu_1194_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( i_0_i_reg_1190 );
    sensitive << ( i_0_i_cast8_mid2_v_reg_1708 );

    SC_METHOD(thread_i_1_fu_1484_p2);
    sensitive << ( i1_0_i_phi_fu_1227_p4 );

    SC_METHOD(thread_i_2_fu_1605_p2);
    sensitive << ( i4_0_i_phi_fu_1260_p4 );

    SC_METHOD(thread_i_fu_1363_p2);
    sensitive << ( i_0_i_phi_fu_1194_p4 );

    SC_METHOD(thread_indvar_flatten_next1_fu_1599_p2);
    sensitive << ( indvar_flatten2_reg_1245 );

    SC_METHOD(thread_indvar_flatten_next2_fu_1478_p2);
    sensitive << ( indvar_flatten1_reg_1212 );

    SC_METHOD(thread_indvar_flatten_next_fu_1357_p2);
    sensitive << ( indvar_flatten_reg_1179 );

    SC_METHOD(thread_j2_0_i_cast5_fu_1522_p1);
    sensitive << ( j2_0_i_mid2_reg_1732 );

    SC_METHOD(thread_j2_0_i_mid2_fu_1496_p3);
    sensitive << ( j2_0_i_reg_1234 );
    sensitive << ( exitcond2_i_fu_1490_p2 );

    SC_METHOD(thread_j5_0_i_cast1_cast_fu_1661_p1);
    sensitive << ( j5_0_i_mid2_fu_1617_p3 );

    SC_METHOD(thread_j5_0_i_cast2_fu_1657_p1);
    sensitive << ( j5_0_i_mid2_fu_1617_p3 );

    SC_METHOD(thread_j5_0_i_mid2_fu_1617_p3);
    sensitive << ( j5_0_i_reg_1267 );
    sensitive << ( exitcond_i_fu_1611_p2 );

    SC_METHOD(thread_j_0_i_mid2_fu_1375_p3);
    sensitive << ( j_0_i_reg_1201 );
    sensitive << ( exitcond4_i_fu_1369_p2 );

    SC_METHOD(thread_j_1_fu_1516_p2);
    sensitive << ( j2_0_i_mid2_fu_1496_p3 );

    SC_METHOD(thread_j_2_fu_1688_p2);
    sensitive << ( j5_0_i_mid2_fu_1617_p3 );

    SC_METHOD(thread_j_fu_1395_p2);
    sensitive << ( j_0_i_mid2_fu_1375_p3 );

    SC_METHOD(thread_k_fu_1676_p2);
    sensitive << ( tmp_7_mid2_fu_1649_p3 );
    sensitive << ( j5_0_i_cast2_fu_1657_p1 );

    SC_METHOD(thread_last_assign_fu_1682_p2);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );
    sensitive << ( exitcond_flatten2_fu_1593_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( k_fu_1676_p2 );

    SC_METHOD(thread_out_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_out_r_address0 );
    sensitive << ( tmp_36_cast_fu_1671_p1 );

    SC_METHOD(thread_out_ce0);
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_out_r_ce0 );

    SC_METHOD(thread_out_we0);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_out_r_we0 );

    SC_METHOD(thread_ret_1_fu_1557_p1);
    sensitive << ( INPUT_STREAM_data_V_0_data_out );

    SC_METHOD(thread_ret_fu_1436_p1);
    sensitive << ( INPUT_STREAM_data_V_0_data_out );

    SC_METHOD(thread_tmp_1_fu_1391_p1);
    sensitive << ( j_0_i_mid2_fu_1375_p3 );

    SC_METHOD(thread_tmp_2_fu_1512_p1);
    sensitive << ( i1_0_i_t_mid2_v_fu_1504_p3 );

    SC_METHOD(thread_tmp_34_cast_fu_1641_p1);
    sensitive << ( tmp_fu_1633_p3 );

    SC_METHOD(thread_tmp_34_fu_1665_p2);
    sensitive << ( tmp_34_cast_fu_1641_p1 );
    sensitive << ( j5_0_i_cast1_cast_fu_1661_p1 );

    SC_METHOD(thread_tmp_36_cast_fu_1671_p1);
    sensitive << ( tmp_34_fu_1665_p2 );

    SC_METHOD(thread_tmp_3_fu_1645_p1);
    sensitive << ( i4_0_i_cast4_mid2_v_fu_1625_p3 );

    SC_METHOD(thread_tmp_7_mid2_fu_1649_p3);
    sensitive << ( tmp_3_fu_1645_p1 );

    SC_METHOD(thread_tmp_fu_1633_p3);
    sensitive << ( i4_0_i_cast4_mid2_v_fu_1625_p3 );

    SC_METHOD(thread_val_assign_fu_1694_p1);
    sensitive << ( out_q0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( INPUT_STREAM_data_V_0_vld_out );
    sensitive << ( OUTPUT_STREAM_data_V_1_ack_in );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten_reg_1699 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_flatten1_reg_1723 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_flatten2_reg_1751 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 );
    sensitive << ( exitcond_flatten_fu_1351_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( exitcond_flatten1_fu_1472_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( exitcond_flatten2_fu_1593_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( grp_mmult_hw_float_32_s_fu_1278_ap_done );
    sensitive << ( ap_condition_2362 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "00000001";
    INPUT_STREAM_data_V_0_sel_rd = SC_LOGIC_0;
    INPUT_STREAM_data_V_0_sel_wr = SC_LOGIC_0;
    INPUT_STREAM_data_V_0_state = "00";
    INPUT_STREAM_dest_V_0_state = "00";
    OUTPUT_STREAM_data_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_data_V_1_sel_wr = SC_LOGIC_0;
    OUTPUT_STREAM_data_V_1_state = "00";
    OUTPUT_STREAM_keep_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_keep_V_1_state = "00";
    OUTPUT_STREAM_strb_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_strb_V_1_state = "00";
    OUTPUT_STREAM_user_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_user_V_1_state = "00";
    OUTPUT_STREAM_last_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_last_V_1_sel_wr = SC_LOGIC_0;
    OUTPUT_STREAM_last_V_1_state = "00";
    OUTPUT_STREAM_id_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_id_V_1_state = "00";
    OUTPUT_STREAM_dest_V_1_sel_rd = SC_LOGIC_0;
    OUTPUT_STREAM_dest_V_1_state = "00";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "HLS_accel_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, INPUT_STREAM_TDATA, "(port)INPUT_STREAM_TDATA");
    sc_trace(mVcdFile, INPUT_STREAM_TVALID, "(port)INPUT_STREAM_TVALID");
    sc_trace(mVcdFile, INPUT_STREAM_TREADY, "(port)INPUT_STREAM_TREADY");
    sc_trace(mVcdFile, INPUT_STREAM_TKEEP, "(port)INPUT_STREAM_TKEEP");
    sc_trace(mVcdFile, INPUT_STREAM_TSTRB, "(port)INPUT_STREAM_TSTRB");
    sc_trace(mVcdFile, INPUT_STREAM_TUSER, "(port)INPUT_STREAM_TUSER");
    sc_trace(mVcdFile, INPUT_STREAM_TLAST, "(port)INPUT_STREAM_TLAST");
    sc_trace(mVcdFile, INPUT_STREAM_TID, "(port)INPUT_STREAM_TID");
    sc_trace(mVcdFile, INPUT_STREAM_TDEST, "(port)INPUT_STREAM_TDEST");
    sc_trace(mVcdFile, OUTPUT_STREAM_TDATA, "(port)OUTPUT_STREAM_TDATA");
    sc_trace(mVcdFile, OUTPUT_STREAM_TVALID, "(port)OUTPUT_STREAM_TVALID");
    sc_trace(mVcdFile, OUTPUT_STREAM_TREADY, "(port)OUTPUT_STREAM_TREADY");
    sc_trace(mVcdFile, OUTPUT_STREAM_TKEEP, "(port)OUTPUT_STREAM_TKEEP");
    sc_trace(mVcdFile, OUTPUT_STREAM_TSTRB, "(port)OUTPUT_STREAM_TSTRB");
    sc_trace(mVcdFile, OUTPUT_STREAM_TUSER, "(port)OUTPUT_STREAM_TUSER");
    sc_trace(mVcdFile, OUTPUT_STREAM_TLAST, "(port)OUTPUT_STREAM_TLAST");
    sc_trace(mVcdFile, OUTPUT_STREAM_TID, "(port)OUTPUT_STREAM_TID");
    sc_trace(mVcdFile, OUTPUT_STREAM_TDEST, "(port)OUTPUT_STREAM_TDEST");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWVALID, "(port)s_axi_CONTROL_BUS_AWVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWREADY, "(port)s_axi_CONTROL_BUS_AWREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWADDR, "(port)s_axi_CONTROL_BUS_AWADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WVALID, "(port)s_axi_CONTROL_BUS_WVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WREADY, "(port)s_axi_CONTROL_BUS_WREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WDATA, "(port)s_axi_CONTROL_BUS_WDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WSTRB, "(port)s_axi_CONTROL_BUS_WSTRB");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARVALID, "(port)s_axi_CONTROL_BUS_ARVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARREADY, "(port)s_axi_CONTROL_BUS_ARREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARADDR, "(port)s_axi_CONTROL_BUS_ARADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RVALID, "(port)s_axi_CONTROL_BUS_RVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RREADY, "(port)s_axi_CONTROL_BUS_RREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RDATA, "(port)s_axi_CONTROL_BUS_RDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RRESP, "(port)s_axi_CONTROL_BUS_RRESP");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BVALID, "(port)s_axi_CONTROL_BUS_BVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BREADY, "(port)s_axi_CONTROL_BUS_BREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BRESP, "(port)s_axi_CONTROL_BUS_BRESP");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_data_out, "INPUT_STREAM_data_V_0_data_out");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_vld_in, "INPUT_STREAM_data_V_0_vld_in");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_vld_out, "INPUT_STREAM_data_V_0_vld_out");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_ack_in, "INPUT_STREAM_data_V_0_ack_in");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_ack_out, "INPUT_STREAM_data_V_0_ack_out");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_payload_A, "INPUT_STREAM_data_V_0_payload_A");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_payload_B, "INPUT_STREAM_data_V_0_payload_B");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_sel_rd, "INPUT_STREAM_data_V_0_sel_rd");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_sel_wr, "INPUT_STREAM_data_V_0_sel_wr");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_sel, "INPUT_STREAM_data_V_0_sel");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_load_A, "INPUT_STREAM_data_V_0_load_A");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_load_B, "INPUT_STREAM_data_V_0_load_B");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_state, "INPUT_STREAM_data_V_0_state");
    sc_trace(mVcdFile, INPUT_STREAM_data_V_0_state_cmp_full, "INPUT_STREAM_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, INPUT_STREAM_dest_V_0_vld_in, "INPUT_STREAM_dest_V_0_vld_in");
    sc_trace(mVcdFile, INPUT_STREAM_dest_V_0_ack_out, "INPUT_STREAM_dest_V_0_ack_out");
    sc_trace(mVcdFile, INPUT_STREAM_dest_V_0_state, "INPUT_STREAM_dest_V_0_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_data_out, "OUTPUT_STREAM_data_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_vld_in, "OUTPUT_STREAM_data_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_vld_out, "OUTPUT_STREAM_data_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_ack_in, "OUTPUT_STREAM_data_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_ack_out, "OUTPUT_STREAM_data_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_payload_A, "OUTPUT_STREAM_data_V_1_payload_A");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_payload_B, "OUTPUT_STREAM_data_V_1_payload_B");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_sel_rd, "OUTPUT_STREAM_data_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_sel_wr, "OUTPUT_STREAM_data_V_1_sel_wr");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_sel, "OUTPUT_STREAM_data_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_load_A, "OUTPUT_STREAM_data_V_1_load_A");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_load_B, "OUTPUT_STREAM_data_V_1_load_B");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_state, "OUTPUT_STREAM_data_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_data_V_1_state_cmp_full, "OUTPUT_STREAM_data_V_1_state_cmp_full");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_data_out, "OUTPUT_STREAM_keep_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_vld_in, "OUTPUT_STREAM_keep_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_vld_out, "OUTPUT_STREAM_keep_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_ack_in, "OUTPUT_STREAM_keep_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_ack_out, "OUTPUT_STREAM_keep_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_sel_rd, "OUTPUT_STREAM_keep_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_sel, "OUTPUT_STREAM_keep_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_keep_V_1_state, "OUTPUT_STREAM_keep_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_data_out, "OUTPUT_STREAM_strb_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_vld_in, "OUTPUT_STREAM_strb_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_vld_out, "OUTPUT_STREAM_strb_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_ack_in, "OUTPUT_STREAM_strb_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_ack_out, "OUTPUT_STREAM_strb_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_sel_rd, "OUTPUT_STREAM_strb_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_sel, "OUTPUT_STREAM_strb_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_strb_V_1_state, "OUTPUT_STREAM_strb_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_data_out, "OUTPUT_STREAM_user_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_vld_in, "OUTPUT_STREAM_user_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_vld_out, "OUTPUT_STREAM_user_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_ack_in, "OUTPUT_STREAM_user_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_ack_out, "OUTPUT_STREAM_user_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_sel_rd, "OUTPUT_STREAM_user_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_sel, "OUTPUT_STREAM_user_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_user_V_1_state, "OUTPUT_STREAM_user_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_data_out, "OUTPUT_STREAM_last_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_vld_in, "OUTPUT_STREAM_last_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_vld_out, "OUTPUT_STREAM_last_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_ack_in, "OUTPUT_STREAM_last_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_ack_out, "OUTPUT_STREAM_last_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_payload_A, "OUTPUT_STREAM_last_V_1_payload_A");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_payload_B, "OUTPUT_STREAM_last_V_1_payload_B");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_sel_rd, "OUTPUT_STREAM_last_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_sel_wr, "OUTPUT_STREAM_last_V_1_sel_wr");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_sel, "OUTPUT_STREAM_last_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_load_A, "OUTPUT_STREAM_last_V_1_load_A");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_load_B, "OUTPUT_STREAM_last_V_1_load_B");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_state, "OUTPUT_STREAM_last_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_last_V_1_state_cmp_full, "OUTPUT_STREAM_last_V_1_state_cmp_full");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_data_out, "OUTPUT_STREAM_id_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_vld_in, "OUTPUT_STREAM_id_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_vld_out, "OUTPUT_STREAM_id_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_ack_in, "OUTPUT_STREAM_id_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_ack_out, "OUTPUT_STREAM_id_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_sel_rd, "OUTPUT_STREAM_id_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_sel, "OUTPUT_STREAM_id_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_id_V_1_state, "OUTPUT_STREAM_id_V_1_state");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_data_out, "OUTPUT_STREAM_dest_V_1_data_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_vld_in, "OUTPUT_STREAM_dest_V_1_vld_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_vld_out, "OUTPUT_STREAM_dest_V_1_vld_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_ack_in, "OUTPUT_STREAM_dest_V_1_ack_in");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_ack_out, "OUTPUT_STREAM_dest_V_1_ack_out");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_sel_rd, "OUTPUT_STREAM_dest_V_1_sel_rd");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_sel, "OUTPUT_STREAM_dest_V_1_sel");
    sc_trace(mVcdFile, OUTPUT_STREAM_dest_V_1_state, "OUTPUT_STREAM_dest_V_1_state");
    sc_trace(mVcdFile, INPUT_STREAM_TDATA_blk_n, "INPUT_STREAM_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, exitcond_flatten_reg_1699, "exitcond_flatten_reg_1699");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1723, "exitcond_flatten1_reg_1723");
    sc_trace(mVcdFile, OUTPUT_STREAM_TDATA_blk_n, "OUTPUT_STREAM_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, exitcond_flatten2_reg_1751, "exitcond_flatten2_reg_1751");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751, "ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751");
    sc_trace(mVcdFile, indvar_flatten_reg_1179, "indvar_flatten_reg_1179");
    sc_trace(mVcdFile, i_0_i_reg_1190, "i_0_i_reg_1190");
    sc_trace(mVcdFile, j_0_i_reg_1201, "j_0_i_reg_1201");
    sc_trace(mVcdFile, indvar_flatten1_reg_1212, "indvar_flatten1_reg_1212");
    sc_trace(mVcdFile, i1_0_i_reg_1223, "i1_0_i_reg_1223");
    sc_trace(mVcdFile, j2_0_i_reg_1234, "j2_0_i_reg_1234");
    sc_trace(mVcdFile, indvar_flatten2_reg_1245, "indvar_flatten2_reg_1245");
    sc_trace(mVcdFile, i4_0_i_reg_1256, "i4_0_i_reg_1256");
    sc_trace(mVcdFile, j5_0_i_reg_1267, "j5_0_i_reg_1267");
    sc_trace(mVcdFile, exitcond_flatten_fu_1351_p2, "exitcond_flatten_fu_1351_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_1357_p2, "indvar_flatten_next_fu_1357_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, i_0_i_cast8_mid2_v_fu_1383_p3, "i_0_i_cast8_mid2_v_fu_1383_p3");
    sc_trace(mVcdFile, i_0_i_cast8_mid2_v_reg_1708, "i_0_i_cast8_mid2_v_reg_1708");
    sc_trace(mVcdFile, tmp_1_fu_1391_p1, "tmp_1_fu_1391_p1");
    sc_trace(mVcdFile, tmp_1_reg_1714, "tmp_1_reg_1714");
    sc_trace(mVcdFile, j_fu_1395_p2, "j_fu_1395_p2");
    sc_trace(mVcdFile, exitcond_flatten1_fu_1472_p2, "exitcond_flatten1_fu_1472_p2");
    sc_trace(mVcdFile, indvar_flatten_next2_fu_1478_p2, "indvar_flatten_next2_fu_1478_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, j2_0_i_mid2_fu_1496_p3, "j2_0_i_mid2_fu_1496_p3");
    sc_trace(mVcdFile, j2_0_i_mid2_reg_1732, "j2_0_i_mid2_reg_1732");
    sc_trace(mVcdFile, i1_0_i_t_mid2_v_fu_1504_p3, "i1_0_i_t_mid2_v_fu_1504_p3");
    sc_trace(mVcdFile, i1_0_i_t_mid2_v_reg_1737, "i1_0_i_t_mid2_v_reg_1737");
    sc_trace(mVcdFile, tmp_2_fu_1512_p1, "tmp_2_fu_1512_p1");
    sc_trace(mVcdFile, tmp_2_reg_1742, "tmp_2_reg_1742");
    sc_trace(mVcdFile, j_1_fu_1516_p2, "j_1_fu_1516_p2");
    sc_trace(mVcdFile, exitcond_flatten2_fu_1593_p2, "exitcond_flatten2_fu_1593_p2");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_1599_p2, "indvar_flatten_next1_fu_1599_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, i4_0_i_cast4_mid2_v_fu_1625_p3, "i4_0_i_cast4_mid2_v_fu_1625_p3");
    sc_trace(mVcdFile, i4_0_i_cast4_mid2_v_reg_1760, "i4_0_i_cast4_mid2_v_reg_1760");
    sc_trace(mVcdFile, last_assign_fu_1682_p2, "last_assign_fu_1682_p2");
    sc_trace(mVcdFile, last_assign_reg_1770, "last_assign_reg_1770");
    sc_trace(mVcdFile, j_2_fu_1688_p2, "j_2_fu_1688_p2");
    sc_trace(mVcdFile, val_assign_fu_1694_p1, "val_assign_fu_1694_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_ap_done, "grp_mmult_hw_float_32_s_fu_1278_ap_done");
    sc_trace(mVcdFile, a_0_address0, "a_0_address0");
    sc_trace(mVcdFile, a_0_ce0, "a_0_ce0");
    sc_trace(mVcdFile, a_0_we0, "a_0_we0");
    sc_trace(mVcdFile, a_0_q0, "a_0_q0");
    sc_trace(mVcdFile, a_1_address0, "a_1_address0");
    sc_trace(mVcdFile, a_1_ce0, "a_1_ce0");
    sc_trace(mVcdFile, a_1_we0, "a_1_we0");
    sc_trace(mVcdFile, a_1_q0, "a_1_q0");
    sc_trace(mVcdFile, a_2_address0, "a_2_address0");
    sc_trace(mVcdFile, a_2_ce0, "a_2_ce0");
    sc_trace(mVcdFile, a_2_we0, "a_2_we0");
    sc_trace(mVcdFile, a_2_q0, "a_2_q0");
    sc_trace(mVcdFile, a_3_address0, "a_3_address0");
    sc_trace(mVcdFile, a_3_ce0, "a_3_ce0");
    sc_trace(mVcdFile, a_3_we0, "a_3_we0");
    sc_trace(mVcdFile, a_3_q0, "a_3_q0");
    sc_trace(mVcdFile, a_4_address0, "a_4_address0");
    sc_trace(mVcdFile, a_4_ce0, "a_4_ce0");
    sc_trace(mVcdFile, a_4_we0, "a_4_we0");
    sc_trace(mVcdFile, a_4_q0, "a_4_q0");
    sc_trace(mVcdFile, a_5_address0, "a_5_address0");
    sc_trace(mVcdFile, a_5_ce0, "a_5_ce0");
    sc_trace(mVcdFile, a_5_we0, "a_5_we0");
    sc_trace(mVcdFile, a_5_q0, "a_5_q0");
    sc_trace(mVcdFile, a_6_address0, "a_6_address0");
    sc_trace(mVcdFile, a_6_ce0, "a_6_ce0");
    sc_trace(mVcdFile, a_6_we0, "a_6_we0");
    sc_trace(mVcdFile, a_6_q0, "a_6_q0");
    sc_trace(mVcdFile, a_7_address0, "a_7_address0");
    sc_trace(mVcdFile, a_7_ce0, "a_7_ce0");
    sc_trace(mVcdFile, a_7_we0, "a_7_we0");
    sc_trace(mVcdFile, a_7_q0, "a_7_q0");
    sc_trace(mVcdFile, a_8_address0, "a_8_address0");
    sc_trace(mVcdFile, a_8_ce0, "a_8_ce0");
    sc_trace(mVcdFile, a_8_we0, "a_8_we0");
    sc_trace(mVcdFile, a_8_q0, "a_8_q0");
    sc_trace(mVcdFile, a_9_address0, "a_9_address0");
    sc_trace(mVcdFile, a_9_ce0, "a_9_ce0");
    sc_trace(mVcdFile, a_9_we0, "a_9_we0");
    sc_trace(mVcdFile, a_9_q0, "a_9_q0");
    sc_trace(mVcdFile, a_10_address0, "a_10_address0");
    sc_trace(mVcdFile, a_10_ce0, "a_10_ce0");
    sc_trace(mVcdFile, a_10_we0, "a_10_we0");
    sc_trace(mVcdFile, a_10_q0, "a_10_q0");
    sc_trace(mVcdFile, a_11_address0, "a_11_address0");
    sc_trace(mVcdFile, a_11_ce0, "a_11_ce0");
    sc_trace(mVcdFile, a_11_we0, "a_11_we0");
    sc_trace(mVcdFile, a_11_q0, "a_11_q0");
    sc_trace(mVcdFile, a_12_address0, "a_12_address0");
    sc_trace(mVcdFile, a_12_ce0, "a_12_ce0");
    sc_trace(mVcdFile, a_12_we0, "a_12_we0");
    sc_trace(mVcdFile, a_12_q0, "a_12_q0");
    sc_trace(mVcdFile, a_13_address0, "a_13_address0");
    sc_trace(mVcdFile, a_13_ce0, "a_13_ce0");
    sc_trace(mVcdFile, a_13_we0, "a_13_we0");
    sc_trace(mVcdFile, a_13_q0, "a_13_q0");
    sc_trace(mVcdFile, a_14_address0, "a_14_address0");
    sc_trace(mVcdFile, a_14_ce0, "a_14_ce0");
    sc_trace(mVcdFile, a_14_we0, "a_14_we0");
    sc_trace(mVcdFile, a_14_q0, "a_14_q0");
    sc_trace(mVcdFile, a_15_address0, "a_15_address0");
    sc_trace(mVcdFile, a_15_ce0, "a_15_ce0");
    sc_trace(mVcdFile, a_15_we0, "a_15_we0");
    sc_trace(mVcdFile, a_15_q0, "a_15_q0");
    sc_trace(mVcdFile, a_16_address0, "a_16_address0");
    sc_trace(mVcdFile, a_16_ce0, "a_16_ce0");
    sc_trace(mVcdFile, a_16_we0, "a_16_we0");
    sc_trace(mVcdFile, a_16_q0, "a_16_q0");
    sc_trace(mVcdFile, a_17_address0, "a_17_address0");
    sc_trace(mVcdFile, a_17_ce0, "a_17_ce0");
    sc_trace(mVcdFile, a_17_we0, "a_17_we0");
    sc_trace(mVcdFile, a_17_q0, "a_17_q0");
    sc_trace(mVcdFile, a_18_address0, "a_18_address0");
    sc_trace(mVcdFile, a_18_ce0, "a_18_ce0");
    sc_trace(mVcdFile, a_18_we0, "a_18_we0");
    sc_trace(mVcdFile, a_18_q0, "a_18_q0");
    sc_trace(mVcdFile, a_19_address0, "a_19_address0");
    sc_trace(mVcdFile, a_19_ce0, "a_19_ce0");
    sc_trace(mVcdFile, a_19_we0, "a_19_we0");
    sc_trace(mVcdFile, a_19_q0, "a_19_q0");
    sc_trace(mVcdFile, a_20_address0, "a_20_address0");
    sc_trace(mVcdFile, a_20_ce0, "a_20_ce0");
    sc_trace(mVcdFile, a_20_we0, "a_20_we0");
    sc_trace(mVcdFile, a_20_q0, "a_20_q0");
    sc_trace(mVcdFile, a_21_address0, "a_21_address0");
    sc_trace(mVcdFile, a_21_ce0, "a_21_ce0");
    sc_trace(mVcdFile, a_21_we0, "a_21_we0");
    sc_trace(mVcdFile, a_21_q0, "a_21_q0");
    sc_trace(mVcdFile, a_22_address0, "a_22_address0");
    sc_trace(mVcdFile, a_22_ce0, "a_22_ce0");
    sc_trace(mVcdFile, a_22_we0, "a_22_we0");
    sc_trace(mVcdFile, a_22_q0, "a_22_q0");
    sc_trace(mVcdFile, a_23_address0, "a_23_address0");
    sc_trace(mVcdFile, a_23_ce0, "a_23_ce0");
    sc_trace(mVcdFile, a_23_we0, "a_23_we0");
    sc_trace(mVcdFile, a_23_q0, "a_23_q0");
    sc_trace(mVcdFile, a_24_address0, "a_24_address0");
    sc_trace(mVcdFile, a_24_ce0, "a_24_ce0");
    sc_trace(mVcdFile, a_24_we0, "a_24_we0");
    sc_trace(mVcdFile, a_24_q0, "a_24_q0");
    sc_trace(mVcdFile, a_25_address0, "a_25_address0");
    sc_trace(mVcdFile, a_25_ce0, "a_25_ce0");
    sc_trace(mVcdFile, a_25_we0, "a_25_we0");
    sc_trace(mVcdFile, a_25_q0, "a_25_q0");
    sc_trace(mVcdFile, a_26_address0, "a_26_address0");
    sc_trace(mVcdFile, a_26_ce0, "a_26_ce0");
    sc_trace(mVcdFile, a_26_we0, "a_26_we0");
    sc_trace(mVcdFile, a_26_q0, "a_26_q0");
    sc_trace(mVcdFile, a_27_address0, "a_27_address0");
    sc_trace(mVcdFile, a_27_ce0, "a_27_ce0");
    sc_trace(mVcdFile, a_27_we0, "a_27_we0");
    sc_trace(mVcdFile, a_27_q0, "a_27_q0");
    sc_trace(mVcdFile, a_28_address0, "a_28_address0");
    sc_trace(mVcdFile, a_28_ce0, "a_28_ce0");
    sc_trace(mVcdFile, a_28_we0, "a_28_we0");
    sc_trace(mVcdFile, a_28_q0, "a_28_q0");
    sc_trace(mVcdFile, a_29_address0, "a_29_address0");
    sc_trace(mVcdFile, a_29_ce0, "a_29_ce0");
    sc_trace(mVcdFile, a_29_we0, "a_29_we0");
    sc_trace(mVcdFile, a_29_q0, "a_29_q0");
    sc_trace(mVcdFile, a_30_address0, "a_30_address0");
    sc_trace(mVcdFile, a_30_ce0, "a_30_ce0");
    sc_trace(mVcdFile, a_30_we0, "a_30_we0");
    sc_trace(mVcdFile, a_30_q0, "a_30_q0");
    sc_trace(mVcdFile, a_31_address0, "a_31_address0");
    sc_trace(mVcdFile, a_31_ce0, "a_31_ce0");
    sc_trace(mVcdFile, a_31_we0, "a_31_we0");
    sc_trace(mVcdFile, a_31_q0, "a_31_q0");
    sc_trace(mVcdFile, b_0_address0, "b_0_address0");
    sc_trace(mVcdFile, b_0_ce0, "b_0_ce0");
    sc_trace(mVcdFile, b_0_we0, "b_0_we0");
    sc_trace(mVcdFile, b_0_q0, "b_0_q0");
    sc_trace(mVcdFile, b_1_address0, "b_1_address0");
    sc_trace(mVcdFile, b_1_ce0, "b_1_ce0");
    sc_trace(mVcdFile, b_1_we0, "b_1_we0");
    sc_trace(mVcdFile, b_1_q0, "b_1_q0");
    sc_trace(mVcdFile, b_2_address0, "b_2_address0");
    sc_trace(mVcdFile, b_2_ce0, "b_2_ce0");
    sc_trace(mVcdFile, b_2_we0, "b_2_we0");
    sc_trace(mVcdFile, b_2_q0, "b_2_q0");
    sc_trace(mVcdFile, b_3_address0, "b_3_address0");
    sc_trace(mVcdFile, b_3_ce0, "b_3_ce0");
    sc_trace(mVcdFile, b_3_we0, "b_3_we0");
    sc_trace(mVcdFile, b_3_q0, "b_3_q0");
    sc_trace(mVcdFile, b_4_address0, "b_4_address0");
    sc_trace(mVcdFile, b_4_ce0, "b_4_ce0");
    sc_trace(mVcdFile, b_4_we0, "b_4_we0");
    sc_trace(mVcdFile, b_4_q0, "b_4_q0");
    sc_trace(mVcdFile, b_5_address0, "b_5_address0");
    sc_trace(mVcdFile, b_5_ce0, "b_5_ce0");
    sc_trace(mVcdFile, b_5_we0, "b_5_we0");
    sc_trace(mVcdFile, b_5_q0, "b_5_q0");
    sc_trace(mVcdFile, b_6_address0, "b_6_address0");
    sc_trace(mVcdFile, b_6_ce0, "b_6_ce0");
    sc_trace(mVcdFile, b_6_we0, "b_6_we0");
    sc_trace(mVcdFile, b_6_q0, "b_6_q0");
    sc_trace(mVcdFile, b_7_address0, "b_7_address0");
    sc_trace(mVcdFile, b_7_ce0, "b_7_ce0");
    sc_trace(mVcdFile, b_7_we0, "b_7_we0");
    sc_trace(mVcdFile, b_7_q0, "b_7_q0");
    sc_trace(mVcdFile, b_8_address0, "b_8_address0");
    sc_trace(mVcdFile, b_8_ce0, "b_8_ce0");
    sc_trace(mVcdFile, b_8_we0, "b_8_we0");
    sc_trace(mVcdFile, b_8_q0, "b_8_q0");
    sc_trace(mVcdFile, b_9_address0, "b_9_address0");
    sc_trace(mVcdFile, b_9_ce0, "b_9_ce0");
    sc_trace(mVcdFile, b_9_we0, "b_9_we0");
    sc_trace(mVcdFile, b_9_q0, "b_9_q0");
    sc_trace(mVcdFile, b_10_address0, "b_10_address0");
    sc_trace(mVcdFile, b_10_ce0, "b_10_ce0");
    sc_trace(mVcdFile, b_10_we0, "b_10_we0");
    sc_trace(mVcdFile, b_10_q0, "b_10_q0");
    sc_trace(mVcdFile, b_11_address0, "b_11_address0");
    sc_trace(mVcdFile, b_11_ce0, "b_11_ce0");
    sc_trace(mVcdFile, b_11_we0, "b_11_we0");
    sc_trace(mVcdFile, b_11_q0, "b_11_q0");
    sc_trace(mVcdFile, b_12_address0, "b_12_address0");
    sc_trace(mVcdFile, b_12_ce0, "b_12_ce0");
    sc_trace(mVcdFile, b_12_we0, "b_12_we0");
    sc_trace(mVcdFile, b_12_q0, "b_12_q0");
    sc_trace(mVcdFile, b_13_address0, "b_13_address0");
    sc_trace(mVcdFile, b_13_ce0, "b_13_ce0");
    sc_trace(mVcdFile, b_13_we0, "b_13_we0");
    sc_trace(mVcdFile, b_13_q0, "b_13_q0");
    sc_trace(mVcdFile, b_14_address0, "b_14_address0");
    sc_trace(mVcdFile, b_14_ce0, "b_14_ce0");
    sc_trace(mVcdFile, b_14_we0, "b_14_we0");
    sc_trace(mVcdFile, b_14_q0, "b_14_q0");
    sc_trace(mVcdFile, b_15_address0, "b_15_address0");
    sc_trace(mVcdFile, b_15_ce0, "b_15_ce0");
    sc_trace(mVcdFile, b_15_we0, "b_15_we0");
    sc_trace(mVcdFile, b_15_q0, "b_15_q0");
    sc_trace(mVcdFile, b_16_address0, "b_16_address0");
    sc_trace(mVcdFile, b_16_ce0, "b_16_ce0");
    sc_trace(mVcdFile, b_16_we0, "b_16_we0");
    sc_trace(mVcdFile, b_16_q0, "b_16_q0");
    sc_trace(mVcdFile, b_17_address0, "b_17_address0");
    sc_trace(mVcdFile, b_17_ce0, "b_17_ce0");
    sc_trace(mVcdFile, b_17_we0, "b_17_we0");
    sc_trace(mVcdFile, b_17_q0, "b_17_q0");
    sc_trace(mVcdFile, b_18_address0, "b_18_address0");
    sc_trace(mVcdFile, b_18_ce0, "b_18_ce0");
    sc_trace(mVcdFile, b_18_we0, "b_18_we0");
    sc_trace(mVcdFile, b_18_q0, "b_18_q0");
    sc_trace(mVcdFile, b_19_address0, "b_19_address0");
    sc_trace(mVcdFile, b_19_ce0, "b_19_ce0");
    sc_trace(mVcdFile, b_19_we0, "b_19_we0");
    sc_trace(mVcdFile, b_19_q0, "b_19_q0");
    sc_trace(mVcdFile, b_20_address0, "b_20_address0");
    sc_trace(mVcdFile, b_20_ce0, "b_20_ce0");
    sc_trace(mVcdFile, b_20_we0, "b_20_we0");
    sc_trace(mVcdFile, b_20_q0, "b_20_q0");
    sc_trace(mVcdFile, b_21_address0, "b_21_address0");
    sc_trace(mVcdFile, b_21_ce0, "b_21_ce0");
    sc_trace(mVcdFile, b_21_we0, "b_21_we0");
    sc_trace(mVcdFile, b_21_q0, "b_21_q0");
    sc_trace(mVcdFile, b_22_address0, "b_22_address0");
    sc_trace(mVcdFile, b_22_ce0, "b_22_ce0");
    sc_trace(mVcdFile, b_22_we0, "b_22_we0");
    sc_trace(mVcdFile, b_22_q0, "b_22_q0");
    sc_trace(mVcdFile, b_23_address0, "b_23_address0");
    sc_trace(mVcdFile, b_23_ce0, "b_23_ce0");
    sc_trace(mVcdFile, b_23_we0, "b_23_we0");
    sc_trace(mVcdFile, b_23_q0, "b_23_q0");
    sc_trace(mVcdFile, b_24_address0, "b_24_address0");
    sc_trace(mVcdFile, b_24_ce0, "b_24_ce0");
    sc_trace(mVcdFile, b_24_we0, "b_24_we0");
    sc_trace(mVcdFile, b_24_q0, "b_24_q0");
    sc_trace(mVcdFile, b_25_address0, "b_25_address0");
    sc_trace(mVcdFile, b_25_ce0, "b_25_ce0");
    sc_trace(mVcdFile, b_25_we0, "b_25_we0");
    sc_trace(mVcdFile, b_25_q0, "b_25_q0");
    sc_trace(mVcdFile, b_26_address0, "b_26_address0");
    sc_trace(mVcdFile, b_26_ce0, "b_26_ce0");
    sc_trace(mVcdFile, b_26_we0, "b_26_we0");
    sc_trace(mVcdFile, b_26_q0, "b_26_q0");
    sc_trace(mVcdFile, b_27_address0, "b_27_address0");
    sc_trace(mVcdFile, b_27_ce0, "b_27_ce0");
    sc_trace(mVcdFile, b_27_we0, "b_27_we0");
    sc_trace(mVcdFile, b_27_q0, "b_27_q0");
    sc_trace(mVcdFile, b_28_address0, "b_28_address0");
    sc_trace(mVcdFile, b_28_ce0, "b_28_ce0");
    sc_trace(mVcdFile, b_28_we0, "b_28_we0");
    sc_trace(mVcdFile, b_28_q0, "b_28_q0");
    sc_trace(mVcdFile, b_29_address0, "b_29_address0");
    sc_trace(mVcdFile, b_29_ce0, "b_29_ce0");
    sc_trace(mVcdFile, b_29_we0, "b_29_we0");
    sc_trace(mVcdFile, b_29_q0, "b_29_q0");
    sc_trace(mVcdFile, b_30_address0, "b_30_address0");
    sc_trace(mVcdFile, b_30_ce0, "b_30_ce0");
    sc_trace(mVcdFile, b_30_we0, "b_30_we0");
    sc_trace(mVcdFile, b_30_q0, "b_30_q0");
    sc_trace(mVcdFile, b_31_address0, "b_31_address0");
    sc_trace(mVcdFile, b_31_ce0, "b_31_ce0");
    sc_trace(mVcdFile, b_31_we0, "b_31_we0");
    sc_trace(mVcdFile, b_31_q0, "b_31_q0");
    sc_trace(mVcdFile, out_address0, "out_address0");
    sc_trace(mVcdFile, out_ce0, "out_ce0");
    sc_trace(mVcdFile, out_we0, "out_we0");
    sc_trace(mVcdFile, out_q0, "out_q0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_ap_start, "grp_mmult_hw_float_32_s_fu_1278_ap_start");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_ap_idle, "grp_mmult_hw_float_32_s_fu_1278_ap_idle");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_ap_ready, "grp_mmult_hw_float_32_s_fu_1278_ap_ready");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_0_address0, "grp_mmult_hw_float_32_s_fu_1278_a_0_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_0_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_0_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_1_address0, "grp_mmult_hw_float_32_s_fu_1278_a_1_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_1_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_1_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_2_address0, "grp_mmult_hw_float_32_s_fu_1278_a_2_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_2_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_2_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_3_address0, "grp_mmult_hw_float_32_s_fu_1278_a_3_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_3_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_3_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_4_address0, "grp_mmult_hw_float_32_s_fu_1278_a_4_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_4_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_4_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_5_address0, "grp_mmult_hw_float_32_s_fu_1278_a_5_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_5_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_5_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_6_address0, "grp_mmult_hw_float_32_s_fu_1278_a_6_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_6_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_6_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_7_address0, "grp_mmult_hw_float_32_s_fu_1278_a_7_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_7_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_7_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_8_address0, "grp_mmult_hw_float_32_s_fu_1278_a_8_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_8_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_8_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_9_address0, "grp_mmult_hw_float_32_s_fu_1278_a_9_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_9_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_9_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_10_address0, "grp_mmult_hw_float_32_s_fu_1278_a_10_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_10_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_10_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_11_address0, "grp_mmult_hw_float_32_s_fu_1278_a_11_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_11_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_11_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_12_address0, "grp_mmult_hw_float_32_s_fu_1278_a_12_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_12_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_12_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_13_address0, "grp_mmult_hw_float_32_s_fu_1278_a_13_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_13_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_13_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_14_address0, "grp_mmult_hw_float_32_s_fu_1278_a_14_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_14_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_14_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_15_address0, "grp_mmult_hw_float_32_s_fu_1278_a_15_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_15_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_15_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_16_address0, "grp_mmult_hw_float_32_s_fu_1278_a_16_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_16_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_16_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_17_address0, "grp_mmult_hw_float_32_s_fu_1278_a_17_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_17_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_17_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_18_address0, "grp_mmult_hw_float_32_s_fu_1278_a_18_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_18_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_18_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_19_address0, "grp_mmult_hw_float_32_s_fu_1278_a_19_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_19_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_19_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_20_address0, "grp_mmult_hw_float_32_s_fu_1278_a_20_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_20_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_20_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_21_address0, "grp_mmult_hw_float_32_s_fu_1278_a_21_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_21_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_21_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_22_address0, "grp_mmult_hw_float_32_s_fu_1278_a_22_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_22_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_22_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_23_address0, "grp_mmult_hw_float_32_s_fu_1278_a_23_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_23_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_23_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_24_address0, "grp_mmult_hw_float_32_s_fu_1278_a_24_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_24_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_24_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_25_address0, "grp_mmult_hw_float_32_s_fu_1278_a_25_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_25_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_25_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_26_address0, "grp_mmult_hw_float_32_s_fu_1278_a_26_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_26_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_26_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_27_address0, "grp_mmult_hw_float_32_s_fu_1278_a_27_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_27_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_27_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_28_address0, "grp_mmult_hw_float_32_s_fu_1278_a_28_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_28_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_28_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_29_address0, "grp_mmult_hw_float_32_s_fu_1278_a_29_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_29_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_29_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_30_address0, "grp_mmult_hw_float_32_s_fu_1278_a_30_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_30_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_30_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_31_address0, "grp_mmult_hw_float_32_s_fu_1278_a_31_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_a_31_ce0, "grp_mmult_hw_float_32_s_fu_1278_a_31_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_0_address0, "grp_mmult_hw_float_32_s_fu_1278_b_0_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_0_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_0_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_1_address0, "grp_mmult_hw_float_32_s_fu_1278_b_1_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_1_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_1_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_2_address0, "grp_mmult_hw_float_32_s_fu_1278_b_2_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_2_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_2_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_3_address0, "grp_mmult_hw_float_32_s_fu_1278_b_3_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_3_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_3_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_4_address0, "grp_mmult_hw_float_32_s_fu_1278_b_4_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_4_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_4_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_5_address0, "grp_mmult_hw_float_32_s_fu_1278_b_5_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_5_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_5_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_6_address0, "grp_mmult_hw_float_32_s_fu_1278_b_6_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_6_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_6_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_7_address0, "grp_mmult_hw_float_32_s_fu_1278_b_7_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_7_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_7_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_8_address0, "grp_mmult_hw_float_32_s_fu_1278_b_8_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_8_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_8_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_9_address0, "grp_mmult_hw_float_32_s_fu_1278_b_9_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_9_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_9_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_10_address0, "grp_mmult_hw_float_32_s_fu_1278_b_10_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_10_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_10_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_11_address0, "grp_mmult_hw_float_32_s_fu_1278_b_11_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_11_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_11_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_12_address0, "grp_mmult_hw_float_32_s_fu_1278_b_12_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_12_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_12_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_13_address0, "grp_mmult_hw_float_32_s_fu_1278_b_13_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_13_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_13_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_14_address0, "grp_mmult_hw_float_32_s_fu_1278_b_14_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_14_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_14_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_15_address0, "grp_mmult_hw_float_32_s_fu_1278_b_15_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_15_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_15_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_16_address0, "grp_mmult_hw_float_32_s_fu_1278_b_16_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_16_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_16_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_17_address0, "grp_mmult_hw_float_32_s_fu_1278_b_17_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_17_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_17_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_18_address0, "grp_mmult_hw_float_32_s_fu_1278_b_18_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_18_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_18_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_19_address0, "grp_mmult_hw_float_32_s_fu_1278_b_19_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_19_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_19_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_20_address0, "grp_mmult_hw_float_32_s_fu_1278_b_20_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_20_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_20_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_21_address0, "grp_mmult_hw_float_32_s_fu_1278_b_21_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_21_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_21_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_22_address0, "grp_mmult_hw_float_32_s_fu_1278_b_22_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_22_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_22_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_23_address0, "grp_mmult_hw_float_32_s_fu_1278_b_23_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_23_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_23_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_24_address0, "grp_mmult_hw_float_32_s_fu_1278_b_24_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_24_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_24_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_25_address0, "grp_mmult_hw_float_32_s_fu_1278_b_25_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_25_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_25_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_26_address0, "grp_mmult_hw_float_32_s_fu_1278_b_26_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_26_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_26_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_27_address0, "grp_mmult_hw_float_32_s_fu_1278_b_27_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_27_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_27_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_28_address0, "grp_mmult_hw_float_32_s_fu_1278_b_28_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_28_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_28_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_29_address0, "grp_mmult_hw_float_32_s_fu_1278_b_29_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_29_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_29_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_30_address0, "grp_mmult_hw_float_32_s_fu_1278_b_30_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_30_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_30_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_31_address0, "grp_mmult_hw_float_32_s_fu_1278_b_31_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_b_31_ce0, "grp_mmult_hw_float_32_s_fu_1278_b_31_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_out_r_address0, "grp_mmult_hw_float_32_s_fu_1278_out_r_address0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_out_r_ce0, "grp_mmult_hw_float_32_s_fu_1278_out_r_ce0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_out_r_we0, "grp_mmult_hw_float_32_s_fu_1278_out_r_we0");
    sc_trace(mVcdFile, grp_mmult_hw_float_32_s_fu_1278_out_r_d0, "grp_mmult_hw_float_32_s_fu_1278_out_r_d0");
    sc_trace(mVcdFile, i_0_i_phi_fu_1194_p4, "i_0_i_phi_fu_1194_p4");
    sc_trace(mVcdFile, i1_0_i_phi_fu_1227_p4, "i1_0_i_phi_fu_1227_p4");
    sc_trace(mVcdFile, i4_0_i_phi_fu_1260_p4, "i4_0_i_phi_fu_1260_p4");
    sc_trace(mVcdFile, ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start, "ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, i_0_i_cast8_mid2_fu_1401_p1, "i_0_i_cast8_mid2_fu_1401_p1");
    sc_trace(mVcdFile, j2_0_i_cast5_fu_1522_p1, "j2_0_i_cast5_fu_1522_p1");
    sc_trace(mVcdFile, tmp_36_cast_fu_1671_p1, "tmp_36_cast_fu_1671_p1");
    sc_trace(mVcdFile, ret_fu_1436_p1, "ret_fu_1436_p1");
    sc_trace(mVcdFile, ret_1_fu_1557_p1, "ret_1_fu_1557_p1");
    sc_trace(mVcdFile, exitcond4_i_fu_1369_p2, "exitcond4_i_fu_1369_p2");
    sc_trace(mVcdFile, i_fu_1363_p2, "i_fu_1363_p2");
    sc_trace(mVcdFile, j_0_i_mid2_fu_1375_p3, "j_0_i_mid2_fu_1375_p3");
    sc_trace(mVcdFile, exitcond2_i_fu_1490_p2, "exitcond2_i_fu_1490_p2");
    sc_trace(mVcdFile, i_1_fu_1484_p2, "i_1_fu_1484_p2");
    sc_trace(mVcdFile, exitcond_i_fu_1611_p2, "exitcond_i_fu_1611_p2");
    sc_trace(mVcdFile, i_2_fu_1605_p2, "i_2_fu_1605_p2");
    sc_trace(mVcdFile, tmp_fu_1633_p3, "tmp_fu_1633_p3");
    sc_trace(mVcdFile, tmp_3_fu_1645_p1, "tmp_3_fu_1645_p1");
    sc_trace(mVcdFile, j5_0_i_mid2_fu_1617_p3, "j5_0_i_mid2_fu_1617_p3");
    sc_trace(mVcdFile, tmp_34_cast_fu_1641_p1, "tmp_34_cast_fu_1641_p1");
    sc_trace(mVcdFile, j5_0_i_cast1_cast_fu_1661_p1, "j5_0_i_cast1_cast_fu_1661_p1");
    sc_trace(mVcdFile, tmp_34_fu_1665_p2, "tmp_34_fu_1665_p2");
    sc_trace(mVcdFile, tmp_7_mid2_fu_1649_p3, "tmp_7_mid2_fu_1649_p3");
    sc_trace(mVcdFile, j5_0_i_cast2_fu_1657_p1, "j5_0_i_cast2_fu_1657_p1");
    sc_trace(mVcdFile, k_fu_1676_p2, "k_fu_1676_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_condition_2362, "ap_condition_2362");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("HLS_accel.hdltvin.dat");
    mHdltvoutHandle.open("HLS_accel.hdltvout.dat");
}

HLS_accel::~HLS_accel() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete HLS_accel_CONTROL_BUS_s_axi_U;
    delete a_0_U;
    delete a_1_U;
    delete a_2_U;
    delete a_3_U;
    delete a_4_U;
    delete a_5_U;
    delete a_6_U;
    delete a_7_U;
    delete a_8_U;
    delete a_9_U;
    delete a_10_U;
    delete a_11_U;
    delete a_12_U;
    delete a_13_U;
    delete a_14_U;
    delete a_15_U;
    delete a_16_U;
    delete a_17_U;
    delete a_18_U;
    delete a_19_U;
    delete a_20_U;
    delete a_21_U;
    delete a_22_U;
    delete a_23_U;
    delete a_24_U;
    delete a_25_U;
    delete a_26_U;
    delete a_27_U;
    delete a_28_U;
    delete a_29_U;
    delete a_30_U;
    delete a_31_U;
    delete b_0_U;
    delete b_1_U;
    delete b_2_U;
    delete b_3_U;
    delete b_4_U;
    delete b_5_U;
    delete b_6_U;
    delete b_7_U;
    delete b_8_U;
    delete b_9_U;
    delete b_10_U;
    delete b_11_U;
    delete b_12_U;
    delete b_13_U;
    delete b_14_U;
    delete b_15_U;
    delete b_16_U;
    delete b_17_U;
    delete b_18_U;
    delete b_19_U;
    delete b_20_U;
    delete b_21_U;
    delete b_22_U;
    delete b_23_U;
    delete b_24_U;
    delete b_25_U;
    delete b_26_U;
    delete b_27_U;
    delete b_28_U;
    delete b_29_U;
    delete b_30_U;
    delete b_31_U;
    delete out_U;
    delete grp_mmult_hw_float_32_s_fu_1278;
}

void HLS_accel::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void HLS_accel::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        INPUT_STREAM_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_vld_out.read()))) {
            INPUT_STREAM_data_V_0_sel_rd =  (sc_logic) (~INPUT_STREAM_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        INPUT_STREAM_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_ack_in.read()))) {
            INPUT_STREAM_data_V_0_sel_wr =  (sc_logic) (~INPUT_STREAM_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        INPUT_STREAM_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_2)))) {
            INPUT_STREAM_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_1)))) {
            INPUT_STREAM_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(INPUT_STREAM_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_ack_out.read()))))) {
            INPUT_STREAM_data_V_0_state = ap_const_lv2_3;
        } else {
            INPUT_STREAM_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        INPUT_STREAM_dest_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, INPUT_STREAM_dest_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, INPUT_STREAM_dest_V_0_state.read())))) {
            INPUT_STREAM_dest_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, INPUT_STREAM_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, INPUT_STREAM_dest_V_0_state.read())))) {
            INPUT_STREAM_dest_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, INPUT_STREAM_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, INPUT_STREAM_dest_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, INPUT_STREAM_dest_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, INPUT_STREAM_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_dest_V_0_ack_out.read()))))) {
            INPUT_STREAM_dest_V_0_state = ap_const_lv2_3;
        } else {
            INPUT_STREAM_dest_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_data_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_vld_out.read()))) {
            OUTPUT_STREAM_data_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_data_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_data_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_ack_in.read()))) {
            OUTPUT_STREAM_data_V_1_sel_wr =  (sc_logic) (~OUTPUT_STREAM_data_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_data_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_data_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_data_V_1_state.read())))) {
            OUTPUT_STREAM_data_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_data_V_1_state.read())))) {
            OUTPUT_STREAM_data_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_data_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_data_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_data_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_data_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_dest_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_vld_out.read()))) {
            OUTPUT_STREAM_dest_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_dest_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_dest_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_dest_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_dest_V_1_state.read())))) {
            OUTPUT_STREAM_dest_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_dest_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_dest_V_1_state.read())))) {
            OUTPUT_STREAM_dest_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_dest_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_dest_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_dest_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_dest_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_dest_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_dest_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_dest_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_id_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_vld_out.read()))) {
            OUTPUT_STREAM_id_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_id_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_id_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_id_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_id_V_1_state.read())))) {
            OUTPUT_STREAM_id_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_id_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_id_V_1_state.read())))) {
            OUTPUT_STREAM_id_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_id_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_id_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_id_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_id_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_id_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_id_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_id_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_keep_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_vld_out.read()))) {
            OUTPUT_STREAM_keep_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_keep_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_keep_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_keep_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_keep_V_1_state.read())))) {
            OUTPUT_STREAM_keep_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_keep_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_keep_V_1_state.read())))) {
            OUTPUT_STREAM_keep_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_keep_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_keep_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_keep_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_keep_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_keep_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_keep_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_keep_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_last_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_vld_out.read()))) {
            OUTPUT_STREAM_last_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_last_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_last_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_ack_in.read()))) {
            OUTPUT_STREAM_last_V_1_sel_wr =  (sc_logic) (~OUTPUT_STREAM_last_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_last_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_last_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_last_V_1_state.read())))) {
            OUTPUT_STREAM_last_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_last_V_1_state.read())))) {
            OUTPUT_STREAM_last_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_last_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_last_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_last_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_last_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_strb_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_vld_out.read()))) {
            OUTPUT_STREAM_strb_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_strb_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_strb_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_strb_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_strb_V_1_state.read())))) {
            OUTPUT_STREAM_strb_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_strb_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_strb_V_1_state.read())))) {
            OUTPUT_STREAM_strb_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_strb_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_strb_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_strb_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_strb_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_strb_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_strb_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_strb_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_user_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_vld_out.read()))) {
            OUTPUT_STREAM_user_V_1_sel_rd =  (sc_logic) (~OUTPUT_STREAM_user_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        OUTPUT_STREAM_user_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_user_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_user_V_1_state.read())))) {
            OUTPUT_STREAM_user_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_user_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_user_V_1_state.read())))) {
            OUTPUT_STREAM_user_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, OUTPUT_STREAM_user_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, OUTPUT_STREAM_user_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, OUTPUT_STREAM_user_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_user_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_user_V_1_ack_out.read()))))) {
            OUTPUT_STREAM_user_V_1_state = ap_const_lv2_3;
        } else {
            OUTPUT_STREAM_user_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
             !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                     !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) || 
                    (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
                     !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
             !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state4.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state4.read())) || 
                    (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
                     !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read())))) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
             !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
             !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                    !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
             !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                     !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read())) || 
                    (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
                     !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
                     !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read())))) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (!((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())))) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                    !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read()))) {
            ap_enable_reg_pp2_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state7.read()))) {
            ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_mmult_hw_float_32_s_fu_1278_ap_ready.read())) {
            ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state4.read()))) {
        i1_0_i_reg_1223 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        i1_0_i_reg_1223 = i1_0_i_t_mid2_v_reg_1737.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        i4_0_i_reg_1256 = i4_0_i_cast4_mid2_v_reg_1760.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read()))) {
        i4_0_i_reg_1256 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        i_0_i_reg_1190 = i_0_i_cast8_mid2_v_reg_1708.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        i_0_i_reg_1190 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state4.read()))) {
        indvar_flatten1_reg_1212 = ap_const_lv11_0;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
        indvar_flatten1_reg_1212 = indvar_flatten_next2_fu_1478_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
        indvar_flatten2_reg_1245 = indvar_flatten_next1_fu_1599_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read()))) {
        indvar_flatten2_reg_1245 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
        indvar_flatten_reg_1179 = indvar_flatten_next_fu_1357_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        indvar_flatten_reg_1179 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state4.read()))) {
        j2_0_i_reg_1234 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
        j2_0_i_reg_1234 = j_1_fu_1516_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
        j5_0_i_reg_1267 = j_2_fu_1688_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()) && 
                !esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read()))) {
        j5_0_i_reg_1267 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
        j_0_i_reg_1201 = j_fu_1395_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        j_0_i_reg_1201 = ap_const_lv6_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_load_A.read())) {
        INPUT_STREAM_data_V_0_payload_A = INPUT_STREAM_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_load_B.read())) {
        INPUT_STREAM_data_V_0_payload_B = INPUT_STREAM_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_load_A.read())) {
        OUTPUT_STREAM_data_V_1_payload_A = val_assign_fu_1694_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_load_B.read())) {
        OUTPUT_STREAM_data_V_1_payload_B = val_assign_fu_1694_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_load_A.read())) {
        OUTPUT_STREAM_last_V_1_payload_A = last_assign_reg_1770.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_load_B.read())) {
        OUTPUT_STREAM_last_V_1_payload_B = last_assign_reg_1770.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751 = exitcond_flatten2_reg_1751.read();
        exitcond_flatten2_reg_1751 = exitcond_flatten2_fu_1593_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        exitcond_flatten1_reg_1723 = exitcond_flatten1_fu_1472_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        exitcond_flatten_reg_1699 = exitcond_flatten_fu_1351_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
        i1_0_i_t_mid2_v_reg_1737 = i1_0_i_t_mid2_v_fu_1504_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
        i4_0_i_cast4_mid2_v_reg_1760 = i4_0_i_cast4_mid2_v_fu_1625_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
        i_0_i_cast8_mid2_v_reg_1708 = i_0_i_cast8_mid2_v_fu_1383_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
        j2_0_i_mid2_reg_1732 = j2_0_i_mid2_fu_1496_p3.read();
        tmp_2_reg_1742 = tmp_2_fu_1512_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()))) {
        last_assign_reg_1770 = last_assign_fu_1682_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
        tmp_1_reg_1714 = tmp_1_fu_1391_p1.read();
    }
}

void HLS_accel::thread_INPUT_STREAM_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read())) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read())))) {
        INPUT_STREAM_TDATA_blk_n =  (sc_logic) (INPUT_STREAM_data_V_0_state.read()[0]);
    } else {
        INPUT_STREAM_TDATA_blk_n = ap_const_logic_1;
    }
}

void HLS_accel::thread_INPUT_STREAM_TREADY() {
    INPUT_STREAM_TREADY =  (sc_logic) (INPUT_STREAM_dest_V_0_state.read()[1]);
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_ack_in() {
    INPUT_STREAM_data_V_0_ack_in =  (sc_logic) (INPUT_STREAM_data_V_0_state.read()[1]);
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0))))) {
        INPUT_STREAM_data_V_0_ack_out = ap_const_logic_1;
    } else {
        INPUT_STREAM_data_V_0_ack_out = ap_const_logic_0;
    }
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, INPUT_STREAM_data_V_0_sel.read())) {
        INPUT_STREAM_data_V_0_data_out = INPUT_STREAM_data_V_0_payload_B.read();
    } else {
        INPUT_STREAM_data_V_0_data_out = INPUT_STREAM_data_V_0_payload_A.read();
    }
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_load_A() {
    INPUT_STREAM_data_V_0_load_A = (INPUT_STREAM_data_V_0_state_cmp_full.read() & ~INPUT_STREAM_data_V_0_sel_wr.read());
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_load_B() {
    INPUT_STREAM_data_V_0_load_B = (INPUT_STREAM_data_V_0_sel_wr.read() & INPUT_STREAM_data_V_0_state_cmp_full.read());
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_sel() {
    INPUT_STREAM_data_V_0_sel = INPUT_STREAM_data_V_0_sel_rd.read();
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_state_cmp_full() {
    INPUT_STREAM_data_V_0_state_cmp_full =  (sc_logic) ((!INPUT_STREAM_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(INPUT_STREAM_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_vld_in() {
    INPUT_STREAM_data_V_0_vld_in = INPUT_STREAM_TVALID.read();
}

void HLS_accel::thread_INPUT_STREAM_data_V_0_vld_out() {
    INPUT_STREAM_data_V_0_vld_out =  (sc_logic) (INPUT_STREAM_data_V_0_state.read()[0]);
}

void HLS_accel::thread_INPUT_STREAM_dest_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0))))) {
        INPUT_STREAM_dest_V_0_ack_out = ap_const_logic_1;
    } else {
        INPUT_STREAM_dest_V_0_ack_out = ap_const_logic_0;
    }
}

void HLS_accel::thread_INPUT_STREAM_dest_V_0_vld_in() {
    INPUT_STREAM_dest_V_0_vld_in = INPUT_STREAM_TVALID.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TDATA() {
    OUTPUT_STREAM_TDATA = OUTPUT_STREAM_data_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read())))) {
        OUTPUT_STREAM_TDATA_blk_n =  (sc_logic) (OUTPUT_STREAM_data_V_1_state.read()[1]);
    } else {
        OUTPUT_STREAM_TDATA_blk_n = ap_const_logic_1;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_TDEST() {
    OUTPUT_STREAM_TDEST = OUTPUT_STREAM_dest_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TID() {
    OUTPUT_STREAM_TID = OUTPUT_STREAM_id_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TKEEP() {
    OUTPUT_STREAM_TKEEP = OUTPUT_STREAM_keep_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TLAST() {
    OUTPUT_STREAM_TLAST = OUTPUT_STREAM_last_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TSTRB() {
    OUTPUT_STREAM_TSTRB = OUTPUT_STREAM_strb_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TUSER() {
    OUTPUT_STREAM_TUSER = OUTPUT_STREAM_user_V_1_data_out.read();
}

void HLS_accel::thread_OUTPUT_STREAM_TVALID() {
    OUTPUT_STREAM_TVALID =  (sc_logic) (OUTPUT_STREAM_dest_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_ack_in() {
    OUTPUT_STREAM_data_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_data_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_ack_out() {
    OUTPUT_STREAM_data_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_data_V_1_sel.read())) {
        OUTPUT_STREAM_data_V_1_data_out = OUTPUT_STREAM_data_V_1_payload_B.read();
    } else {
        OUTPUT_STREAM_data_V_1_data_out = OUTPUT_STREAM_data_V_1_payload_A.read();
    }
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_load_A() {
    OUTPUT_STREAM_data_V_1_load_A = (OUTPUT_STREAM_data_V_1_state_cmp_full.read() & ~OUTPUT_STREAM_data_V_1_sel_wr.read());
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_load_B() {
    OUTPUT_STREAM_data_V_1_load_B = (OUTPUT_STREAM_data_V_1_sel_wr.read() & OUTPUT_STREAM_data_V_1_state_cmp_full.read());
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_sel() {
    OUTPUT_STREAM_data_V_1_sel = OUTPUT_STREAM_data_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_state_cmp_full() {
    OUTPUT_STREAM_data_V_1_state_cmp_full =  (sc_logic) ((!OUTPUT_STREAM_data_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(OUTPUT_STREAM_data_V_1_state.read() != ap_const_lv2_1))[0];
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_data_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_data_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_data_V_1_vld_out() {
    OUTPUT_STREAM_data_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_data_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_ack_in() {
    OUTPUT_STREAM_dest_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_dest_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_ack_out() {
    OUTPUT_STREAM_dest_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_data_out() {
    OUTPUT_STREAM_dest_V_1_data_out = ap_const_lv5_0;
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_sel() {
    OUTPUT_STREAM_dest_V_1_sel = OUTPUT_STREAM_dest_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_dest_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_dest_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_dest_V_1_vld_out() {
    OUTPUT_STREAM_dest_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_dest_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_ack_in() {
    OUTPUT_STREAM_id_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_id_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_ack_out() {
    OUTPUT_STREAM_id_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_data_out() {
    OUTPUT_STREAM_id_V_1_data_out = ap_const_lv5_0;
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_sel() {
    OUTPUT_STREAM_id_V_1_sel = OUTPUT_STREAM_id_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_id_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_id_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_id_V_1_vld_out() {
    OUTPUT_STREAM_id_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_id_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_ack_in() {
    OUTPUT_STREAM_keep_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_keep_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_ack_out() {
    OUTPUT_STREAM_keep_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_data_out() {
    OUTPUT_STREAM_keep_V_1_data_out = ap_const_lv4_F;
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_sel() {
    OUTPUT_STREAM_keep_V_1_sel = OUTPUT_STREAM_keep_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_keep_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_keep_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_keep_V_1_vld_out() {
    OUTPUT_STREAM_keep_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_keep_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_ack_in() {
    OUTPUT_STREAM_last_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_last_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_ack_out() {
    OUTPUT_STREAM_last_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, OUTPUT_STREAM_last_V_1_sel.read())) {
        OUTPUT_STREAM_last_V_1_data_out = OUTPUT_STREAM_last_V_1_payload_B.read();
    } else {
        OUTPUT_STREAM_last_V_1_data_out = OUTPUT_STREAM_last_V_1_payload_A.read();
    }
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_load_A() {
    OUTPUT_STREAM_last_V_1_load_A = (OUTPUT_STREAM_last_V_1_state_cmp_full.read() & ~OUTPUT_STREAM_last_V_1_sel_wr.read());
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_load_B() {
    OUTPUT_STREAM_last_V_1_load_B = (OUTPUT_STREAM_last_V_1_sel_wr.read() & OUTPUT_STREAM_last_V_1_state_cmp_full.read());
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_sel() {
    OUTPUT_STREAM_last_V_1_sel = OUTPUT_STREAM_last_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_state_cmp_full() {
    OUTPUT_STREAM_last_V_1_state_cmp_full =  (sc_logic) ((!OUTPUT_STREAM_last_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(OUTPUT_STREAM_last_V_1_state.read() != ap_const_lv2_1))[0];
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_last_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_last_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_last_V_1_vld_out() {
    OUTPUT_STREAM_last_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_last_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_ack_in() {
    OUTPUT_STREAM_strb_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_strb_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_ack_out() {
    OUTPUT_STREAM_strb_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_data_out() {
    OUTPUT_STREAM_strb_V_1_data_out = ap_const_lv4_F;
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_sel() {
    OUTPUT_STREAM_strb_V_1_sel = OUTPUT_STREAM_strb_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_strb_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_strb_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_strb_V_1_vld_out() {
    OUTPUT_STREAM_strb_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_strb_V_1_state.read()[0]);
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_ack_in() {
    OUTPUT_STREAM_user_V_1_ack_in =  (sc_logic) (OUTPUT_STREAM_user_V_1_state.read()[1]);
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_ack_out() {
    OUTPUT_STREAM_user_V_1_ack_out = OUTPUT_STREAM_TREADY.read();
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_data_out() {
    OUTPUT_STREAM_user_V_1_data_out = ap_const_lv4_0;
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_sel() {
    OUTPUT_STREAM_user_V_1_sel = OUTPUT_STREAM_user_V_1_sel_rd.read();
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))))) {
        OUTPUT_STREAM_user_V_1_vld_in = ap_const_logic_1;
    } else {
        OUTPUT_STREAM_user_V_1_vld_in = ap_const_logic_0;
    }
}

void HLS_accel::thread_OUTPUT_STREAM_user_V_1_vld_out() {
    OUTPUT_STREAM_user_V_1_vld_out =  (sc_logic) (OUTPUT_STREAM_user_V_1_state.read()[0]);
}

void HLS_accel::thread_a_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_0_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_0_address0 = grp_mmult_hw_float_32_s_fu_1278_a_0_address0.read();
    } else {
        a_0_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_0_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_0_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_0_ce0.read();
    } else {
        a_0_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_0_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_0)))) {
        a_0_we0 = ap_const_logic_1;
    } else {
        a_0_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_10_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_10_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_10_address0 = grp_mmult_hw_float_32_s_fu_1278_a_10_address0.read();
    } else {
        a_10_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_10_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_10_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_10_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_10_ce0.read();
    } else {
        a_10_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_10_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_A)))) {
        a_10_we0 = ap_const_logic_1;
    } else {
        a_10_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_11_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_11_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_11_address0 = grp_mmult_hw_float_32_s_fu_1278_a_11_address0.read();
    } else {
        a_11_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_11_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_11_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_11_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_11_ce0.read();
    } else {
        a_11_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_11_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_B)))) {
        a_11_we0 = ap_const_logic_1;
    } else {
        a_11_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_12_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_12_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_12_address0 = grp_mmult_hw_float_32_s_fu_1278_a_12_address0.read();
    } else {
        a_12_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_12_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_12_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_12_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_12_ce0.read();
    } else {
        a_12_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_12_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_C)))) {
        a_12_we0 = ap_const_logic_1;
    } else {
        a_12_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_13_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_13_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_13_address0 = grp_mmult_hw_float_32_s_fu_1278_a_13_address0.read();
    } else {
        a_13_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_13_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_13_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_13_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_13_ce0.read();
    } else {
        a_13_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_13_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_D)))) {
        a_13_we0 = ap_const_logic_1;
    } else {
        a_13_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_14_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_14_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_14_address0 = grp_mmult_hw_float_32_s_fu_1278_a_14_address0.read();
    } else {
        a_14_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_14_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_14_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_14_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_14_ce0.read();
    } else {
        a_14_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_14_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_E)))) {
        a_14_we0 = ap_const_logic_1;
    } else {
        a_14_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_15_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_15_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_15_address0 = grp_mmult_hw_float_32_s_fu_1278_a_15_address0.read();
    } else {
        a_15_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_15_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_15_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_15_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_15_ce0.read();
    } else {
        a_15_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_15_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_F)))) {
        a_15_we0 = ap_const_logic_1;
    } else {
        a_15_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_16_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_16_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_16_address0 = grp_mmult_hw_float_32_s_fu_1278_a_16_address0.read();
    } else {
        a_16_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_16_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_16_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_16_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_16_ce0.read();
    } else {
        a_16_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_16_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_10)))) {
        a_16_we0 = ap_const_logic_1;
    } else {
        a_16_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_17_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_17_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_17_address0 = grp_mmult_hw_float_32_s_fu_1278_a_17_address0.read();
    } else {
        a_17_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_17_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_17_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_17_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_17_ce0.read();
    } else {
        a_17_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_17_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_11)))) {
        a_17_we0 = ap_const_logic_1;
    } else {
        a_17_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_18_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_18_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_18_address0 = grp_mmult_hw_float_32_s_fu_1278_a_18_address0.read();
    } else {
        a_18_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_18_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_18_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_18_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_18_ce0.read();
    } else {
        a_18_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_18_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_12)))) {
        a_18_we0 = ap_const_logic_1;
    } else {
        a_18_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_19_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_19_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_19_address0 = grp_mmult_hw_float_32_s_fu_1278_a_19_address0.read();
    } else {
        a_19_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_19_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_19_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_19_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_19_ce0.read();
    } else {
        a_19_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_19_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_13)))) {
        a_19_we0 = ap_const_logic_1;
    } else {
        a_19_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_1_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_1_address0 = grp_mmult_hw_float_32_s_fu_1278_a_1_address0.read();
    } else {
        a_1_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_1_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_1_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_1_ce0.read();
    } else {
        a_1_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_1_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1)))) {
        a_1_we0 = ap_const_logic_1;
    } else {
        a_1_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_20_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_20_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_20_address0 = grp_mmult_hw_float_32_s_fu_1278_a_20_address0.read();
    } else {
        a_20_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_20_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_20_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_20_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_20_ce0.read();
    } else {
        a_20_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_20_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_14)))) {
        a_20_we0 = ap_const_logic_1;
    } else {
        a_20_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_21_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_21_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_21_address0 = grp_mmult_hw_float_32_s_fu_1278_a_21_address0.read();
    } else {
        a_21_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_21_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_21_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_21_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_21_ce0.read();
    } else {
        a_21_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_21_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_15)))) {
        a_21_we0 = ap_const_logic_1;
    } else {
        a_21_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_22_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_22_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_22_address0 = grp_mmult_hw_float_32_s_fu_1278_a_22_address0.read();
    } else {
        a_22_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_22_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_22_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_22_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_22_ce0.read();
    } else {
        a_22_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_22_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_16)))) {
        a_22_we0 = ap_const_logic_1;
    } else {
        a_22_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_23_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_23_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_23_address0 = grp_mmult_hw_float_32_s_fu_1278_a_23_address0.read();
    } else {
        a_23_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_23_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_23_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_23_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_23_ce0.read();
    } else {
        a_23_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_23_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_17)))) {
        a_23_we0 = ap_const_logic_1;
    } else {
        a_23_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_24_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_24_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_24_address0 = grp_mmult_hw_float_32_s_fu_1278_a_24_address0.read();
    } else {
        a_24_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_24_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_24_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_24_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_24_ce0.read();
    } else {
        a_24_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_24_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_18)))) {
        a_24_we0 = ap_const_logic_1;
    } else {
        a_24_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_25_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_25_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_25_address0 = grp_mmult_hw_float_32_s_fu_1278_a_25_address0.read();
    } else {
        a_25_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_25_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_25_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_25_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_25_ce0.read();
    } else {
        a_25_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_25_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_19)))) {
        a_25_we0 = ap_const_logic_1;
    } else {
        a_25_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_26_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_26_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_26_address0 = grp_mmult_hw_float_32_s_fu_1278_a_26_address0.read();
    } else {
        a_26_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_26_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_26_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_26_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_26_ce0.read();
    } else {
        a_26_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_26_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1A)))) {
        a_26_we0 = ap_const_logic_1;
    } else {
        a_26_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_27_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_27_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_27_address0 = grp_mmult_hw_float_32_s_fu_1278_a_27_address0.read();
    } else {
        a_27_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_27_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_27_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_27_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_27_ce0.read();
    } else {
        a_27_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_27_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1B)))) {
        a_27_we0 = ap_const_logic_1;
    } else {
        a_27_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_28_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_28_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_28_address0 = grp_mmult_hw_float_32_s_fu_1278_a_28_address0.read();
    } else {
        a_28_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_28_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_28_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_28_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_28_ce0.read();
    } else {
        a_28_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_28_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1C)))) {
        a_28_we0 = ap_const_logic_1;
    } else {
        a_28_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_29_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_29_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_29_address0 = grp_mmult_hw_float_32_s_fu_1278_a_29_address0.read();
    } else {
        a_29_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_29_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_29_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_29_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_29_ce0.read();
    } else {
        a_29_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_29_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1D)))) {
        a_29_we0 = ap_const_logic_1;
    } else {
        a_29_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_2_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_2_address0 = grp_mmult_hw_float_32_s_fu_1278_a_2_address0.read();
    } else {
        a_2_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_2_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_2_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_2_ce0.read();
    } else {
        a_2_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_2_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_2)))) {
        a_2_we0 = ap_const_logic_1;
    } else {
        a_2_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_30_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_30_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_30_address0 = grp_mmult_hw_float_32_s_fu_1278_a_30_address0.read();
    } else {
        a_30_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_30_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_30_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_30_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_30_ce0.read();
    } else {
        a_30_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_30_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1E)))) {
        a_30_we0 = ap_const_logic_1;
    } else {
        a_30_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_31_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_31_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_31_address0 = grp_mmult_hw_float_32_s_fu_1278_a_31_address0.read();
    } else {
        a_31_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_31_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_31_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_31_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_31_ce0.read();
    } else {
        a_31_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_31_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_1F)))) {
        a_31_we0 = ap_const_logic_1;
    } else {
        a_31_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_3_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_3_address0 = grp_mmult_hw_float_32_s_fu_1278_a_3_address0.read();
    } else {
        a_3_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_3_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_3_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_3_ce0.read();
    } else {
        a_3_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_3_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_3)))) {
        a_3_we0 = ap_const_logic_1;
    } else {
        a_3_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_4_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_4_address0 = grp_mmult_hw_float_32_s_fu_1278_a_4_address0.read();
    } else {
        a_4_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_4_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_4_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_4_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_4_ce0.read();
    } else {
        a_4_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_4_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_4)))) {
        a_4_we0 = ap_const_logic_1;
    } else {
        a_4_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_5_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_5_address0 = grp_mmult_hw_float_32_s_fu_1278_a_5_address0.read();
    } else {
        a_5_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_5_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_5_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_5_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_5_ce0.read();
    } else {
        a_5_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_5_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_5)))) {
        a_5_we0 = ap_const_logic_1;
    } else {
        a_5_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_6_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_6_address0 = grp_mmult_hw_float_32_s_fu_1278_a_6_address0.read();
    } else {
        a_6_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_6_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_6_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_6_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_6_ce0.read();
    } else {
        a_6_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_6_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_6)))) {
        a_6_we0 = ap_const_logic_1;
    } else {
        a_6_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_7_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_7_address0 = grp_mmult_hw_float_32_s_fu_1278_a_7_address0.read();
    } else {
        a_7_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_7_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_7_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_7_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_7_ce0.read();
    } else {
        a_7_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_7_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_7)))) {
        a_7_we0 = ap_const_logic_1;
    } else {
        a_7_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_8_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_8_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_8_address0 = grp_mmult_hw_float_32_s_fu_1278_a_8_address0.read();
    } else {
        a_8_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_8_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_8_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_8_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_8_ce0.read();
    } else {
        a_8_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_8_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_8)))) {
        a_8_we0 = ap_const_logic_1;
    } else {
        a_8_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_9_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        a_9_address0 =  (sc_lv<5>) (i_0_i_cast8_mid2_fu_1401_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_9_address0 = grp_mmult_hw_float_32_s_fu_1278_a_9_address0.read();
    } else {
        a_9_address0 = "XXXXX";
    }
}

void HLS_accel::thread_a_9_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        a_9_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        a_9_ce0 = grp_mmult_hw_float_32_s_fu_1278_a_9_ce0.read();
    } else {
        a_9_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_a_9_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_1_reg_1714.read(), ap_const_lv5_9)))) {
        a_9_we0 = ap_const_logic_1;
    } else {
        a_9_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(1, 1);
}

void HLS_accel::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read().range(3, 3);
}

void HLS_accel::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read().range(6, 6);
}

void HLS_accel::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read().range(0, 0);
}

void HLS_accel::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read().range(7, 7);
}

void HLS_accel::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read().range(2, 2);
}

void HLS_accel::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read().range(4, 4);
}

void HLS_accel::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read().range(5, 5);
}

void HLS_accel::thread_ap_condition_2362() {
    ap_condition_2362 = (esl_seteq<1,1,1>(OUTPUT_STREAM_data_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_keep_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_strb_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_user_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_last_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_id_V_1_ack_in.read(), ap_const_logic_0) || esl_seteq<1,1,1>(OUTPUT_STREAM_dest_V_1_ack_in.read(), ap_const_logic_0));
}

void HLS_accel::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state12.read()) && 
         !esl_seteq<1,1,1>(ap_condition_2362.read(), ap_const_boolean_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void HLS_accel::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void HLS_accel::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state12.read()) && 
         !esl_seteq<1,1,1>(ap_condition_2362.read(), ap_const_boolean_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void HLS_accel::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void HLS_accel::thread_b_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_0_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_0_address0 = grp_mmult_hw_float_32_s_fu_1278_b_0_address0.read();
    } else {
        b_0_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_0_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_0_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_0_ce0.read();
    } else {
        b_0_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_0_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_0)))) {
        b_0_we0 = ap_const_logic_1;
    } else {
        b_0_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_10_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_10_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_10_address0 = grp_mmult_hw_float_32_s_fu_1278_b_10_address0.read();
    } else {
        b_10_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_10_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_10_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_10_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_10_ce0.read();
    } else {
        b_10_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_10_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_A)))) {
        b_10_we0 = ap_const_logic_1;
    } else {
        b_10_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_11_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_11_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_11_address0 = grp_mmult_hw_float_32_s_fu_1278_b_11_address0.read();
    } else {
        b_11_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_11_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_11_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_11_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_11_ce0.read();
    } else {
        b_11_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_11_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_B)))) {
        b_11_we0 = ap_const_logic_1;
    } else {
        b_11_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_12_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_12_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_12_address0 = grp_mmult_hw_float_32_s_fu_1278_b_12_address0.read();
    } else {
        b_12_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_12_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_12_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_12_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_12_ce0.read();
    } else {
        b_12_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_12_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_C)))) {
        b_12_we0 = ap_const_logic_1;
    } else {
        b_12_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_13_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_13_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_13_address0 = grp_mmult_hw_float_32_s_fu_1278_b_13_address0.read();
    } else {
        b_13_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_13_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_13_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_13_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_13_ce0.read();
    } else {
        b_13_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_13_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_D)))) {
        b_13_we0 = ap_const_logic_1;
    } else {
        b_13_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_14_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_14_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_14_address0 = grp_mmult_hw_float_32_s_fu_1278_b_14_address0.read();
    } else {
        b_14_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_14_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_14_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_14_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_14_ce0.read();
    } else {
        b_14_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_14_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_E)))) {
        b_14_we0 = ap_const_logic_1;
    } else {
        b_14_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_15_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_15_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_15_address0 = grp_mmult_hw_float_32_s_fu_1278_b_15_address0.read();
    } else {
        b_15_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_15_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_15_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_15_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_15_ce0.read();
    } else {
        b_15_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_15_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_F)))) {
        b_15_we0 = ap_const_logic_1;
    } else {
        b_15_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_16_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_16_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_16_address0 = grp_mmult_hw_float_32_s_fu_1278_b_16_address0.read();
    } else {
        b_16_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_16_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_16_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_16_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_16_ce0.read();
    } else {
        b_16_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_16_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_10)))) {
        b_16_we0 = ap_const_logic_1;
    } else {
        b_16_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_17_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_17_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_17_address0 = grp_mmult_hw_float_32_s_fu_1278_b_17_address0.read();
    } else {
        b_17_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_17_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_17_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_17_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_17_ce0.read();
    } else {
        b_17_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_17_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_11)))) {
        b_17_we0 = ap_const_logic_1;
    } else {
        b_17_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_18_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_18_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_18_address0 = grp_mmult_hw_float_32_s_fu_1278_b_18_address0.read();
    } else {
        b_18_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_18_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_18_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_18_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_18_ce0.read();
    } else {
        b_18_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_18_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_12)))) {
        b_18_we0 = ap_const_logic_1;
    } else {
        b_18_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_19_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_19_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_19_address0 = grp_mmult_hw_float_32_s_fu_1278_b_19_address0.read();
    } else {
        b_19_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_19_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_19_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_19_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_19_ce0.read();
    } else {
        b_19_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_19_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_13)))) {
        b_19_we0 = ap_const_logic_1;
    } else {
        b_19_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_1_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_1_address0 = grp_mmult_hw_float_32_s_fu_1278_b_1_address0.read();
    } else {
        b_1_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_1_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_1_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_1_ce0.read();
    } else {
        b_1_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_1_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1)))) {
        b_1_we0 = ap_const_logic_1;
    } else {
        b_1_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_20_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_20_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_20_address0 = grp_mmult_hw_float_32_s_fu_1278_b_20_address0.read();
    } else {
        b_20_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_20_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_20_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_20_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_20_ce0.read();
    } else {
        b_20_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_20_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_14)))) {
        b_20_we0 = ap_const_logic_1;
    } else {
        b_20_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_21_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_21_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_21_address0 = grp_mmult_hw_float_32_s_fu_1278_b_21_address0.read();
    } else {
        b_21_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_21_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_21_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_21_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_21_ce0.read();
    } else {
        b_21_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_21_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_15)))) {
        b_21_we0 = ap_const_logic_1;
    } else {
        b_21_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_22_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_22_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_22_address0 = grp_mmult_hw_float_32_s_fu_1278_b_22_address0.read();
    } else {
        b_22_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_22_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_22_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_22_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_22_ce0.read();
    } else {
        b_22_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_22_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_16)))) {
        b_22_we0 = ap_const_logic_1;
    } else {
        b_22_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_23_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_23_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_23_address0 = grp_mmult_hw_float_32_s_fu_1278_b_23_address0.read();
    } else {
        b_23_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_23_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_23_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_23_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_23_ce0.read();
    } else {
        b_23_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_23_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_17)))) {
        b_23_we0 = ap_const_logic_1;
    } else {
        b_23_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_24_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_24_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_24_address0 = grp_mmult_hw_float_32_s_fu_1278_b_24_address0.read();
    } else {
        b_24_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_24_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_24_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_24_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_24_ce0.read();
    } else {
        b_24_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_24_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_18)))) {
        b_24_we0 = ap_const_logic_1;
    } else {
        b_24_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_25_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_25_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_25_address0 = grp_mmult_hw_float_32_s_fu_1278_b_25_address0.read();
    } else {
        b_25_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_25_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_25_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_25_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_25_ce0.read();
    } else {
        b_25_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_25_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_19)))) {
        b_25_we0 = ap_const_logic_1;
    } else {
        b_25_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_26_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_26_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_26_address0 = grp_mmult_hw_float_32_s_fu_1278_b_26_address0.read();
    } else {
        b_26_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_26_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_26_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_26_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_26_ce0.read();
    } else {
        b_26_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_26_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1A)))) {
        b_26_we0 = ap_const_logic_1;
    } else {
        b_26_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_27_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_27_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_27_address0 = grp_mmult_hw_float_32_s_fu_1278_b_27_address0.read();
    } else {
        b_27_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_27_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_27_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_27_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_27_ce0.read();
    } else {
        b_27_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_27_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1B)))) {
        b_27_we0 = ap_const_logic_1;
    } else {
        b_27_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_28_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_28_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_28_address0 = grp_mmult_hw_float_32_s_fu_1278_b_28_address0.read();
    } else {
        b_28_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_28_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_28_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_28_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_28_ce0.read();
    } else {
        b_28_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_28_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1C)))) {
        b_28_we0 = ap_const_logic_1;
    } else {
        b_28_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_29_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_29_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_29_address0 = grp_mmult_hw_float_32_s_fu_1278_b_29_address0.read();
    } else {
        b_29_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_29_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_29_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_29_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_29_ce0.read();
    } else {
        b_29_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_29_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1D)))) {
        b_29_we0 = ap_const_logic_1;
    } else {
        b_29_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_2_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_2_address0 = grp_mmult_hw_float_32_s_fu_1278_b_2_address0.read();
    } else {
        b_2_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_2_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_2_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_2_ce0.read();
    } else {
        b_2_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_2_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_2)))) {
        b_2_we0 = ap_const_logic_1;
    } else {
        b_2_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_30_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_30_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_30_address0 = grp_mmult_hw_float_32_s_fu_1278_b_30_address0.read();
    } else {
        b_30_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_30_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_30_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_30_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_30_ce0.read();
    } else {
        b_30_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_30_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1E)))) {
        b_30_we0 = ap_const_logic_1;
    } else {
        b_30_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_31_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_31_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_31_address0 = grp_mmult_hw_float_32_s_fu_1278_b_31_address0.read();
    } else {
        b_31_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_31_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_31_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_31_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_31_ce0.read();
    } else {
        b_31_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_31_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_1F)))) {
        b_31_we0 = ap_const_logic_1;
    } else {
        b_31_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_3_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_3_address0 = grp_mmult_hw_float_32_s_fu_1278_b_3_address0.read();
    } else {
        b_3_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_3_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_3_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_3_ce0.read();
    } else {
        b_3_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_3_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_3)))) {
        b_3_we0 = ap_const_logic_1;
    } else {
        b_3_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_4_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_4_address0 = grp_mmult_hw_float_32_s_fu_1278_b_4_address0.read();
    } else {
        b_4_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_4_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_4_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_4_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_4_ce0.read();
    } else {
        b_4_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_4_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_4)))) {
        b_4_we0 = ap_const_logic_1;
    } else {
        b_4_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_5_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_5_address0 = grp_mmult_hw_float_32_s_fu_1278_b_5_address0.read();
    } else {
        b_5_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_5_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_5_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_5_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_5_ce0.read();
    } else {
        b_5_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_5_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_5)))) {
        b_5_we0 = ap_const_logic_1;
    } else {
        b_5_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_6_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_6_address0 = grp_mmult_hw_float_32_s_fu_1278_b_6_address0.read();
    } else {
        b_6_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_6_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_6_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_6_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_6_ce0.read();
    } else {
        b_6_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_6_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_6)))) {
        b_6_we0 = ap_const_logic_1;
    } else {
        b_6_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_7_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_7_address0 = grp_mmult_hw_float_32_s_fu_1278_b_7_address0.read();
    } else {
        b_7_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_7_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_7_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_7_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_7_ce0.read();
    } else {
        b_7_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_7_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_7)))) {
        b_7_we0 = ap_const_logic_1;
    } else {
        b_7_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_8_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_8_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_8_address0 = grp_mmult_hw_float_32_s_fu_1278_b_8_address0.read();
    } else {
        b_8_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_8_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_8_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_8_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_8_ce0.read();
    } else {
        b_8_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_8_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_8)))) {
        b_8_we0 = ap_const_logic_1;
    } else {
        b_8_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_9_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        b_9_address0 =  (sc_lv<5>) (j2_0_i_cast5_fu_1522_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_9_address0 = grp_mmult_hw_float_32_s_fu_1278_b_9_address0.read();
    } else {
        b_9_address0 = "XXXXX";
    }
}

void HLS_accel::thread_b_9_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)))) {
        b_9_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        b_9_ce0 = grp_mmult_hw_float_32_s_fu_1278_b_9_ce0.read();
    } else {
        b_9_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_b_9_we0() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && 
          esl_seteq<1,5,5>(tmp_2_reg_1742.read(), ap_const_lv5_9)))) {
        b_9_we0 = ap_const_logic_1;
    } else {
        b_9_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_exitcond2_i_fu_1490_p2() {
    exitcond2_i_fu_1490_p2 = (!j2_0_i_reg_1234.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(j2_0_i_reg_1234.read() == ap_const_lv6_20);
}

void HLS_accel::thread_exitcond4_i_fu_1369_p2() {
    exitcond4_i_fu_1369_p2 = (!j_0_i_reg_1201.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(j_0_i_reg_1201.read() == ap_const_lv6_20);
}

void HLS_accel::thread_exitcond_flatten1_fu_1472_p2() {
    exitcond_flatten1_fu_1472_p2 = (!indvar_flatten1_reg_1212.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten1_reg_1212.read() == ap_const_lv11_400);
}

void HLS_accel::thread_exitcond_flatten2_fu_1593_p2() {
    exitcond_flatten2_fu_1593_p2 = (!indvar_flatten2_reg_1245.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten2_reg_1245.read() == ap_const_lv11_400);
}

void HLS_accel::thread_exitcond_flatten_fu_1351_p2() {
    exitcond_flatten_fu_1351_p2 = (!indvar_flatten_reg_1179.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_1179.read() == ap_const_lv11_400);
}

void HLS_accel::thread_exitcond_i_fu_1611_p2() {
    exitcond_i_fu_1611_p2 = (!j5_0_i_reg_1267.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(j5_0_i_reg_1267.read() == ap_const_lv6_20);
}

void HLS_accel::thread_grp_mmult_hw_float_32_s_fu_1278_ap_start() {
    grp_mmult_hw_float_32_s_fu_1278_ap_start = ap_reg_grp_mmult_hw_float_32_s_fu_1278_ap_start.read();
}

void HLS_accel::thread_i1_0_i_phi_fu_1227_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()))) {
        i1_0_i_phi_fu_1227_p4 = i1_0_i_t_mid2_v_reg_1737.read();
    } else {
        i1_0_i_phi_fu_1227_p4 = i1_0_i_reg_1223.read();
    }
}

void HLS_accel::thread_i1_0_i_t_mid2_v_fu_1504_p3() {
    i1_0_i_t_mid2_v_fu_1504_p3 = (!exitcond2_i_fu_1490_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond2_i_fu_1490_p2.read()[0].to_bool())? i_1_fu_1484_p2.read(): i1_0_i_phi_fu_1227_p4.read());
}

void HLS_accel::thread_i4_0_i_cast4_mid2_v_fu_1625_p3() {
    i4_0_i_cast4_mid2_v_fu_1625_p3 = (!exitcond_i_fu_1611_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_i_fu_1611_p2.read()[0].to_bool())? i_2_fu_1605_p2.read(): i4_0_i_phi_fu_1260_p4.read());
}

void HLS_accel::thread_i4_0_i_phi_fu_1260_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()))) {
        i4_0_i_phi_fu_1260_p4 = i4_0_i_cast4_mid2_v_reg_1760.read();
    } else {
        i4_0_i_phi_fu_1260_p4 = i4_0_i_reg_1256.read();
    }
}

void HLS_accel::thread_i_0_i_cast8_mid2_fu_1401_p1() {
    i_0_i_cast8_mid2_fu_1401_p1 = esl_zext<32,6>(i_0_i_cast8_mid2_v_reg_1708.read());
}

void HLS_accel::thread_i_0_i_cast8_mid2_v_fu_1383_p3() {
    i_0_i_cast8_mid2_v_fu_1383_p3 = (!exitcond4_i_fu_1369_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond4_i_fu_1369_p2.read()[0].to_bool())? i_fu_1363_p2.read(): i_0_i_phi_fu_1194_p4.read());
}

void HLS_accel::thread_i_0_i_phi_fu_1194_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()))) {
        i_0_i_phi_fu_1194_p4 = i_0_i_cast8_mid2_v_reg_1708.read();
    } else {
        i_0_i_phi_fu_1194_p4 = i_0_i_reg_1190.read();
    }
}

void HLS_accel::thread_i_1_fu_1484_p2() {
    i_1_fu_1484_p2 = (!ap_const_lv6_1.is_01() || !i1_0_i_phi_fu_1227_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(i1_0_i_phi_fu_1227_p4.read()));
}

void HLS_accel::thread_i_2_fu_1605_p2() {
    i_2_fu_1605_p2 = (!ap_const_lv6_1.is_01() || !i4_0_i_phi_fu_1260_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(i4_0_i_phi_fu_1260_p4.read()));
}

void HLS_accel::thread_i_fu_1363_p2() {
    i_fu_1363_p2 = (!ap_const_lv6_1.is_01() || !i_0_i_phi_fu_1194_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(i_0_i_phi_fu_1194_p4.read()));
}

void HLS_accel::thread_indvar_flatten_next1_fu_1599_p2() {
    indvar_flatten_next1_fu_1599_p2 = (!indvar_flatten2_reg_1245.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten2_reg_1245.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void HLS_accel::thread_indvar_flatten_next2_fu_1478_p2() {
    indvar_flatten_next2_fu_1478_p2 = (!indvar_flatten1_reg_1212.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten1_reg_1212.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void HLS_accel::thread_indvar_flatten_next_fu_1357_p2() {
    indvar_flatten_next_fu_1357_p2 = (!indvar_flatten_reg_1179.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten_reg_1179.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void HLS_accel::thread_j2_0_i_cast5_fu_1522_p1() {
    j2_0_i_cast5_fu_1522_p1 = esl_zext<32,6>(j2_0_i_mid2_reg_1732.read());
}

void HLS_accel::thread_j2_0_i_mid2_fu_1496_p3() {
    j2_0_i_mid2_fu_1496_p3 = (!exitcond2_i_fu_1490_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond2_i_fu_1490_p2.read()[0].to_bool())? ap_const_lv6_0: j2_0_i_reg_1234.read());
}

void HLS_accel::thread_j5_0_i_cast1_cast_fu_1661_p1() {
    j5_0_i_cast1_cast_fu_1661_p1 = esl_zext<12,6>(j5_0_i_mid2_fu_1617_p3.read());
}

void HLS_accel::thread_j5_0_i_cast2_fu_1657_p1() {
    j5_0_i_cast2_fu_1657_p1 = esl_zext<10,6>(j5_0_i_mid2_fu_1617_p3.read());
}

void HLS_accel::thread_j5_0_i_mid2_fu_1617_p3() {
    j5_0_i_mid2_fu_1617_p3 = (!exitcond_i_fu_1611_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_i_fu_1611_p2.read()[0].to_bool())? ap_const_lv6_0: j5_0_i_reg_1267.read());
}

void HLS_accel::thread_j_0_i_mid2_fu_1375_p3() {
    j_0_i_mid2_fu_1375_p3 = (!exitcond4_i_fu_1369_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond4_i_fu_1369_p2.read()[0].to_bool())? ap_const_lv6_0: j_0_i_reg_1201.read());
}

void HLS_accel::thread_j_1_fu_1516_p2() {
    j_1_fu_1516_p2 = (!j2_0_i_mid2_fu_1496_p3.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(j2_0_i_mid2_fu_1496_p3.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void HLS_accel::thread_j_2_fu_1688_p2() {
    j_2_fu_1688_p2 = (!ap_const_lv6_1.is_01() || !j5_0_i_mid2_fu_1617_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(j5_0_i_mid2_fu_1617_p3.read()));
}

void HLS_accel::thread_j_fu_1395_p2() {
    j_fu_1395_p2 = (!j_0_i_mid2_fu_1375_p3.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(j_0_i_mid2_fu_1375_p3.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void HLS_accel::thread_k_fu_1676_p2() {
    k_fu_1676_p2 = (!tmp_7_mid2_fu_1649_p3.read().is_01() || !j5_0_i_cast2_fu_1657_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_7_mid2_fu_1649_p3.read()) + sc_biguint<10>(j5_0_i_cast2_fu_1657_p1.read()));
}

void HLS_accel::thread_last_assign_fu_1682_p2() {
    last_assign_fu_1682_p2 = (!k_fu_1676_p2.read().is_01() || !ap_const_lv10_3FF.is_01())? sc_lv<1>(): sc_lv<1>(k_fu_1676_p2.read() == ap_const_lv10_3FF);
}

void HLS_accel::thread_out_address0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        out_address0 =  (sc_lv<10>) (tmp_36_cast_fu_1671_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        out_address0 = grp_mmult_hw_float_32_s_fu_1278_out_r_address0.read();
    } else {
        out_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void HLS_accel::thread_out_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp2_stage0.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        out_ce0 = ap_const_logic_1;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        out_ce0 = grp_mmult_hw_float_32_s_fu_1278_out_r_ce0.read();
    } else {
        out_ce0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_out_we0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state8.read()))) {
        out_we0 = grp_mmult_hw_float_32_s_fu_1278_out_r_we0.read();
    } else {
        out_we0 = ap_const_logic_0;
    }
}

void HLS_accel::thread_ret_1_fu_1557_p1() {
    ret_1_fu_1557_p1 = INPUT_STREAM_data_V_0_data_out.read();
}

void HLS_accel::thread_ret_fu_1436_p1() {
    ret_fu_1436_p1 = INPUT_STREAM_data_V_0_data_out.read();
}

void HLS_accel::thread_tmp_1_fu_1391_p1() {
    tmp_1_fu_1391_p1 = j_0_i_mid2_fu_1375_p3.read().range(5-1, 0);
}

void HLS_accel::thread_tmp_2_fu_1512_p1() {
    tmp_2_fu_1512_p1 = i1_0_i_t_mid2_v_fu_1504_p3.read().range(5-1, 0);
}

void HLS_accel::thread_tmp_34_cast_fu_1641_p1() {
    tmp_34_cast_fu_1641_p1 = esl_zext<12,11>(tmp_fu_1633_p3.read());
}

void HLS_accel::thread_tmp_34_fu_1665_p2() {
    tmp_34_fu_1665_p2 = (!tmp_34_cast_fu_1641_p1.read().is_01() || !j5_0_i_cast1_cast_fu_1661_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(tmp_34_cast_fu_1641_p1.read()) + sc_biguint<12>(j5_0_i_cast1_cast_fu_1661_p1.read()));
}

void HLS_accel::thread_tmp_36_cast_fu_1671_p1() {
    tmp_36_cast_fu_1671_p1 = esl_zext<32,12>(tmp_34_fu_1665_p2.read());
}

void HLS_accel::thread_tmp_3_fu_1645_p1() {
    tmp_3_fu_1645_p1 = i4_0_i_cast4_mid2_v_fu_1625_p3.read().range(5-1, 0);
}

void HLS_accel::thread_tmp_7_mid2_fu_1649_p3() {
    tmp_7_mid2_fu_1649_p3 = esl_concat<5,5>(tmp_3_fu_1645_p1.read(), ap_const_lv5_0);
}

void HLS_accel::thread_tmp_fu_1633_p3() {
    tmp_fu_1633_p3 = esl_concat<6,5>(i4_0_i_cast4_mid2_v_fu_1625_p3.read(), ap_const_lv5_0);
}

void HLS_accel::thread_val_assign_fu_1694_p1() {
    val_assign_fu_1694_p1 = out_q0.read();
}

void HLS_accel::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_reg_1699.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_1351_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if (!(!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1723.read()) && esl_seteq<1,1,1>(INPUT_STREAM_data_V_0_vld_out.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_1472_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 32 : 
            if (!esl_seteq<1,1,1>(ap_const_logic_0, grp_mmult_hw_float_32_s_fu_1278_ap_done.read())) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        case 64 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) && !(!((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  !((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
  !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || (!((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp2_iter1_exitcond_flatten2_reg_1751.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, OUTPUT_STREAM_data_V_1_ack_in.read()))) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten2_fu_1593_p2.read()) && 
  !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 128 : 
            if (!esl_seteq<1,1,1>(ap_condition_2362.read(), ap_const_boolean_1)) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<8>) ("XXXXXXXX");
            break;
    }
}

void HLS_accel::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TDATA\" :  \"" << INPUT_STREAM_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TVALID\" :  \"" << INPUT_STREAM_TVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"INPUT_STREAM_TREADY\" :  \"" << INPUT_STREAM_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TKEEP\" :  \"" << INPUT_STREAM_TKEEP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TSTRB\" :  \"" << INPUT_STREAM_TSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TUSER\" :  \"" << INPUT_STREAM_TUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TLAST\" :  \"" << INPUT_STREAM_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TID\" :  \"" << INPUT_STREAM_TID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"INPUT_STREAM_TDEST\" :  \"" << INPUT_STREAM_TDEST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TDATA\" :  \"" << OUTPUT_STREAM_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TVALID\" :  \"" << OUTPUT_STREAM_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"OUTPUT_STREAM_TREADY\" :  \"" << OUTPUT_STREAM_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TKEEP\" :  \"" << OUTPUT_STREAM_TKEEP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TSTRB\" :  \"" << OUTPUT_STREAM_TSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TUSER\" :  \"" << OUTPUT_STREAM_TUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TLAST\" :  \"" << OUTPUT_STREAM_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TID\" :  \"" << OUTPUT_STREAM_TID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"OUTPUT_STREAM_TDEST\" :  \"" << OUTPUT_STREAM_TDEST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_AWVALID\" :  \"" << s_axi_CONTROL_BUS_AWVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_AWREADY\" :  \"" << s_axi_CONTROL_BUS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_AWADDR\" :  \"" << s_axi_CONTROL_BUS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WVALID\" :  \"" << s_axi_CONTROL_BUS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_WREADY\" :  \"" << s_axi_CONTROL_BUS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WDATA\" :  \"" << s_axi_CONTROL_BUS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WSTRB\" :  \"" << s_axi_CONTROL_BUS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARVALID\" :  \"" << s_axi_CONTROL_BUS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARREADY\" :  \"" << s_axi_CONTROL_BUS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARADDR\" :  \"" << s_axi_CONTROL_BUS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RVALID\" :  \"" << s_axi_CONTROL_BUS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_RREADY\" :  \"" << s_axi_CONTROL_BUS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RDATA\" :  \"" << s_axi_CONTROL_BUS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RRESP\" :  \"" << s_axi_CONTROL_BUS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BVALID\" :  \"" << s_axi_CONTROL_BUS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_BREADY\" :  \"" << s_axi_CONTROL_BUS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BRESP\" :  \"" << s_axi_CONTROL_BUS_BRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

