OpenROAD 6840b7481d49c83870f79646cf979e66f22f6833 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/vahid6i/runs/RUN_2023.04.06_14.28.11/tmp/routing/17-fill.odb'...
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   vahid6i
Die area:                 ( 0 0 ) ( 189680 200400 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     4034
Number of terminals:      52
Number of snets:          2
Number of nets:           1286

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 174.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 54176.
[INFO DRT-0033] mcon shape region query size = 50830.
[INFO DRT-0033] met1 shape region query size = 12631.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 422.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 420.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 634 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 156 unique inst patterns.
[INFO DRT-0084]   Complete 906 groups.
#scanned instances     = 4034
#unique  instances     = 174
#stdCellGenAp          = 4720
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3792
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4215
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 131.25 (MB), peak = 131.25 (MB)

Number of guides:     9197

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 27 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 29 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3390.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2580.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1270.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 60.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4665 vertical wires in 1 frboxes and 2640 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 353 vertical wires in 1 frboxes and 897 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.43 (MB), peak = 157.32 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.43 (MB), peak = 157.32 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 188.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 246.30 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:01, memory = 204.23 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:01, memory = 241.19 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:02, memory = 254.89 (MB).
    Completing 60% with 190 violations.
    elapsed time = 00:00:02, memory = 241.47 (MB).
    Completing 70% with 190 violations.
    elapsed time = 00:00:03, memory = 253.59 (MB).
    Completing 80% with 190 violations.
    elapsed time = 00:00:03, memory = 255.91 (MB).
    Completing 90% with 265 violations.
    elapsed time = 00:00:04, memory = 258.16 (MB).
    Completing 100% with 354 violations.
    elapsed time = 00:00:04, memory = 197.39 (MB).
[INFO DRT-0199]   Number of violations = 393.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      5      0      0
Metal Spacing        7      0     73      8
Recheck              0      0     28     11
Short                0      0    251     10
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 509.09 (MB), peak = 509.09 (MB)
Total wire length = 38106 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19301 um.
Total wire length on LAYER met2 = 17274 um.
Total wire length on LAYER met3 = 1239 um.
Total wire length on LAYER met4 = 291 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8806.
Up-via summary (total 8806):.

-----------------------
 FR_MASTERSLICE       0
            li1    4223
           met1    4483
           met2      90
           met3      10
           met4       0
-----------------------
                   8806


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 393 violations.
    elapsed time = 00:00:00, memory = 530.50 (MB).
    Completing 20% with 393 violations.
    elapsed time = 00:00:00, memory = 552.59 (MB).
    Completing 30% with 393 violations.
    elapsed time = 00:00:00, memory = 555.23 (MB).
    Completing 40% with 363 violations.
    elapsed time = 00:00:01, memory = 527.99 (MB).
    Completing 50% with 363 violations.
    elapsed time = 00:00:01, memory = 570.77 (MB).
    Completing 60% with 363 violations.
    elapsed time = 00:00:02, memory = 559.56 (MB).
    Completing 70% with 329 violations.
    elapsed time = 00:00:02, memory = 552.82 (MB).
    Completing 80% with 329 violations.
    elapsed time = 00:00:03, memory = 552.82 (MB).
    Completing 90% with 254 violations.
    elapsed time = 00:00:04, memory = 579.67 (MB).
    Completing 100% with 158 violations.
    elapsed time = 00:00:05, memory = 506.23 (MB).
[INFO DRT-0199]   Number of violations = 158.
Viol/Layer        met1   met2
Metal Spacing       29      5
Short              121      3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 509.32 (MB), peak = 588.69 (MB)
Total wire length = 37842 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19094 um.
Total wire length on LAYER met2 = 17200 um.
Total wire length on LAYER met3 = 1255 um.
Total wire length on LAYER met4 = 291 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8712.
Up-via summary (total 8712):.

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4382
           met2     100
           met3      10
           met4       0
-----------------------
                   8712


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 158 violations.
    elapsed time = 00:00:00, memory = 509.49 (MB).
    Completing 20% with 158 violations.
    elapsed time = 00:00:00, memory = 530.89 (MB).
    Completing 30% with 158 violations.
    elapsed time = 00:00:00, memory = 542.68 (MB).
    Completing 40% with 153 violations.
    elapsed time = 00:00:00, memory = 506.40 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:01, memory = 561.31 (MB).
    Completing 60% with 153 violations.
    elapsed time = 00:00:02, memory = 561.55 (MB).
    Completing 70% with 158 violations.
    elapsed time = 00:00:02, memory = 506.40 (MB).
    Completing 80% with 158 violations.
    elapsed time = 00:00:02, memory = 552.03 (MB).
    Completing 90% with 143 violations.
    elapsed time = 00:00:03, memory = 565.68 (MB).
    Completing 100% with 139 violations.
    elapsed time = 00:00:04, memory = 506.40 (MB).
[INFO DRT-0199]   Number of violations = 139.
Viol/Layer        met1   met2   met3
Metal Spacing       28      6      1
Short              101      3      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 509.23 (MB), peak = 589.66 (MB)
Total wire length = 37805 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19051 um.
Total wire length on LAYER met2 = 17163 um.
Total wire length on LAYER met3 = 1296 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8729.
Up-via summary (total 8729):.

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4382
           met2     117
           met3      10
           met4       0
-----------------------
                   8729


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 139 violations.
    elapsed time = 00:00:00, memory = 543.48 (MB).
    Completing 20% with 139 violations.
    elapsed time = 00:00:00, memory = 573.90 (MB).
    Completing 30% with 105 violations.
    elapsed time = 00:00:01, memory = 532.80 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:01, memory = 558.00 (MB).
    Completing 50% with 105 violations.
    elapsed time = 00:00:01, memory = 576.82 (MB).
    Completing 60% with 76 violations.
    elapsed time = 00:00:01, memory = 551.34 (MB).
    Completing 70% with 76 violations.
    elapsed time = 00:00:02, memory = 566.03 (MB).
    Completing 80% with 76 violations.
    elapsed time = 00:00:02, memory = 566.18 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:03, memory = 544.48 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:03, memory = 506.55 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 506.55 (MB), peak = 600.71 (MB)
Total wire length = 37721 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18481 um.
Total wire length on LAYER met2 = 17135 um.
Total wire length on LAYER met3 = 1809 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8831.
Up-via summary (total 8831):.

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4416
           met2     185
           met3      10
           met4       0
-----------------------
                   8831


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 506.55 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 506.55 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 506.55 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 506.55 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 547.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 507.00 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 507.00 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 540.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 506.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 506.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 506.93 (MB), peak = 600.71 (MB)
Total wire length = 37720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18481 um.
Total wire length on LAYER met2 = 17135 um.
Total wire length on LAYER met3 = 1809 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8831.
Up-via summary (total 8831):.

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4416
           met2     185
           met3      10
           met4       0
-----------------------
                   8831


[INFO DRT-0198] Complete detail routing.
Total wire length = 37720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18481 um.
Total wire length on LAYER met2 = 17135 um.
Total wire length on LAYER met3 = 1809 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8831.
Up-via summary (total 8831):.

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4416
           met2     185
           met3      10
           met4       0
-----------------------
                   8831


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:18, memory = 506.93 (MB), peak = 600.71 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.28.11/results/routing/vahid6i.odb...
Writing netlist to /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.28.11/results/routing/vahid6i.nl.v...
Writing powered netlist to /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.28.11/results/routing/vahid6i.pnl.v...
Writing layout to /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.28.11/results/routing/vahid6i.def...
