# ğŸ•’ Reaction Timer (FPGA â€“ Basys3 Board)

![Basys3 Board Setup](./docs/Basys3_Setup.jpg)

### ğŸ¯ Overview
This project implements a **Reaction Timer** on the **Basys3 FPGA development board**, written in **Verilog HDL** and displayed on a **Pmod CLP 16Ã—2 LCD**.  
The system measures a userâ€™s reaction time between the LED illumination and a button press, then displays the result on the LCD.

Designed as a **High-Level State Machine (HLSM)** using the **one-procedure behavioral method**, the design demonstrates digital logic control, timing, and hardware integration.

---

## âš™ï¸ Features
âœ… Displays startup message â€œReaction Timerâ€ on reset  
âœ… Waits a **random delay (1â€“3 seconds)** before LEDs turn on  
âœ… Measures user reaction time in milliseconds  
âœ… Displays result on LCD (`"0.345s"`)  
âœ… Detects and reports **cheating** (early button press)  
âœ… Detects **slow responses** (> 0.5 s)  
âœ… Debounce protection for button input  
âœ… LCD communication via **LCDUpdate/LCDAck handshaking**

---

## ğŸ§© Design Overview

### ğŸ§  ReactionTimer (Main FSM)
Implements all control logic and states:

| State | Description |
|-------|--------------|
| **Reset** | Displays intro message â€œReaction Timerâ€ |
| **Wait** | Displays â€œWait for LEDsâ€¦â€ and random delay |
| **LED On** | Turns on LEDs and starts timing |
| **Measure** | Records reaction time or flags cheat/slow |
| **Display** | Shows message on LCD via handshake |

**Inputs:** `ClkMS`, `Rst`, `Start`, `LCDAck`, `RandomValue`  
**Outputs:** `LED[7:0]`, `ReactionTime[9:0]`, `Cheat`, `Slow`, `Wait`, `LCDUpdate`

![State Diagram](./docs/StateDiagram.png)

---

### â± Clock Divider (`ClkDiv`)
Generates a **1 kHz clock** (`ClkMS`) from the Basys3â€™s 50 MHz input clock.  
Used for timing in milliseconds.  
Verified in simulation using a testbench waveform.

**Expected Period:** 1 ms  
![Clock Divider Waveform](./docs/ClkDiv_Waveform.png)

---

### ğŸ² Random Delay Generator (`RandomGen`)
Produces a pseudo-random delay between **1 â€“ 3 seconds** to vary the LED trigger time.  
Implemented using a shift register and counter to simulate randomness (no `$random`).  

**Verification:** Random values observed in waveform traces.  
![Random Generator Waveform](./docs/RandomGen_Waveform.png)

---

### ğŸ–¥ LCD Display Interface
Interacts with the **Pmod CLP LCD** using handshake signals:
- LCDUpdate â†‘ â†’ ReactionTimer requests display
- LCDAck â†‘ â†’ LCD acknowledges update
- LCDUpdate â†“ â†’ ReactionTimer ends handshake

**Messages Displayed:**
- `"Reaction Timer"` (startup)
- `"Wait for LEDs..."`
- `"No Cheating!"`
- `"Too Slow!"`
- `"0.xxxs"` (measured time)

![LCD Display Example](./docs/LCD_Display.jpg)

---

## ğŸ”© System Block Diagram
```text
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚           Top.v            â”‚
 â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
 â”‚  â”‚     ReactionTimer    â”‚â—„â”€â” Start Button
 â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
 â”‚  â”‚  ClkDiv | RandomGen  â”‚  â”‚
 â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
 â”‚  â”‚     LCDDisplay       â”‚â”€â”€â–º LCD (Pmod CLP)
 â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â””â”€â”€â–º LEDs (8-bit Output)
