<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
	<title>WDOG Configuration Block</title>
    <link rel="stylesheet" type="text/css" href="../style.css">
</head>
<body>
	<div class="content">
	<!--Page-title-->
	<h1>WDOG Configuration Block</h1>
	<!--Page-description-->
	<p>This block is used to configure the parameters of the WDOG module.</p>
	<!--Library block image-->
	<h2>Block Image</h2>
	<img vspace="0" src="wdog_config_files/wdog_config_block.jpg" width="200px" height="auto">
	<!--Inputs-->
	<h2>Inputs:</h2>
	<ul>
		<li>None</li>
	</ul>
	<!--Outputs-->
	<h2>Outputs:</h2>
	<ul>
		<li>None</li>
	</ul>
	<!--Block-Dialog-Box-->
	<h2>Parameters and Dialog Box</h2>
	<!--Table of contents-->
	<p>The block dialog consists of the following tab:</p>

	<ul>
		<li><a href="#Tab">General</a></li>
	</ul>
	<!--Window tab-->
		<h4><a name="Tab"></a>General</h4>
		<img vspace="10" src="wdog_config_files/wdog_param_1.jpg" width="450px" height="auto">
		<p>The General tab contains the following parameters:</p>
		<h3>Timeout value</h3>
		<p>This value is used to set the timeout period of the watchdog.
            Depending on the selected unit, the value is treated as time or clock cycles.<br/>
            The time value is converted into clock cycles based on the selected clock source.
            The timeout counter register contains the number of clock cycles as a 16-bit value.
        </p>

		<h3>Show advanced options</h3>
		<p>Selects advanced options.</p>
		<img vspace="10" src="wdog_config_files/wdog_param_2.jpg" width="450px" height="auto">

			<h3>Clock source</h3>
			<p>Selects the clock that feeds the watchdog counter.</p>
			<ul>
                <li>Bus clock</li>
                <li>LPO clock</li>
                <li>SIRC clock</li>
                <li>SOSC clock</li>
            </ul>

			<h3>Window enable</h3>
            <p>This write-once bit enables window mode.</p>

			<h3>Window value</h3>
			<p>This value is used to set the timeout period of the watchdog.
             Depending on the selected unit, the value is treated as time or clock cycles.<br/>
             The time value is converted into clock cycles based on the selected clock source.
             The window counter register contains the number of clock cycles as a 16-bit value.
            </p>

			<h3>Prescaler enable</h3>
			<p>This write-once bit enables a fixed 256 pre-scaling of watchdog counter reference clock.</p>

			<h3>Update enable</h3>
			<p>This write-once bit allows software to reconfigure the watchdog without a reset.</p>
            <ul>
				<li>Unchecked - Updates not allowed. After the initial configuration, the watchdog cannot be later modified without
                forcing a reset.</li>
                <li>Checked - Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks
                after performing the unlock write sequence.</li>
           </ul>

			<h3>Interrupt enable</h3>
			<p>
                This write-once bit configures the watchdog to immediately generate an interrupt request upon a reset
                triggering event (timeout or illegal write to the watchdog), before forcing a reset.<br/> After the interrupt
                vector fetch (which comes after the reset-triggering event), the reset occurs after a delay of 128 bus
                clocks.</p>
                <ul>
					<li>Unchecked - Watchdog interrupts are disabled. Watchdog resets are not delayed.</li>
					<li>Checked - Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt
                vector fetch.</li>
            </ul>

	<!--Block-Dependency-->
	<h2>Block Dependency</h2>
	<ul>
		<li>None</li>
	</ul>
	<!--Block-Miscellaneous-Details-->
	<h2>Block Miscellaneous Details</h2>
	<ul>
		<li>None</li>
	</ul>
	</div>
	</body>
</html>
