INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:48:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.748ns  (required time - arrival time)
  Source:                 fork26/control/generateBlocks[5].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.705ns period=3.410ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.705ns period=3.410ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.410ns  (clk rise@3.410ns - clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.646ns (16.543%)  route 3.259ns (83.457%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.893 - 3.410 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=934, unset)          0.508     0.508    fork26/control/generateBlocks[5].regblock/clk
                         FDSE                                         r  fork26/control/generateBlocks[5].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork26/control/generateBlocks[5].regblock/transmitValue_reg/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer23/fifo/transmitValue_2
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer23/fifo/memEnd_valid_i_3__0/O
                         net (fo=8, unplaced)         0.372     1.758    control_merge0/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.801 f  control_merge0/tehb/control/dataReg[5]_i_4__0/O
                         net (fo=14, unplaced)        0.428     2.229    control_merge0/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.272 f  control_merge0/tehb/control/fullReg_i_2/O
                         net (fo=40, unplaced)        0.321     2.593    buffer5/control/p_2_in
                         LUT6 (Prop_lut6_I1_O)        0.043     2.636 f  buffer5/control/transmitValue_i_4__1/O
                         net (fo=2, unplaced)         0.255     2.891    buffer20/fifo/fullReg_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.934 f  buffer20/fifo/transmitValue_i_2__18/O
                         net (fo=5, unplaced)         0.405     3.339    fork9/control/generateBlocks[3].regblock/transmitValue_i_3__28_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.382 r  fork9/control/generateBlocks[3].regblock/transmitValue_i_9/O
                         net (fo=2, unplaced)         0.388     3.770    fork9/control/generateBlocks[3].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.813 f  fork9/control/generateBlocks[3].regblock/fullReg_i_3__10/O
                         net (fo=6, unplaced)         0.276     4.089    buffer15/control/outs_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.132 r  buffer15/control/dataReg[6]_i_1__0/O
                         net (fo=7, unplaced)         0.281     4.413    buffer15/regEnable
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.410     3.410 r  
                                                      0.000     3.410 r  clk (IN)
                         net (fo=934, unset)          0.483     3.893    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     3.893    
                         clock uncertainty           -0.035     3.857    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.665    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                 -0.748    




