Verilator Tree Dump (format 0x3900) from <e19294> to <e27838>
     NETLIST 0x555edfea9f80 <e1> {a0}
    1: MODULE 0x555edfec7630 <e13606> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x555edfebf3e0 <e25747#> {c6} @dt=0x555edfebea00@(nw1)  clk INPUT PORT
    1:2: VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2: VAR 0x555edfed3620 <e25753#> {c9} @dt=0x555edfed2d60@(nw1)  active OUTPUT PORT
    1:2: VAR 0x555edfee2c90 <e25756#> {c10} @dt=0x555edfee2810@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x555edfee30b0 <e25764#> {c13} @dt=0x555edfee2fd0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x555edfee3f30 <e25767#> {c16} @dt=0x555edfee3ab0@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x555edfee4db0 <e25775#> {c17} @dt=0x555edfee4930@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x555edfee5d70 <e25783#> {c20} @dt=0x555edfee5870@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x555edfee6190 <e25791#> {c21} @dt=0x555edfee60b0@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x555edfee65b0 <e25794#> {c22} @dt=0x555edfee64d0@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x555edfee75b0 <e25797#> {c23} @dt=0x555edfee70b0@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x555edfee85b0 <e25805#> {c24} @dt=0x555edfee80b0@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2: VAR 0x555edfee9830 <e25816#> {c31} @dt=0x555edfee9370@(nw32)  program_counter_prime VAR
    1:2: VAR 0x555edfeea9b0 <e25824#> {c32} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x555edfeebb10 <e25832#> {c33} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x555edfeecc50 <e25840#> {c34} @dt=0x555edfeec790@(nw32)  instruction_fetch VAR
    1:2: VAR 0x555edfeeddb0 <e25848#> {c35} @dt=0x555edfeed8b0@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x555edfeee1b0 <e25856#> {c36} @dt=0x555edfeee0d0@(nw1)  halt VAR
    1:2: VAR 0x555edfeee5f0 <e25859#> {c39} @dt=0x555edfeee510@(nw1)  program_counter_src_decode VAR
    1:2: VAR 0x555edfeeea50 <e25862#> {c40} @dt=0x555edfeee970@(nw1)  register_write_decode VAR
    1:2: VAR 0x555edfeeee50 <e25865#> {c41} @dt=0x555edfeeed70@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x555edfeef2b0 <e25868#> {c42} @dt=0x555edfeef1d0@(nw1)  memory_write_decode VAR
    1:2: VAR 0x555edfef03f0 <e25871#> {c43} @dt=0x555edfeeff30@(nw2)  ALU_src_B_decode VAR
    1:2: VAR 0x555edfef1550 <e25879#> {c44} @dt=0x555edfef1050@(nw2)  register_destination_decode VAR
    1:2: VAR 0x555edfef1950 <e25887#> {c45} @dt=0x555edfef1870@(nw1)  branch_decode VAR
    1:2: VAR 0x555edfef1d50 <e25890#> {c46} @dt=0x555edfef1c70@(nw1)  equal_decode VAR
    1:2: VAR 0x555edfef2e90 <e25893#> {c47} @dt=0x555edfef29d0@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x555edfef32d0 <e25901#> {c48} @dt=0x555edfef31f0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x555edfef36d0 <e25904#> {c49} @dt=0x555edfef35f0@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x555edfef3b30 <e25907#> {c50} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode VAR
    1:2: VAR 0x555edfef3f90 <e25910#> {c51} @dt=0x555edfef3eb0@(nw1)  j_instruction_decode VAR
    1:2: VAR 0x555edfef4390 <e25913#> {c52} @dt=0x555edfef42b0@(nw1)  HI_register_write_decode VAR
    1:2: VAR 0x555edfef4790 <e25916#> {c53} @dt=0x555edfef46b0@(nw1)  LO_register_write_decode VAR
    1:2: VAR 0x555edfef58f0 <e25919#> {c58} @dt=0x555edfef53f0@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2: VAR 0x555edfef7b90 <e25935#> {c60} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x555edfef8cb0 <e25943#> {c62} @dt=0x555edfef87b0@(nw6)  op VAR
    1:2: ASSIGNW 0x555edfef9a70 <e25950#> {c63} @dt=0x555edfef87b0@(nw6)
    1:2:1: SEL 0x555ee01e9c10 <e25972#> {c63} @dt=0x555edffa5190@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0181c30 <e25963#> {c63} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01e9ea0 <e25991#> {c63} @dt=0x555ee01b7880@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x555ee01e99c0 <e25965#> {c63} @dt=0x555ee01be590@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x555ee0181d50 <e25949#> {c63} @dt=0x555edfef87b0@(nw6)  op [LV] => VAR 0x555edfef8cb0 <e25943#> {c62} @dt=0x555edfef87b0@(nw6)  op VAR
    1:2: VAR 0x555edfefa950 <e25998#> {c64} @dt=0x555edfefa4d0@(nw5)  read_address_1 VAR
    1:2: VAR 0x555edfefafd0 <e26006#> {c64} @dt=0x555edfefab50@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x555edfefbcd0 <e26013#> {c65} @dt=0x555edfefa4d0@(nw5)
    1:2:1: SEL 0x555ee01ea420 <e26035#> {c65} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0181e70 <e26026#> {c65} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ea6b0 <e26054#> {c65} @dt=0x555ee01b7880@(G/sw5)  5'h15
    1:2:1:3: CONST 0x555ee01ea1d0 <e26028#> {c65} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee0181f90 <e26012#> {c65} @dt=0x555edfefa4d0@(nw5)  read_address_1 [LV] => VAR 0x555edfefa950 <e25998#> {c64} @dt=0x555edfefa4d0@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x555edfefc9d0 <e26060#> {c66} @dt=0x555edfefab50@(nw5)
    1:2:1: SEL 0x555ee01eac30 <e26082#> {c66} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01820b0 <e26073#> {c66} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01eaec0 <e26101#> {c66} @dt=0x555ee01b7880@(G/sw5)  5'h15
    1:2:1:3: CONST 0x555ee01ea9e0 <e26075#> {c66} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee01821d0 <e26059#> {c66} @dt=0x555edfefab50@(nw5)  Rs_decode [LV] => VAR 0x555edfefafd0 <e26006#> {c64} @dt=0x555edfefab50@(nw5)  Rs_decode VAR
    1:2: VAR 0x555edfefda30 <e26108#> {c67} @dt=0x555edfefd530@(nw5)  read_address_2 VAR
    1:2: VAR 0x555edfefe130 <e26116#> {c67} @dt=0x555edfefdc30@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x555edfefef50 <e26123#> {c68} @dt=0x555edfefd530@(nw5)
    1:2:1: SEL 0x555ee01eb440 <e26145#> {c68} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01822f0 <e26136#> {c68} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01eb6d0 <e26164#> {c68} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:1:3: CONST 0x555ee01eb1f0 <e26138#> {c68} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee0182410 <e26122#> {c68} @dt=0x555edfefd530@(nw5)  read_address_2 [LV] => VAR 0x555edfefda30 <e26108#> {c67} @dt=0x555edfefd530@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x555edfeffcb0 <e26170#> {c69} @dt=0x555edfefdc30@(nw5)
    1:2:1: SEL 0x555ee01ebc50 <e26192#> {c69} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182530 <e26183#> {c69} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ebee0 <e26211#> {c69} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:1:3: CONST 0x555ee01eba00 <e26185#> {c69} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee0182650 <e26169#> {c69} @dt=0x555edfefdc30@(nw5)  Rt_decode [LV] => VAR 0x555edfefe130 <e26116#> {c67} @dt=0x555edfefdc30@(nw5)  Rt_decode VAR
    1:2: VAR 0x555edff00d40 <e26218#> {c70} @dt=0x555edff00840@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x555edff01b60 <e26225#> {c71} @dt=0x555edff00840@(nw5)
    1:2:1: SEL 0x555ee01ec460 <e26247#> {c71} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182770 <e26238#> {c71} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ec6f0 <e26266#> {c71} @dt=0x555ee01b7880@(G/sw5)  5'hb
    1:2:1:3: CONST 0x555ee01ec210 <e26240#> {c71} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee0182890 <e26224#> {c71} @dt=0x555edff00840@(nw5)  Rd_decode [LV] => VAR 0x555edff00d40 <e26218#> {c70} @dt=0x555edff00840@(nw5)  Rd_decode VAR
    1:2: VAR 0x555edff02bf0 <e26273#> {c72} @dt=0x555edff026f0@(nw16)  immediate VAR
    1:2: ASSIGNW 0x555edff03a10 <e26280#> {c73} @dt=0x555edff026f0@(nw16)
    1:2:1: SEL 0x555ee01ecc70 <e26301#> {c73} @dt=0x555ee01ecd40@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01829b0 <e26293#> {c73} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ecf00 <e26320#> {c73} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:3: CONST 0x555ee01eca20 <e26295#> {c73} @dt=0x555ee01bae90@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x555ee0182ad0 <e26279#> {c73} @dt=0x555edff026f0@(nw16)  immediate [LV] => VAR 0x555edff02bf0 <e26273#> {c72} @dt=0x555edff026f0@(nw16)  immediate VAR
    1:2: VAR 0x555edff04aa0 <e26327#> {c74} @dt=0x555edff045a0@(nw26)  j_offset VAR
    1:2: ASSIGNW 0x555edff058c0 <e26334#> {c75} @dt=0x555edff045a0@(nw26)
    1:2:1: SEL 0x555ee01ed480 <e26355#> {c75} @dt=0x555ee01ed550@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182bf0 <e26347#> {c75} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ed710 <e26374#> {c75} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:3: CONST 0x555ee01ed230 <e26349#> {c75} @dt=0x555ee01bae90@(G/wu32/5)  ?32?h1a
    1:2:2: VARREF 0x555ee0182d10 <e26333#> {c75} @dt=0x555edff045a0@(nw26)  j_offset [LV] => VAR 0x555edff04aa0 <e26327#> {c74} @dt=0x555edff045a0@(nw26)  j_offset VAR
    1:2: VAR 0x555edff069e0 <e26381#> {c77} @dt=0x555edff064e0@(nw32)  register_file_output_LO_decode VAR
    1:2: VAR 0x555edff07bc0 <e26389#> {c78} @dt=0x555edff076c0@(nw32)  register_file_output_HI_decode VAR
    1:2: VAR 0x555edff08d30 <e26397#> {c79} @dt=0x555edff08870@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x555edff09f50 <e26405#> {c80} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x555edff0b130 <e26413#> {c81} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x555edff0c280 <e26421#> {c82} @dt=0x555edff0bd80@(nw32)  src_A_decode VAR
    1:2: VAR 0x555edff0d3d0 <e26429#> {c83} @dt=0x555edff0ced0@(nw32)  src_B_decode VAR
    1:2: VAR 0x555edff0e520 <e26437#> {c84} @dt=0x555edff0e020@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x555edff0f670 <e26445#> {c85} @dt=0x555edff0f170@(nw32)  comparator_1 VAR
    1:2: VAR 0x555edff107c0 <e26453#> {c86} @dt=0x555edff102c0@(nw32)  comparator_2 VAR
    1:2: VAR 0x555edff119a0 <e26461#> {c87} @dt=0x555edff114a0@(nw32)  j_program_counter_decode VAR
    1:2: VAR 0x555edff12bc0 <e26469#> {c90} @dt=0x555edff126c0@(nw2)  register_destination_execute VAR
    1:2: VAR 0x555edff13080 <e26477#> {c91} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x555edff13510 <e26480#> {c92} @dt=0x555edff13430@(nw1)  memory_write_execute VAR
    1:2: VAR 0x555edff14680 <e26483#> {c93} @dt=0x555edff141c0@(nw5)  write_register_execute VAR
    1:2: VAR 0x555edff15830 <e26491#> {c94} @dt=0x555edff15370@(nw2)  ALU_src_B_execute VAR
    1:2: VAR 0x555edff169e0 <e26499#> {c95} @dt=0x555edff16520@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x555edff16ee0 <e26507#> {c96} @dt=0x555edff16e00@(nw1)  HI_register_write_execute VAR
    1:2: VAR 0x555edff173a0 <e26510#> {c97} @dt=0x555edff172c0@(nw1)  LO_register_write_execute VAR
    1:2: VAR 0x555edff17830 <e26513#> {c98} @dt=0x555edff17750@(nw1)  register_write_execute VAR
    1:2: VAR 0x555edff17d70 <e26516#> {c99} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x555edff18200 <e26519#> {c100} @dt=0x555edff18120@(nw1)  j_instruction_execute VAR
    1:2: VAR 0x555edff18690 <e26522#> {c101} @dt=0x555edff185b0@(nw1)  using_HI_LO_execute VAR
    1:2: VAR 0x555edff19820 <e26525#> {c104} @dt=0x555edff19320@(nw32)  src_A_execute VAR
    1:2: VAR 0x555edff1a970 <e26533#> {c105} @dt=0x555edff1a470@(nw32)  src_B_execute VAR
    1:2: VAR 0x555edff1bae0 <e26541#> {c106} @dt=0x555edff1b620@(nw32)  src_A_ALU_execute VAR
    1:2: VAR 0x555edff1cc90 <e26549#> {c107} @dt=0x555edff1c7d0@(nw32)  src_B_ALU_execute VAR
    1:2: VAR 0x555edff1de40 <e26557#> {c108} @dt=0x555edff1d980@(nw32)  write_data_execute VAR
    1:2: VAR 0x555edff1eff0 <e26565#> {c109} @dt=0x555edff1eb30@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x555edff201a0 <e26573#> {c110} @dt=0x555edff1fce0@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x555edff21350 <e26581#> {c111} @dt=0x555edff20e90@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x555edff224e0 <e26589#> {c112} @dt=0x555edff21fe0@(nw5)  Rs_execute VAR
    1:2: VAR 0x555edff23630 <e26597#> {c113} @dt=0x555edff23130@(nw5)  Rt_execute VAR
    1:2: VAR 0x555edff24780 <e26605#> {c114} @dt=0x555edff24280@(nw5)  Rd_execute VAR
    1:2: VAR 0x555edff258f0 <e26613#> {c115} @dt=0x555edff25430@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x555edff26ae0 <e26621#> {c116} @dt=0x555edff265e0@(nw32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x555edff27cc0 <e26629#> {c117} @dt=0x555edff277c0@(nw32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x555edff28ed0 <e26637#> {c118} @dt=0x555edff289d0@(nw32)  j_program_counter_execute VAR
    1:2: VAR 0x555edff293a0 <e26645#> {c121} @dt=0x555edff292c0@(nw1)  register_write_memory VAR
    1:2: VAR 0x555edff2a510 <e26648#> {c122} @dt=0x555edff2a050@(nw5)  write_register_memory VAR
    1:2: VAR 0x555edff2aa10 <e26656#> {c123} @dt=0x555edff2a930@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x555edff2aea0 <e26659#> {c124} @dt=0x555edff2adc0@(nw1)  memory_write_memory VAR
    1:2: VAR 0x555edff2b360 <e26662#> {c125} @dt=0x555edff2b280@(nw1)  HI_register_write_memory VAR
    1:2: VAR 0x555edff2b820 <e26665#> {c126} @dt=0x555edff2b740@(nw1)  LO_register_write_memory VAR
    1:2: VAR 0x555edff2bcb0 <e26668#> {c127} @dt=0x555edff2bbd0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x555edff2c170 <e26671#> {c128} @dt=0x555edff2c090@(nw1)  register_file_memory_mux_memory VAR
    1:2: VAR 0x555edff2c630 <e26674#> {c129} @dt=0x555edff2c550@(nw1)  j_instruction_memory VAR
    1:2: VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x555edff2e990 <e26685#> {c133} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x555edff2fb40 <e26693#> {c134} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x555edff30cf0 <e26701#> {c135} @dt=0x555edff30830@(nw32)  read_data_memory VAR
    1:2: VAR 0x555edff31ea0 <e26709#> {c136} @dt=0x555edff319e0@(nw32)  write_data_memory VAR
    1:2: VAR 0x555edff330c0 <e26717#> {c137} @dt=0x555edff32bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x555edff342a0 <e26725#> {c138} @dt=0x555edff33da0@(nw32)  j_program_counter_memory VAR
    1:2: VAR 0x555edff347a0 <e26733#> {c142} @dt=0x555edff346c0@(nw1)  register_write_writeback VAR
    1:2: VAR 0x555edff34c60 <e26736#> {c143} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback VAR
    1:2: VAR 0x555edff35120 <e26739#> {c144} @dt=0x555edff35040@(nw1)  LO_register_write_writeback VAR
    1:2: VAR 0x555edff355e0 <e26742#> {c145} @dt=0x555edff35500@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x555edff36800 <e26745#> {c148} @dt=0x555edff36300@(nw5)  write_register_writeback VAR
    1:2: VAR 0x555edff37970 <e26753#> {c149} @dt=0x555edff374b0@(nw32)  result_writeback VAR
    1:2: VAR 0x555edff38b20 <e26761#> {c150} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x555edff39cd0 <e26769#> {c151} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x555edff3ae80 <e26777#> {c152} @dt=0x555edff3a9c0@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x555edff3c030 <e26785#> {c153} @dt=0x555edff3bb70@(nw32)  read_data_writeback VAR
    1:2: VAR 0x555edff3c4e0 <e26793#> {c156} @dt=0x555edff3c400@(nw1)  stall_fetch VAR
    1:2: VAR 0x555edff3c910 <e26796#> {c157} @dt=0x555edff3c830@(nw1)  stall_decode VAR
    1:2: VAR 0x555edff3cda0 <e26799#> {c158} @dt=0x555edff3ccc0@(nw1)  forward_A_decode VAR
    1:2: VAR 0x555edff3d230 <e26802#> {c159} @dt=0x555edff3d150@(nw1)  forward_B_decode VAR
    1:2: VAR 0x555edff3d6c0 <e26805#> {c160} @dt=0x555edff3d5e0@(nw1)  flush_execute_register VAR
    1:2: VAR 0x555edff3e830 <e26808#> {c161} @dt=0x555edff3e370@(nw3)  forward_A_execute VAR
    1:2: VAR 0x555edff3f9e0 <e26816#> {c162} @dt=0x555edff3f520@(nw3)  forward_B_execute VAR
    1:2: VAR 0x555edff3fee0 <e26824#> {c163} @dt=0x555edff3fe00@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x555edff40460 <e26826#> {c166} @dt=0x555edff30830@(nw32)
    1:2:1: VARREF 0x555ee0182e30 <e26827#> {c166} @dt=0x555edfee80b0@(nw32)  data_readdata [RV] <- VAR 0x555edfee85b0 <e25805#> {c24} @dt=0x555edfee80b0@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x555ee0182f50 <e26825#> {c166} @dt=0x555edff30830@(nw32)  read_data_memory [LV] => VAR 0x555edff30cf0 <e26701#> {c135} @dt=0x555edff30830@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x555edff408c0 <e26829#> {c167} @dt=0x555edfee5870@(nw32)
    1:2:1: VARREF 0x555ee0183070 <e26830#> {c167} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x555ee0183190 <e26828#> {c167} @dt=0x555edfee5870@(nw32)  data_address [LV] => VAR 0x555edfee5d70 <e25783#> {c20} @dt=0x555edfee5870@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x555edff40d20 <e26832#> {c168} @dt=0x555edfee70b0@(nw32)
    1:2:1: VARREF 0x555ee01832b0 <e26833#> {c168} @dt=0x555edff319e0@(nw32)  write_data_memory [RV] <- VAR 0x555edff31ea0 <e26709#> {c136} @dt=0x555edff319e0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x555ee01833d0 <e26831#> {c168} @dt=0x555edfee70b0@(nw32)  data_writedata [LV] => VAR 0x555edfee75b0 <e25797#> {c23} @dt=0x555edfee70b0@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x555edff41180 <e26835#> {c169} @dt=0x555edfee60b0@(nw1)
    1:2:1: VARREF 0x555ee01834f0 <e26836#> {c169} @dt=0x555edff2adc0@(nw1)  memory_write_memory [RV] <- VAR 0x555edff2aea0 <e26659#> {c124} @dt=0x555edff2adc0@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x555ee0183610 <e26834#> {c169} @dt=0x555edfee60b0@(nw1)  data_write [LV] => VAR 0x555edfee6190 <e25791#> {c21} @dt=0x555edfee60b0@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x555edff41630 <e26838#> {c170} @dt=0x555edfee64d0@(nw1)
    1:2:1: VARREF 0x555ee0183730 <e26839#> {c170} @dt=0x555edff2a930@(nw1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e26656#> {c123} @dt=0x555edff2a930@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x555ee0183850 <e26837#> {c170} @dt=0x555edfee64d0@(nw1)  data_read [LV] => VAR 0x555edfee65b0 <e25794#> {c22} @dt=0x555edfee64d0@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x555edff41aa0 <e26841#> {c173} @dt=0x555edfee3ab0@(nw32)
    1:2:1: VARREF 0x555ee0183970 <e26842#> {c173} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch [RV] <- VAR 0x555edfeea9b0 <e25824#> {c32} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x555ee0183a90 <e26840#> {c173} @dt=0x555edfee3ab0@(nw32)  instr_address [LV] => VAR 0x555edfee3f30 <e25767#> {c16} @dt=0x555edfee3ab0@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x555edff41f00 <e26844#> {c174} @dt=0x555edfeec790@(nw32)
    1:2:1: VARREF 0x555ee0183bb0 <e26845#> {c174} @dt=0x555edfee4930@(nw32)  instr_readdata [RV] <- VAR 0x555edfee4db0 <e25775#> {c17} @dt=0x555edfee4930@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x555ee0183cd0 <e26843#> {c174} @dt=0x555edfeec790@(nw32)  instruction_fetch [LV] => VAR 0x555edfeecc50 <e25840#> {c34} @dt=0x555edfeec790@(nw32)  instruction_fetch VAR
    1:2: CELL 0x555edfed2150 <e2429> {c176}  register_file -> MODULE 0x555ee00a0710 <e13629> {l2}  Register_File  L3
    1:2:1: PIN 0x555edfeb6ec0 <e2361> {c177}  clk -> VAR 0x555ee00a0b80 <e20639#> {l3} @dt=0x555ee00a0aa0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0183df0 <e26846#> {c177} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff428b0 <e2371> {c177}  pipelined -> VAR 0x555ee00a10a0 <e20642#> {l4} @dt=0x555ee00a0fc0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x555ee01edb20 <e26859#> {c177} @dt=0x555ee00a0fc0@(nw1)  1'h1
    1:2:1: PIN 0x555edff42d00 <e2375> {c178}  write_enable -> VAR 0x555ee00a15c0 <e20645#> {l5} @dt=0x555ee00a14e0@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0183f10 <e26860#> {c178} @dt=0x555edff346c0@(nw1)  register_write_writeback [RV] <- VAR 0x555edff347a0 <e26733#> {c142} @dt=0x555edff346c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff43120 <e2379> {c179}  HI_write_enable -> VAR 0x555ee00a1980 <e20648#> {l5} @dt=0x555ee00a18a0@(nw1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0184030 <e26861#> {c179} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback [RV] <- VAR 0x555edff34c60 <e26736#> {c143} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff43540 <e2383> {c180}  LO_write_enable -> VAR 0x555ee00a1d40 <e20651#> {l5} @dt=0x555ee00a1c60@(nw1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0184150 <e26862#> {c180} @dt=0x555edff35040@(nw1)  LO_register_write_writeback [RV] <- VAR 0x555edff35120 <e26739#> {c144} @dt=0x555edff35040@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff438d0 <e2387> {c181}  read_address_1 -> VAR 0x555ee00a2f00 <e20654#> {l6} @dt=0x555ee00a2a00@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0184270 <e26863#> {c181} @dt=0x555edfefa4d0@(nw5)  read_address_1 [RV] <- VAR 0x555edfefa950 <e25998#> {c64} @dt=0x555edfefa4d0@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x555edff43c90 <e2391> {c182}  read_address_2 -> VAR 0x555ee00a36e0 <e20662#> {l6} @dt=0x555ee00a31e0@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x555ee0184390 <e26864#> {c182} @dt=0x555edfefd530@(nw5)  read_address_2 [RV] <- VAR 0x555edfefda30 <e26108#> {c67} @dt=0x555edfefd530@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x555edff440e0 <e2395> {c183}  write_address -> VAR 0x555ee00a3ec0 <e20670#> {l6} @dt=0x555ee00a39c0@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x555ee01844b0 <e26865#> {c183} @dt=0x555edff36300@(nw5)  write_register_writeback [RV] <- VAR 0x555edff36800 <e26745#> {c148} @dt=0x555edff36300@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff444d0 <e2399> {c184}  write_data -> VAR 0x555ee00a5100 <e20678#> {l7} @dt=0x555ee00a4c00@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee01845d0 <e26866#> {c184} @dt=0x555edff374b0@(nw32)  result_writeback [RV] <- VAR 0x555edff37970 <e26753#> {c149} @dt=0x555edff374b0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x555edff448d0 <e2403> {c185}  HI_write_data -> VAR 0x555ee00a58e0 <e20686#> {l7} @dt=0x555ee00a53e0@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee01846f0 <e26867#> {c185} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x555edff38b20 <e26761#> {c150} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff44cd0 <e2407> {c186}  LO_write_data -> VAR 0x555ee00a60c0 <e20694#> {l7} @dt=0x555ee00a5bc0@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee0184810 <e26868#> {c186} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x555edff39cd0 <e26769#> {c151} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff45120 <e2411> {c187}  read_data_1 -> VAR 0x555ee00a7280 <e20702#> {l8} @dt=0x555ee00a6e00@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184930 <e26869#> {c187} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode [LV] => VAR 0x555edff09f50 <e26405#> {c80} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x555edff45540 <e2415> {c188}  read_data_2 -> VAR 0x555ee00a7a60 <e20710#> {l8} @dt=0x555ee00a7560@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184a50 <e26870#> {c188} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode [LV] => VAR 0x555edff0b130 <e26413#> {c81} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x555edff458d0 <e2419> {c189}  read_register_2 -> VAR 0x555ee00aa750 <e20734#> {l10} @dt=0x555ee00aa250@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184b70 <e26871#> {c189} @dt=0x555edfee2810@(nw32)  register_v0 [LV] => VAR 0x555edfee2c90 <e25756#> {c10} @dt=0x555edfee2810@(nw32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x555edff45d20 <e2423> {c190}  read_data_HI -> VAR 0x555ee00a94e0 <e20726#> {l9} @dt=0x555ee00a8fe0@(nw32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184c90 <e26872#> {c190} @dt=0x555edff076c0@(nw32)  register_file_output_HI_decode [LV] => VAR 0x555edff07bc0 <e26389#> {c78} @dt=0x555edff076c0@(nw32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x555edff46140 <e2427> {c191}  read_data_LO -> VAR 0x555ee00a8cd0 <e20718#> {l9} @dt=0x555ee00a87d0@(nw32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184db0 <e26873#> {c191} @dt=0x555edff064e0@(nw32)  register_file_output_LO_decode [LV] => VAR 0x555edff069e0 <e26381#> {c77} @dt=0x555edff064e0@(nw32)  register_file_output_LO_decode VAR
    1:2: CELL 0x555edfecade0 <e2454> {c194}  pc -> MODULE 0x555ee0096d10 <e13628> {k1}  Program_Counter  L3
    1:2:1: PIN 0x555edff46670 <e2431> {c195}  clk -> VAR 0x555ee0097180 <e20904#> {k2} @dt=0x555ee00970a0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0184ed0 <e26874#> {c195} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff46a70 <e2436> {c196}  address_input -> VAR 0x555ee00982c0 <e20907#> {k3} @dt=0x555ee0097dc0@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x555ee0184ff0 <e26875#> {c196} @dt=0x555edfee9370@(nw32)  program_counter_prime [RV] <- VAR 0x555edfee9830 <e25816#> {c31} @dt=0x555edfee9370@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x555edff46e30 <e2440> {c197}  reset -> VAR 0x555ee0098d00 <e20918#> {k5} @dt=0x555ee0098c20@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0185110 <e26876#> {c197} @dt=0x555edfed0fd0@(nw1)  reset [RV] <- VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x555edff471f0 <e2444> {c198}  enable -> VAR 0x555ee00987e0 <e20915#> {k4} @dt=0x555ee0098700@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0185230 <e26877#> {c198} @dt=0x555edff3c400@(nw1)  stall_fetch [RV] <- VAR 0x555edff3c4e0 <e26793#> {c156} @dt=0x555edff3c400@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x555edff475f0 <e2448> {c199}  address_output -> VAR 0x555ee009a4a0 <e20924#> {k7} @dt=0x555ee0099fa0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185350 <e26878#> {c199} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch [LV] => VAR 0x555edfeea9b0 <e25824#> {c32} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x555edff479b0 <e2452> {c200}  halt -> VAR 0x555ee0099220 <e20921#> {k6} @dt=0x555ee0099140@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185470 <e26879#> {c200} @dt=0x555edfeee0d0@(nw1)  halt [LV] => VAR 0x555edfeee1b0 <e25856#> {c36} @dt=0x555edfeee0d0@(nw1)  halt VAR
    1:2: CELL 0x555edff49d00 <e2510> {c203}  plus_four_adder -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff47f50 <e2456> {c204}  a -> VAR 0x555edff866e0 <e25713#> {d3} @dt=0x555edff86200@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0185590 <e26880#> {c204} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch [RV] <- VAR 0x555edfeea9b0 <e25824#> {c32} @dt=0x555edfeea4f0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x555edff49750 <e2504> {c205}  b -> VAR 0x555edff86ec0 <e25721#> {d3} @dt=0x555edff869e0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x555edff49320 <e2503> {c205} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1: CONCAT 0x555edff490f0 <e2495> {c205} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x555edff48a70 <e2482> {c205} @dt=0x555edff48b30@(G/w28)
    1:2:1:1:1:1:1: CONST 0x555edff48710 <e2470> {c205} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x555edff48310 <e2471> {c205} @dt=0x555edfed4050@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x555edff48dd0 <e2483> {c205} @dt=0x555edff48f80@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x555edff493e0 <e2496> {c205} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:1: PIN 0x555edff49bc0 <e2508> {c206}  z -> VAR 0x555edff88100 <e25729#> {d4} @dt=0x555edff87c20@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01856b0 <e26893#> {c206} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x555edfeebb10 <e25832#> {c33} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x555edff4ba70 <e2537> {c209}  program_counter_multiplexer -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff4a9d0 <e2519> {c210}  control -> VAR 0x555ee0159dc0 <e21159#> {i6} @dt=0x555edfee0800@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee01857d0 <e26894#> {c210} @dt=0x555edfeee510@(nw1)  program_counter_src_decode [RV] <- VAR 0x555edfeee5f0 <e25859#> {c39} @dt=0x555edfeee510@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x555edff4ae10 <e2524> {c211}  input_0 -> VAR 0x555edfee08e0 <e21162#> {i7} @dt=0x555edfee0a60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee01858f0 <e26895#> {c211} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x555edfeebb10 <e25832#> {c33} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x555edff4b260 <e2528> {c212}  input_1 -> VAR 0x555edfee1080 <e21199#> {i8} @dt=0x555edff2cdc0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185a10 <e26896#> {c212} @dt=0x555edfef53f0@(nw32)  program_counter_branch_decode [RV] <- VAR 0x555edfef58f0 <e25919#> {c58} @dt=0x555edfef53f0@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x555edff4b680 <e2532> {c213}  resolved -> VAR 0x555ee01952b0 <e21236#> {i10} @dt=0x555ee0195430@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185b30 <e26897#> {c213} @dt=0x555edfeed8b0@(nw32)  program_counter_mux_1_out [LV] => VAR 0x555edfeeddb0 <e25848#> {c35} @dt=0x555edfeed8b0@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x555edff4d770 <e2565> {c216}  program_counter_multiplexer_two -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff4c740 <e2547> {c217}  control -> VAR 0x555ee0159dc0 <e21159#> {i6} @dt=0x555edfee0800@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee0185c50 <e26898#> {c217} @dt=0x555edff2bbd0@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x555edff2bcb0 <e26668#> {c127} @dt=0x555edff2bbd0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x555edff4cb90 <e2552> {c218}  input_0 -> VAR 0x555edfee08e0 <e21162#> {i7} @dt=0x555edfee0a60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185d70 <e26899#> {c218} @dt=0x555edfeed8b0@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x555edfeeddb0 <e25848#> {c35} @dt=0x555edfeed8b0@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x555edff4cfb0 <e2556> {c219}  input_1 -> VAR 0x555edfee1080 <e21199#> {i8} @dt=0x555edff2cdc0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185e90 <e26900#> {c219} @dt=0x555edff32bc0@(nw32)  ALU_output_memory_resolved [RV] <- VAR 0x555edff330c0 <e26717#> {c137} @dt=0x555edff32bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x555edff4d3a0 <e2560> {c220}  resolved -> VAR 0x555ee01952b0 <e21236#> {i10} @dt=0x555ee0195430@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185fb0 <e26901#> {c220} @dt=0x555edfee9370@(nw32)  program_counter_prime [LV] => VAR 0x555edfee9830 <e25816#> {c31} @dt=0x555edfee9370@(nw32)  program_counter_prime VAR
    1:2: CELL 0x555edff4fc00 <e2598> {c223}  fetch_decode_register -> MODULE 0x555ee0112560 <e13632> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x555edff4dde0 <e2567> {c224}  clk -> VAR 0x555ee01129d0 <e19739#> {o3} @dt=0x555ee01128f0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee01860d0 <e26902#> {c224} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff4e1a0 <e2572> {c225}  reset -> VAR 0x555ee01138b0 <e19748#> {o6} @dt=0x555ee01137d0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee01861f0 <e26903#> {c225} @dt=0x555edfed0fd0@(nw1)  reset [RV] <- VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x555edff4e560 <e2576> {c226}  enable -> VAR 0x555ee0112e70 <e19742#> {o4} @dt=0x555ee0112d90@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0186310 <e26904#> {c226} @dt=0x555edff3c830@(nw1)  stall_decode [RV] <- VAR 0x555edff3c910 <e26796#> {c157} @dt=0x555edff3c830@(nw1)  stall_decode VAR
    1:2:1: PIN 0x555edff4e9b0 <e2580> {c227}  clear -> VAR 0x555ee0113390 <e19745#> {o5} @dt=0x555ee01132b0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x555ee0186430 <e26905#> {c227} @dt=0x555edfeee510@(nw1)  program_counter_src_decode [RV] <- VAR 0x555edfeee5f0 <e25859#> {c39} @dt=0x555edfeee510@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x555edff4ed80 <e2584> {c228}  instruction_fetch -> VAR 0x555ee0114af0 <e19751#> {o8} @dt=0x555ee01145f0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x555ee0186550 <e26906#> {c228} @dt=0x555edfeec790@(nw32)  instruction_fetch [RV] <- VAR 0x555edfeecc50 <e25840#> {c34} @dt=0x555edfeec790@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x555edff4f1d0 <e2588> {c229}  program_counter_plus_four_fetch -> VAR 0x555ee0115d80 <e19759#> {o9} @dt=0x555ee0115880@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x555ee0186670 <e26907#> {c229} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x555edfeebb10 <e25832#> {c33} @dt=0x555edfeeb610@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x555edff4f640 <e2592> {c230}  instruction_decode -> VAR 0x555ee01170b0 <e19767#> {o11} @dt=0x555ee0116bb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186790 <e26908#> {c230} @dt=0x555edfef6570@(nw32)  instruction_decode [LV] => VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x555edff4fa90 <e2596> {c231}  program_counter_plus_four_decode -> VAR 0x555ee01183e0 <e19775#> {o12} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01868b0 <e26909#> {c231} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x555edfef7b90 <e25935#> {c60} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x555edfedae50 <e2651> {c234}  control_unit -> MODULE 0x555edffc7ea0 <e13623> {f1}  Control_Unit  L3
    1:2:1: PIN 0x555edff50220 <e2600> {c235}  instruction -> VAR 0x555edffd7a00 <e21850#> {f3} @dt=0x555edffd5700@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x555ee01869d0 <e26910#> {c235} @dt=0x555edfef6570@(nw32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e25927#> {c59} @dt=0x555edfef6570@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x555edff50620 <e2605> {c236}  register_write -> VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186af0 <e26911#> {c236} @dt=0x555edfeee970@(nw1)  register_write_decode [LV] => VAR 0x555edfeeea50 <e25862#> {c40} @dt=0x555edfeee970@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x555edff50ab0 <e2609> {c237}  memory_to_register -> VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186c10 <e26912#> {c237} @dt=0x555edfeeed70@(nw1)  memory_to_register_decode [LV] => VAR 0x555edfeeee50 <e25865#> {c41} @dt=0x555edfeeed70@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x555edff50e80 <e2613> {c238}  memory_write -> VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186d30 <e26913#> {c238} @dt=0x555edfeef1d0@(nw1)  memory_write_decode [LV] => VAR 0x555edfeef2b0 <e25868#> {c42} @dt=0x555edfeef1d0@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x555edff51280 <e2617> {c239}  ALU_src_B -> VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186e50 <e26914#> {c239} @dt=0x555edfeeff30@(nw2)  ALU_src_B_decode [LV] => VAR 0x555edfef03f0 <e25871#> {c43} @dt=0x555edfeeff30@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x555edff51710 <e2621> {c240}  register_destination -> VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186f70 <e26915#> {c240} @dt=0x555edfef1050@(nw2)  register_destination_decode [LV] => VAR 0x555edfef1550 <e25879#> {c44} @dt=0x555edfef1050@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x555edff51aa0 <e2625> {c241}  branch -> VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187090 <e26916#> {c241} @dt=0x555edfef1870@(nw1)  branch_decode [LV] => VAR 0x555edfef1950 <e25887#> {c45} @dt=0x555edfef1870@(nw1)  branch_decode VAR
    1:2:1: PIN 0x555edfed6e60 <e2629> {c242}  HI_register_write -> VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01871b0 <e26917#> {c242} @dt=0x555edfef42b0@(nw1)  HI_register_write_decode [LV] => VAR 0x555edfef4390 <e25913#> {c52} @dt=0x555edfef42b0@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x555edfed7730 <e2633> {c243}  LO_register_write -> VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01872d0 <e26918#> {c243} @dt=0x555edfef46b0@(nw1)  LO_register_write_decode [LV] => VAR 0x555edfef4790 <e25916#> {c53} @dt=0x555edfef46b0@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x555edfed81b0 <e2637> {c244}  ALU_function -> VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01873f0 <e26919#> {c244} @dt=0x555edfef29d0@(nw6)  ALU_function_decode [LV] => VAR 0x555edfef2e90 <e25893#> {c47} @dt=0x555edfef29d0@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x555edfed8b30 <e2641> {c245}  program_counter_multiplexer_jump -> VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187510 <e26920#> {c245} @dt=0x555edfef31f0@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x555edfef32d0 <e25901#> {c48} @dt=0x555edfef31f0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x555edfed98f0 <e2645> {c246}  j_instruction -> VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187630 <e26921#> {c246} @dt=0x555edfef3eb0@(nw1)  j_instruction_decode [LV] => VAR 0x555edfef3f90 <e25910#> {c51} @dt=0x555edfef3eb0@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x555edfeda470 <e2649> {c247}  using_HI_LO -> VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187750 <e26922#> {c247} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode [LV] => VAR 0x555edfef3b30 <e25907#> {c50} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x555edff51de0 <e26924#> {c251} @dt=0x555edff0f170@(nw32)
    1:2:1: COND 0x555edfedaf90 <e26933#> {c251} @dt=0x555edff0f170@(nw32)
    1:2:1:1: VARREF 0x555ee0187870 <e26925#> {c251} @dt=0x555edff3ccc0@(nw1)  forward_A_decode [RV] <- VAR 0x555edff3cda0 <e26799#> {c158} @dt=0x555edff3ccc0@(nw1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x555ee0187990 <e26926#> {c251} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x555ee0187ab0 <e26927#> {c251} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode [RV] <- VAR 0x555edff09f50 <e26405#> {c80} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x555ee0187bd0 <e26923#> {c251} @dt=0x555edff0f170@(nw32)  comparator_1 [LV] => VAR 0x555edff0f670 <e26445#> {c85} @dt=0x555edff0f170@(nw32)  comparator_1 VAR
    1:2: ASSIGNW 0x555edff52300 <e26935#> {c252} @dt=0x555edff102c0@(nw32)
    1:2:1: COND 0x555edff52240 <e26944#> {c252} @dt=0x555edff102c0@(nw32)
    1:2:1:1: VARREF 0x555ee0187cf0 <e26936#> {c252} @dt=0x555edff3d150@(nw1)  forward_B_decode [RV] <- VAR 0x555edff3d230 <e26802#> {c159} @dt=0x555edff3d150@(nw1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x555ee0187e10 <e26937#> {c252} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x555ee0187f30 <e26938#> {c252} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode [RV] <- VAR 0x555edff0b130 <e26413#> {c81} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x555ee0188050 <e26934#> {c252} @dt=0x555edff102c0@(nw32)  comparator_2 [LV] => VAR 0x555edff107c0 <e26453#> {c86} @dt=0x555edff102c0@(nw32)  comparator_2 VAR
    1:2: ASSIGNW 0x555edff52890 <e26946#> {c253} @dt=0x555edff0bd80@(nw32)
    1:2:1: COND 0x555edff527d0 <e26955#> {c253} @dt=0x555edff0bd80@(nw32)
    1:2:1:1: VARREF 0x555ee0188170 <e26947#> {c253} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e25907#> {c50} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x555ee0188290 <e26948#> {c253} @dt=0x555edff064e0@(nw32)  register_file_output_LO_decode [RV] <- VAR 0x555edff069e0 <e26381#> {c77} @dt=0x555edff064e0@(nw32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x555ee01883b0 <e26949#> {c253} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode [RV] <- VAR 0x555edff09f50 <e26405#> {c80} @dt=0x555edff09a50@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x555ee01884d0 <e26945#> {c253} @dt=0x555edff0bd80@(nw32)  src_A_decode [LV] => VAR 0x555edff0c280 <e26421#> {c82} @dt=0x555edff0bd80@(nw32)  src_A_decode VAR
    1:2: ASSIGNW 0x555edff52f50 <e26957#> {c254} @dt=0x555edff0ced0@(nw32)
    1:2:1: COND 0x555edff52e90 <e26966#> {c254} @dt=0x555edff0ced0@(nw32)
    1:2:1:1: VARREF 0x555ee01885f0 <e26958#> {c254} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e25907#> {c50} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x555ee0188710 <e26959#> {c254} @dt=0x555edff076c0@(nw32)  register_file_output_HI_decode [RV] <- VAR 0x555edff07bc0 <e26389#> {c78} @dt=0x555edff076c0@(nw32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x555ee0188830 <e26960#> {c254} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode [RV] <- VAR 0x555edff0b130 <e26413#> {c81} @dt=0x555edff0ac30@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x555ee0188950 <e26956#> {c254} @dt=0x555edff0ced0@(nw32)  src_B_decode [LV] => VAR 0x555edff0d3d0 <e26429#> {c83} @dt=0x555edff0ced0@(nw32)  src_B_decode VAR
    1:2: CELL 0x555edff54000 <e2720> {c257}  reg_output_comparator -> MODULE 0x555ee0048b70 <e13624> {g1}  Comparator  L3
    1:2:1: PIN 0x555edff531c0 <e2701> {c258}  op -> VAR 0x555ee0049cc0 <e21611#> {g3} @dt=0x555ee0049840@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x555ee0188a70 <e26967#> {c258} @dt=0x555edfef87b0@(nw6)  op [RV] <- VAR 0x555edfef8cb0 <e25943#> {c62} @dt=0x555edfef87b0@(nw6)  op VAR
    1:2:1: PIN 0x555edff53400 <e2706> {c259}  rt -> VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x555ee0188b90 <e26968#> {c259} @dt=0x555edfefdc30@(nw5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e26116#> {c67} @dt=0x555edfefdc30@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x555edff53740 <e2710> {c260}  a -> VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0188cb0 <e26969#> {c260} @dt=0x555edff0f170@(nw32)  comparator_1 [RV] <- VAR 0x555edff0f670 <e26445#> {c85} @dt=0x555edff0f170@(nw32)  comparator_1 VAR
    1:2:1: PIN 0x555edff53b00 <e2714> {c261}  b -> VAR 0x555ee004d360 <e21635#> {g6} @dt=0x555ee004ce80@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee0188dd0 <e26970#> {c261} @dt=0x555edff102c0@(nw32)  comparator_2 [RV] <- VAR 0x555edff107c0 <e26453#> {c86} @dt=0x555edff102c0@(nw32)  comparator_2 VAR
    1:2:1: PIN 0x555edff53ec0 <e2718> {c262}  c -> VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0188ef0 <e26971#> {c262} @dt=0x555edfef1c70@(nw1)  equal_decode [LV] => VAR 0x555edfef1d50 <e25890#> {c46} @dt=0x555edfef1c70@(nw1)  equal_decode VAR
    1:2: ASSIGNW 0x555edff547d0 <e26973#> {c265} @dt=0x555edfeee510@(nw1)
    1:2:1: AND 0x555edff54710 <e26981#> {c265} @dt=0x555edfeee510@(nw1)
    1:2:1:1: VARREF 0x555ee0189010 <e26974#> {c265} @dt=0x555edfef1870@(nw1)  branch_decode [RV] <- VAR 0x555edfef1950 <e25887#> {c45} @dt=0x555edfef1870@(nw1)  branch_decode VAR
    1:2:1:2: VARREF 0x555ee0189130 <e26975#> {c265} @dt=0x555edfef1c70@(nw1)  equal_decode [RV] <- VAR 0x555edfef1d50 <e25890#> {c46} @dt=0x555edfef1c70@(nw1)  equal_decode VAR
    1:2:2: VARREF 0x555ee0189250 <e26972#> {c265} @dt=0x555edfeee510@(nw1)  program_counter_src_decode [LV] => VAR 0x555edfeee5f0 <e25859#> {c39} @dt=0x555edfeee510@(nw1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x555edff55e50 <e26983#> {c266} @dt=0x555edff0e020@(nw32)
    1:2:1: REPLICATE 0x555edff55a20 <e27036#> {c266} @dt=0x555edff491b0@(G/w32)
    1:2:1:1: CONCAT 0x555edff55920 <e27031#> {c266} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1: REPLICATE 0x555edff555b0 <e27025#> {c266} @dt=0x555ee01ecd40@(G/w16)
    1:2:1:1:1:1: SEL 0x555ee01ee6c0 <e27004#> {c266} @dt=0x555edff488c0@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x555ee0189370 <e26995#> {c266} @dt=0x555edff026f0@(nw16)  immediate [RV] <- VAR 0x555edff02bf0 <e26273#> {c72} @dt=0x555edff026f0@(nw16)  immediate VAR
    1:2:1:1:1:1:2: CONST 0x555ee01ee950 <e27020#> {c266} @dt=0x555ee01ee870@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x555ee01ee470 <e26997#> {c266} @dt=0x555ee01e1000@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x555edff54c10 <e2750> {c266} @dt=0x555edfed4050@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x555ee0189490 <e27026#> {c266} @dt=0x555edff026f0@(nw16)  immediate [RV] <- VAR 0x555edff02bf0 <e26273#> {c72} @dt=0x555edff026f0@(nw16)  immediate VAR
    1:2:1:2: CONST 0x555edff55ae0 <e2767> {c266} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee01895b0 <e26982#> {c266} @dt=0x555edff0e020@(nw32)  sign_imm_decode [LV] => VAR 0x555edff0e520 <e26437#> {c84} @dt=0x555edff0e020@(nw32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x555edff56770 <e27038#> {c267} @dt=0x555edff08870@(nw32)
    1:2:1: SHIFTL 0x555edff566b0 <e27046#> {c267} @dt=0x555edff08870@(nw32)
    1:2:1:1: VARREF 0x555ee01896d0 <e27039#> {c267} @dt=0x555edff0e020@(nw32)  sign_imm_decode [RV] <- VAR 0x555edff0e520 <e26437#> {c84} @dt=0x555edff0e020@(nw32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x555edff563e0 <e2787> {c267} @dt=0x555edff3dc80@(G/swu32/2)  ?32?sh2
    1:2:2: VARREF 0x555ee01897f0 <e27037#> {c267} @dt=0x555edff08870@(nw32)  shifter_output_decode [LV] => VAR 0x555edff08d30 <e26397#> {c79} @dt=0x555edff08870@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x555edff57620 <e2804> {c269}  adder_decode -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff56c70 <e2793> {c270}  a -> VAR 0x555edff866e0 <e25713#> {d3} @dt=0x555edff86200@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0189910 <e27047#> {c270} @dt=0x555edff08870@(nw32)  shifter_output_decode [RV] <- VAR 0x555edff08d30 <e26397#> {c79} @dt=0x555edff08870@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x555edff57090 <e2798> {c271}  b -> VAR 0x555edff86ec0 <e25721#> {d3} @dt=0x555edff869e0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee0189a30 <e27048#> {c271} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e25935#> {c60} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x555edff574e0 <e2802> {c272}  z -> VAR 0x555edff88100 <e25729#> {d4} @dt=0x555edff87c20@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0189b50 <e27049#> {c272} @dt=0x555edfef53f0@(nw32)  program_counter_branch_decode [LV] => VAR 0x555edfef58f0 <e25919#> {c58} @dt=0x555edfef53f0@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x555edff62040 <e2969> {c275}  decode_execute_register -> MODULE 0x555ee00b9990 <e13630> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x555edff57bb0 <e2806> {c276}  clk -> VAR 0x555ee00bad30 <e20154#> {m3} @dt=0x555ee00bac50@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0189c70 <e27050#> {c276} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff57f90 <e2811> {c277}  clear -> VAR 0x555ee00bb3b0 <e20157#> {m4} @dt=0x555ee00bb2d0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x555ee0189d90 <e27051#> {c277} @dt=0x555edff3d5e0@(nw1)  flush_execute_register [RV] <- VAR 0x555edff3d6c0 <e26805#> {c160} @dt=0x555edff3d5e0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x555edff58350 <e2815> {c278}  reset -> VAR 0x555ee00bb7d0 <e20160#> {m5} @dt=0x555ee00bb6f0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0189eb0 <e27052#> {c278} @dt=0x555edfed0fd0@(nw1)  reset [RV] <- VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x555edff58770 <e2819> {c279}  register_write_decode -> VAR 0x555ee00bbbf0 <e20163#> {m8} @dt=0x555ee00bbb10@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0189fd0 <e27053#> {c279} @dt=0x555edfeee970@(nw1)  register_write_decode [RV] <- VAR 0x555edfeeea50 <e25862#> {c40} @dt=0x555edfeee970@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x555edff58bf0 <e2823> {c280}  memory_to_register_decode -> VAR 0x555ee00bc010 <e20166#> {m9} @dt=0x555ee00bbf30@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a0f0 <e27054#> {c280} @dt=0x555edfeeed70@(nw1)  memory_to_register_decode [RV] <- VAR 0x555edfeeee50 <e25865#> {c41} @dt=0x555edfeeed70@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x555edff59030 <e2827> {c281}  memory_write_decode -> VAR 0x555ee00bc430 <e20169#> {m10} @dt=0x555ee00bc350@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a210 <e27055#> {c281} @dt=0x555edfeef1d0@(nw1)  memory_write_decode [RV] <- VAR 0x555edfeef2b0 <e25868#> {c42} @dt=0x555edfeef1d0@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x555edff59470 <e2831> {c282}  ALU_src_B_decode -> VAR 0x555ee00bd690 <e20172#> {m11} @dt=0x555ee00bd190@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a330 <e27056#> {c282} @dt=0x555edfeeff30@(nw2)  ALU_src_B_decode [RV] <- VAR 0x555edfef03f0 <e25871#> {c43} @dt=0x555edfeeff30@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x555edff598f0 <e2835> {c283}  register_destination_decode -> VAR 0x555ee00be8f0 <e20180#> {m12} @dt=0x555ee00be3f0@(nw2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a450 <e27057#> {c283} @dt=0x555edfef1050@(nw2)  register_destination_decode [RV] <- VAR 0x555edfef1550 <e25879#> {c44} @dt=0x555edfef1050@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x555edff59d70 <e2839> {c284}  HI_register_write_decode -> VAR 0x555ee00bee10 <e20188#> {m13} @dt=0x555ee00bed30@(nw1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a570 <e27058#> {c284} @dt=0x555edfef42b0@(nw1)  HI_register_write_decode [RV] <- VAR 0x555edfef4390 <e25913#> {c52} @dt=0x555edfef42b0@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x555edff5a1f0 <e2843> {c285}  LO_register_write_decode -> VAR 0x555ee00bf330 <e20191#> {m14} @dt=0x555ee00bf250@(nw1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a690 <e27059#> {c285} @dt=0x555edfef46b0@(nw1)  LO_register_write_decode [RV] <- VAR 0x555edfef4790 <e25916#> {c53} @dt=0x555edfef46b0@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x555edff5a630 <e2847> {c286}  ALU_function_decode -> VAR 0x555ee00c05d0 <e20194#> {m15} @dt=0x555ee00c00d0@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a7b0 <e27060#> {c286} @dt=0x555edfef29d0@(nw6)  ALU_function_decode [RV] <- VAR 0x555edfef2e90 <e25893#> {c47} @dt=0x555edfef29d0@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x555edff5a9f0 <e2851> {c287}  Rs_decode -> VAR 0x555ee00c8d50 <e20259#> {m32} @dt=0x555ee00c8870@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a8d0 <e27061#> {c287} @dt=0x555edfefab50@(nw5)  Rs_decode [RV] <- VAR 0x555edfefafd0 <e26006#> {c64} @dt=0x555edfefab50@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x555edff5adb0 <e2855> {c288}  Rt_decode -> VAR 0x555ee00c9fc0 <e20267#> {m33} @dt=0x555ee00c9ac0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a9f0 <e27062#> {c288} @dt=0x555edfefdc30@(nw5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e26116#> {c67} @dt=0x555edfefdc30@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x555edff5b170 <e2859> {c289}  Rd_decode -> VAR 0x555ee00cb230 <e20275#> {m34} @dt=0x555ee00cad30@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ab10 <e27063#> {c289} @dt=0x555edff00840@(nw5)  Rd_decode [RV] <- VAR 0x555edff00d40 <e26218#> {c70} @dt=0x555edff00840@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x555edff5b530 <e2863> {c290}  sign_imm_decode -> VAR 0x555ee00cc4a0 <e20283#> {m35} @dt=0x555ee00cbfa0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ac30 <e27064#> {c290} @dt=0x555edff0e020@(nw32)  sign_imm_decode [RV] <- VAR 0x555edff0e520 <e26437#> {c84} @dt=0x555edff0e020@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x555edff5b980 <e2867> {c291}  program_counter_multiplexer_jump_decode -> VAR 0x555ee00c0b30 <e20202#> {m16} @dt=0x555ee00c0a50@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ad50 <e27065#> {c291} @dt=0x555edfef31f0@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x555edfef32d0 <e25901#> {c48} @dt=0x555edfef31f0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x555edff5bdf0 <e2871> {c292}  j_instruction_decode -> VAR 0x555ee00c1090 <e20205#> {m17} @dt=0x555ee00c0fb0@(nw1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ae70 <e27066#> {c292} @dt=0x555edfef3eb0@(nw1)  j_instruction_decode [RV] <- VAR 0x555edfef3f90 <e25910#> {c51} @dt=0x555edfef3eb0@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x555edff5c230 <e2875> {c293}  using_HI_LO_decode -> VAR 0x555ee00c1630 <e20208#> {m18} @dt=0x555ee00c1550@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018af90 <e27067#> {c293} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e25907#> {c50} @dt=0x555edfef3a50@(nw1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x555edff5c6b0 <e2879> {c295}  register_write_execute -> VAR 0x555ee00c1c10 <e20211#> {m20} @dt=0x555ee00c1b30@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b0b0 <e27068#> {c295} @dt=0x555edff17750@(nw1)  register_write_execute [LV] => VAR 0x555edff17830 <e26513#> {c98} @dt=0x555edff17750@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x555edff5cb30 <e2883> {c296}  memory_to_register_execute -> VAR 0x555ee00c2170 <e20214#> {m21} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b1d0 <e27069#> {c296} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute [LV] => VAR 0x555edff13080 <e26477#> {c91} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff5cf70 <e2887> {c297}  memory_write_execute -> VAR 0x555ee00c26d0 <e20217#> {m22} @dt=0x555ee00c25f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b2f0 <e27070#> {c297} @dt=0x555edff13430@(nw1)  memory_write_execute [LV] => VAR 0x555edff13510 <e26480#> {c92} @dt=0x555edff13430@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x555edff5d150 <e2891> {c298}  ALU_src_B_execute -> VAR 0x555ee00c3990 <e20220#> {m23} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b410 <e27071#> {c298} @dt=0x555edff15370@(nw2)  ALU_src_B_execute [LV] => VAR 0x555edff15830 <e26491#> {c94} @dt=0x555edff15370@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x555edff5d420 <e2895> {c299}  register_destination_execute -> VAR 0x555ee00c4c20 <e20228#> {m24} @dt=0x555ee00c4720@(nw2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b530 <e27072#> {c299} @dt=0x555edff126c0@(nw2)  register_destination_execute [LV] => VAR 0x555edff12bc0 <e26469#> {c90} @dt=0x555edff126c0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x555edff5d8a0 <e2899> {c300}  HI_register_write_execute -> VAR 0x555ee00c5230 <e20236#> {m25} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b650 <e27073#> {c300} @dt=0x555edff16e00@(nw1)  HI_register_write_execute [LV] => VAR 0x555edff16ee0 <e26507#> {c96} @dt=0x555edff16e00@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x555edff5dd20 <e2903> {c301}  LO_register_write_execute -> VAR 0x555ee00c5840 <e20239#> {m26} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b770 <e27074#> {c301} @dt=0x555edff172c0@(nw1)  LO_register_write_execute [LV] => VAR 0x555edff173a0 <e26510#> {c97} @dt=0x555edff172c0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x555edff5e140 <e2907> {c302}  ALU_function_execute -> VAR 0x555ee00c6b40 <e20242#> {m27} @dt=0x555ee00c6640@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b890 <e27075#> {c302} @dt=0x555edff16520@(nw6)  ALU_function_execute [LV] => VAR 0x555edff169e0 <e26499#> {c95} @dt=0x555edff16520@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x555edff5e500 <e2911> {c303}  Rs_execute -> VAR 0x555ee00cd750 <e20291#> {m37} @dt=0x555ee00cd250@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b9b0 <e27076#> {c303} @dt=0x555edff21fe0@(nw5)  Rs_execute [LV] => VAR 0x555edff224e0 <e26589#> {c112} @dt=0x555edff21fe0@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x555edff5e8c0 <e2915> {c304}  Rt_execute -> VAR 0x555ee00ce9c0 <e20299#> {m38} @dt=0x555ee00ce4c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bad0 <e27077#> {c304} @dt=0x555edff23130@(nw5)  Rt_execute [LV] => VAR 0x555edff23630 <e26597#> {c113} @dt=0x555edff23130@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x555edff5ec80 <e2919> {c305}  Rd_execute -> VAR 0x555ee00cfc30 <e20307#> {m39} @dt=0x555ee00cf730@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bbf0 <e27078#> {c305} @dt=0x555edff24280@(nw5)  Rd_execute [LV] => VAR 0x555edff24780 <e26605#> {c114} @dt=0x555edff24280@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x555edff5f0c0 <e2923> {c306}  sign_imm_execute -> VAR 0x555ee00d0f30 <e20315#> {m40} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bd10 <e27079#> {c306} @dt=0x555edff25430@(nw32)  sign_imm_execute [LV] => VAR 0x555edff258f0 <e26613#> {c115} @dt=0x555edff25430@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x555edff5f580 <e2927> {c307}  program_counter_multiplexer_jump_execute -> VAR 0x555ee00c7160 <e20250#> {m28} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018be30 <e27080#> {c307} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555edff17d70 <e26516#> {c99} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff5f9c0 <e2931> {c308}  j_instruction_execute -> VAR 0x555ee00c7760 <e20253#> {m29} @dt=0x555ee00c7680@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bf50 <e27081#> {c308} @dt=0x555edff18120@(nw1)  j_instruction_execute [LV] => VAR 0x555edff18200 <e26519#> {c100} @dt=0x555edff18120@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x555edff5fe00 <e2935> {c309}  using_HI_LO_execute -> VAR 0x555ee00c7d30 <e20256#> {m30} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c070 <e27082#> {c309} @dt=0x555edff185b0@(nw1)  using_HI_LO_execute [LV] => VAR 0x555edff18690 <e26522#> {c101} @dt=0x555edff185b0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x555edff601c0 <e2939> {c310}  src_A_decode -> VAR 0x555ee00d21d0 <e20323#> {m43} @dt=0x555ee00d1cd0@(nw32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c190 <e27083#> {c310} @dt=0x555edff0bd80@(nw32)  src_A_decode [RV] <- VAR 0x555edff0c280 <e26421#> {c82} @dt=0x555edff0bd80@(nw32)  src_A_decode VAR
    1:2:1: PIN 0x555edff60580 <e2943> {c311}  src_B_decode -> VAR 0x555ee00d3440 <e20331#> {m44} @dt=0x555ee00d2f40@(nw32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c2b0 <e27084#> {c311} @dt=0x555edff0ced0@(nw32)  src_B_decode [RV] <- VAR 0x555edff0d3d0 <e26429#> {c83} @dt=0x555edff0ced0@(nw32)  src_B_decode VAR
    1:2:1: PIN 0x555edff609d0 <e2947> {c312}  program_counter_plus_four_decode -> VAR 0x555ee00d4740 <e20339#> {m45} @dt=0x555ee00d4240@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c3d0 <e27085#> {c312} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e25935#> {c60} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x555edff60e80 <e2951> {c313}  j_program_counter_decode -> VAR 0x555ee00d5aa0 <e20347#> {m46} @dt=0x555ee00d55a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c4f0 <e27086#> {c313} @dt=0x555edff114a0@(nw32)  j_program_counter_decode [RV] <- VAR 0x555edff119a0 <e26461#> {c87} @dt=0x555edff114a0@(nw32)  j_program_counter_decode VAR
    1:2:1: PIN 0x555edff61240 <e2955> {c314}  src_A_execute -> VAR 0x555ee00d6d50 <e20355#> {m48} @dt=0x555ee00d6850@(nw32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c610 <e27087#> {c314} @dt=0x555edff19320@(nw32)  src_A_execute [LV] => VAR 0x555edff19820 <e26525#> {c104} @dt=0x555edff19320@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x555edff61600 <e2959> {c315}  src_B_execute -> VAR 0x555ee00d7fc0 <e20363#> {m49} @dt=0x555ee00d7ac0@(nw32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c730 <e27088#> {c315} @dt=0x555edff1a470@(nw32)  src_B_execute [LV] => VAR 0x555edff1a970 <e26533#> {c105} @dt=0x555edff1a470@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x555edff61a50 <e2963> {c316}  program_counter_plus_four_execute -> VAR 0x555ee00d92c0 <e20371#> {m50} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c850 <e27089#> {c316} @dt=0x555edff277c0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x555edff27cc0 <e26629#> {c117} @dt=0x555edff277c0@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x555edff61f00 <e2967> {c317}  j_program_counter_execute -> VAR 0x555ee00da660 <e20379#> {m51} @dt=0x555ee00da160@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c970 <e27090#> {c317} @dt=0x555edff289d0@(nw32)  j_program_counter_execute [LV] => VAR 0x555edff28ed0 <e26637#> {c118} @dt=0x555edff289d0@(nw32)  j_program_counter_execute VAR
    1:2: CELL 0x555edff63210 <e2987> {c320}  plus_four_adder_execute -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff62890 <e2976> {c321}  a -> VAR 0x555edff866e0 <e25713#> {d3} @dt=0x555edff86200@(nw32)  a INPUT PORT
    1:2:1:1: CONST 0x555edff625c0 <e2977> {c321} @dt=0x555edff491b0@(G/w32)  32'h4
    1:2:1: PIN 0x555edff62cb0 <e2981> {c322}  b -> VAR 0x555edff86ec0 <e25721#> {d3} @dt=0x555edff869e0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee018ca90 <e27091#> {c322} @dt=0x555edff277c0@(nw32)  program_counter_plus_four_execute [RV] <- VAR 0x555edff27cc0 <e26629#> {c117} @dt=0x555edff277c0@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x555edff630d0 <e2985> {c323}  z -> VAR 0x555edff88100 <e25729#> {d4} @dt=0x555edff87c20@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018cbb0 <e27092#> {c323} @dt=0x555edff265e0@(nw32)  program_counter_plus_eight_execute [LV] => VAR 0x555edff26ae0 <e26621#> {c116} @dt=0x555edff265e0@(nw32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x555edff65ac0 <e3032> {c326}  write_register_execute_mux -> MODULE 0x555ee0196300 <e19161> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x555edff63f20 <e2997> {c327}  control -> VAR 0x555ee0196800 <e20949#> {j6} @dt=0x555ee0196980@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee018ccd0 <e27093#> {c327} @dt=0x555edff126c0@(nw2)  register_destination_execute [RV] <- VAR 0x555edff12bc0 <e26469#> {c90} @dt=0x555edff126c0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x555edff642b0 <e3002> {c328}  input_0 -> VAR 0x555ee0196e80 <e20957#> {j7} @dt=0x555ee0197000@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee018cdf0 <e27094#> {c328} @dt=0x555edff23130@(nw5)  Rt_execute [RV] <- VAR 0x555edff23630 <e26597#> {c113} @dt=0x555edff23130@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x555edff64670 <e3006> {c329}  input_1 -> VAR 0x555ee01976e0 <e20994#> {j8} @dt=0x555ee0197860@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee018cf10 <e27095#> {c329} @dt=0x555edff24280@(nw5)  Rd_execute [RV] <- VAR 0x555edff24780 <e26605#> {c114} @dt=0x555edff24280@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x555edff64ca0 <e3014> {c330}  input_2 -> VAR 0x555ee0197f40 <e21031#> {j9} @dt=0x555ee01980c0@(nw5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x555edff649d0 <e3013> {c330} @dt=0x555edff64b80@(G/w5)  5'h1f
    1:2:1: PIN 0x555edff652d0 <e3023> {c331}  input_3 -> VAR 0x555ee01987a0 <e21068#> {j10} @dt=0x555ee0198920@(nw5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x555ee01ef000 <e27108#> {c331} @dt=0x555ee0198920@(nw5)  5'h0
    1:2:1: PIN 0x555edff656f0 <e3027> {c332}  resolved -> VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018d030 <e27109#> {c332} @dt=0x555edff141c0@(nw5)  write_register_execute [LV] => VAR 0x555edff14680 <e26483#> {c93} @dt=0x555edff141c0@(nw5)  write_register_execute VAR
    1:2: CELL 0x555edff69d40 <e3093> {c335}  alu_input_mux -> MODULE 0x555ee013c0d0 <e13634> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x555edff66100 <e3034> {c336}  ALU_src_B_execute -> VAR 0x555ee013d0e0 <e19297#> {q2} @dt=0x555ee013cbe0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d150 <e27110#> {c336} @dt=0x555edff15370@(nw2)  ALU_src_B_execute [RV] <- VAR 0x555edff15830 <e26491#> {c94} @dt=0x555edff15370@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x555edff66540 <e3039> {c337}  forward_one_execute -> VAR 0x555ee013e1a0 <e19305#> {q3} @dt=0x555ee013dca0@(nw3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d270 <e27111#> {c337} @dt=0x555edff3e370@(nw3)  forward_A_execute [RV] <- VAR 0x555edff3e830 <e26808#> {c161} @dt=0x555edff3e370@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x555edff66980 <e3043> {c338}  forward_two_execute -> VAR 0x555ee013f460 <e19313#> {q4} @dt=0x555ee013ef60@(nw3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d390 <e27112#> {c338} @dt=0x555edff3f520@(nw3)  forward_B_execute [RV] <- VAR 0x555edff3f9e0 <e26816#> {c162} @dt=0x555edff3f520@(nw3)  forward_B_execute VAR
    1:2:1: PIN 0x555edff66d40 <e3047> {c340}  read_data_1_reg -> VAR 0x555ee0140700 <e19321#> {q6} @dt=0x555ee0140200@(nw32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x555ee018d4b0 <e27113#> {c340} @dt=0x555edff19320@(nw32)  src_A_execute [RV] <- VAR 0x555edff19820 <e26525#> {c104} @dt=0x555edff19320@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x555edff67180 <e3051> {c341}  result_writeback -> VAR 0x555ee01419a0 <e19329#> {q7} @dt=0x555ee01414a0@(nw32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018d5d0 <e27114#> {c341} @dt=0x555edff374b0@(nw32)  result_writeback [RV] <- VAR 0x555edff37970 <e26753#> {c149} @dt=0x555edff374b0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x555edff675c0 <e3055> {c342}  ALU_output_memory -> VAR 0x555ee0142c60 <e19337#> {q8} @dt=0x555ee0142760@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018d6f0 <e27115#> {c342} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff67a00 <e3059> {c343}  LO_result_writeback -> VAR 0x555ee0143f20 <e19345#> {q9} @dt=0x555ee0143a20@(nw32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018d810 <e27116#> {c343} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x555edff39cd0 <e26769#> {c151} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff67e40 <e3063> {c344}  ALU_LO_output_memory -> VAR 0x555ee01451e0 <e19353#> {q10} @dt=0x555ee0144ce0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018d930 <e27117#> {c344} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x555edff2fb40 <e26693#> {c134} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff68200 <e3067> {c345}  read_data_2_reg -> VAR 0x555ee0146440 <e19361#> {q11} @dt=0x555ee0145f40@(nw32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x555ee018da50 <e27118#> {c345} @dt=0x555edff1a470@(nw32)  src_B_execute [RV] <- VAR 0x555edff1a970 <e26533#> {c105} @dt=0x555edff1a470@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x555edff68640 <e3071> {c346}  ALU_HI_output_memory -> VAR 0x555ee01476e0 <e19369#> {q12} @dt=0x555ee01471e0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018db70 <e27119#> {c346} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x555edff2e990 <e26685#> {c133} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff68a80 <e3075> {c347}  HI_result_writeback -> VAR 0x555ee01489a0 <e19377#> {q13} @dt=0x555ee01484a0@(nw32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018dc90 <e27120#> {c347} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x555edff38b20 <e26761#> {c150} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff68ec0 <e3079> {c348}  sign_imm_execute -> VAR 0x555ee0149c60 <e19385#> {q14} @dt=0x555ee0149760@(nw32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ddb0 <e27121#> {c348} @dt=0x555edff25430@(nw32)  sign_imm_execute [RV] <- VAR 0x555edff258f0 <e26613#> {c115} @dt=0x555edff25430@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x555edff69310 <e3083> {c349}  program_counter_plus_eight_execute -> VAR 0x555ee014aec0 <e19393#> {q15} @dt=0x555ee014a9c0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ded0 <e27122#> {c349} @dt=0x555edff265e0@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x555edff26ae0 <e26621#> {c116} @dt=0x555edff265e0@(nw32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x555edff697c0 <e3087> {c351}  src_A_ALU_execute -> VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018dff0 <e27123#> {c351} @dt=0x555edff1b620@(nw32)  src_A_ALU_execute [LV] => VAR 0x555edff1bae0 <e26541#> {c106} @dt=0x555edff1b620@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x555edff69c00 <e3091> {c352}  src_B_ALU_execute -> VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e110 <e27124#> {c352} @dt=0x555edff1c7d0@(nw32)  src_B_ALU_execute [LV] => VAR 0x555edff1cc90 <e26549#> {c107} @dt=0x555edff1c7d0@(nw32)  src_B_ALU_execute VAR
    1:2: CELL 0x555edff6b880 <e3118> {c355}  alu -> MODULE 0x555edff8eb30 <e13622> {e2}  ALU  L3
    1:2:1: PIN 0x555edff6a300 <e3095> {c356}  ALU_operation -> VAR 0x555edff8fae0 <e24638#> {e4} @dt=0x555edff8f5e0@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x555ee018e230 <e27125#> {c356} @dt=0x555edff16520@(nw6)  ALU_function_execute [RV] <- VAR 0x555edff169e0 <e26499#> {c95} @dt=0x555edff16520@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x555edff6a700 <e3100> {c357}  input_1 -> VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee018e350 <e27126#> {c357} @dt=0x555edff1b620@(nw32)  src_A_ALU_execute [RV] <- VAR 0x555edff1bae0 <e26541#> {c106} @dt=0x555edff1b620@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x555edff6ab00 <e3104> {c358}  input_2 -> VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x555ee018e470 <e27127#> {c358} @dt=0x555edff1c7d0@(nw32)  src_B_ALU_execute [RV] <- VAR 0x555edff1cc90 <e26549#> {c107} @dt=0x555edff1c7d0@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x555edff6af40 <e3108> {c360}  ALU_output -> VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e590 <e27128#> {c360} @dt=0x555edff1eb30@(nw32)  ALU_output_execute [LV] => VAR 0x555edff1eff0 <e26565#> {c109} @dt=0x555edff1eb30@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x555edff6b340 <e3112> {c361}  ALU_HI_output -> VAR 0x555edff942e0 <e24670#> {e9} @dt=0x555edff93de0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e6b0 <e27129#> {c361} @dt=0x555edff1fce0@(nw32)  ALU_HI_output_execute [LV] => VAR 0x555edff201a0 <e26573#> {c110} @dt=0x555edff1fce0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x555edff6b740 <e3116> {c362}  ALU_LO_output -> VAR 0x555edff95560 <e24678#> {e10} @dt=0x555edff95080@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e7d0 <e27130#> {c362} @dt=0x555edff20e90@(nw32)  ALU_LO_output_execute [LV] => VAR 0x555edff21350 <e26581#> {c111} @dt=0x555edff20e90@(nw32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x555edff6d300 <e27132#> {c365} @dt=0x555edff114a0@(nw32)
    1:2:1: REPLICATE 0x555edff6ced0 <e27188#> {c365} @dt=0x555edff491b0@(G/w32)
    1:2:1:1: CONCAT 0x555edff6cdd0 <e27183#> {c365} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1: CONCAT 0x555edff6c910 <e27178#> {c365} @dt=0x555ee01ef980@(G/w30)
    1:2:1:1:1:1: SEL 0x555ee01ef4a0 <e27154#> {c365} @dt=0x555edff48f80@(G/w4) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x555ee018e8f0 <e27145#> {c365} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e25935#> {c60} @dt=0x555edfef7690@(nw32)  program_counter_plus_four_decode VAR
    1:2:1:1:1:1:2: CONST 0x555ee01ef730 <e27173#> {c365} @dt=0x555ee01b7880@(G/sw5)  5'h1c
    1:2:1:1:1:1:3: CONST 0x555ee01ef250 <e27147#> {c365} @dt=0x555ee01be590@(G/wu32/3)  ?32?h4
    1:2:1:1:1:2: VARREF 0x555ee018ea10 <e27174#> {c365} @dt=0x555edff045a0@(nw26)  j_offset [RV] <- VAR 0x555edff04aa0 <e26327#> {c74} @dt=0x555edff045a0@(nw26)  j_offset VAR
    1:2:1:1:2: CONST 0x555edff6cb00 <e3148> {c365} @dt=0x555edff6ccb0@(G/w2)  2'h0
    1:2:1:2: CONST 0x555edff6cf90 <e3157> {c365} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee018eb30 <e27131#> {c365} @dt=0x555edff114a0@(nw32)  j_program_counter_decode [LV] => VAR 0x555edff119a0 <e26461#> {c87} @dt=0x555edff114a0@(nw32)  j_program_counter_decode VAR
    1:2: CELL 0x555edff74ee0 <e3279> {c367}  execute_memory_register -> MODULE 0x555ee00f1f70 <e13631> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x555edff6d820 <e3168> {c368}  clk -> VAR 0x555ee00f23e0 <e19818#> {n3} @dt=0x555ee00f2300@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee018ec50 <e27189#> {c368} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff6dbe0 <e3173> {c369}  reset -> VAR 0x555ee00f2800 <e19821#> {n4} @dt=0x555ee00f2720@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee018ed70 <e27190#> {c369} @dt=0x555edfed0fd0@(nw1)  reset [RV] <- VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x555edff6dfe0 <e3177> {c370}  register_write_execute -> VAR 0x555ee00f2c60 <e19824#> {n7} @dt=0x555ee00f2b80@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ee90 <e27191#> {c370} @dt=0x555edff17750@(nw1)  register_write_execute [RV] <- VAR 0x555edff17830 <e26513#> {c98} @dt=0x555edff17750@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x555edff6e460 <e3181> {c371}  memory_to_register_execute -> VAR 0x555ee00f30c0 <e19827#> {n8} @dt=0x555ee00f2fe0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018efb0 <e27192#> {c371} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute [RV] <- VAR 0x555edff13080 <e26477#> {c91} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff6e8a0 <e3185> {c372}  memory_write_execute -> VAR 0x555ee00f3520 <e19830#> {n9} @dt=0x555ee00f3440@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f0d0 <e27193#> {c372} @dt=0x555edff13430@(nw1)  memory_write_execute [RV] <- VAR 0x555edff13510 <e26480#> {c92} @dt=0x555edff13430@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x555edff6ed20 <e3189> {c373}  HI_register_write_execute -> VAR 0x555ee00f3980 <e19833#> {n10} @dt=0x555ee00f38a0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f1f0 <e27194#> {c373} @dt=0x555edff16e00@(nw1)  HI_register_write_execute [RV] <- VAR 0x555edff16ee0 <e26507#> {c96} @dt=0x555edff16e00@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x555edff6f1a0 <e3193> {c374}  LO_register_write_execute -> VAR 0x555ee00f3da0 <e19836#> {n11} @dt=0x555ee00f3cc0@(nw1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f310 <e27195#> {c374} @dt=0x555edff172c0@(nw1)  LO_register_write_execute [RV] <- VAR 0x555edff173a0 <e26510#> {c97} @dt=0x555edff172c0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x555edff6f660 <e3197> {c375}  program_counter_multiplexer_jump_execute -> VAR 0x555ee00f4380 <e19839#> {n12} @dt=0x555ee00f42a0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f430 <e27196#> {c375} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555edff17d70 <e26516#> {c99} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff6faa0 <e3201> {c376}  j_instruction_execute -> VAR 0x555ee00f4950 <e19842#> {n13} @dt=0x555ee00f4870@(nw1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f550 <e27197#> {c376} @dt=0x555edff18120@(nw1)  j_instruction_execute [RV] <- VAR 0x555edff18200 <e26519#> {c100} @dt=0x555edff18120@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x555edff6ff20 <e3205> {c378}  register_write_memory -> VAR 0x555ee00f4f60 <e19845#> {n15} @dt=0x555ee00f4e80@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f670 <e27198#> {c378} @dt=0x555edff292c0@(nw1)  register_write_memory [LV] => VAR 0x555edff293a0 <e26645#> {c121} @dt=0x555edff292c0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x555edff703a0 <e3209> {c379}  memory_to_register_memory -> VAR 0x555ee00f5580 <e19848#> {n16} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f790 <e27199#> {c379} @dt=0x555edff2a930@(nw1)  memory_to_register_memory [LV] => VAR 0x555edff2aa10 <e26656#> {c123} @dt=0x555edff2a930@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff707e0 <e3213> {c380}  memory_write_memory -> VAR 0x555ee00f5b40 <e19851#> {n17} @dt=0x555ee00f5a60@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f8b0 <e27200#> {c380} @dt=0x555edff2adc0@(nw1)  memory_write_memory [LV] => VAR 0x555edff2aea0 <e26659#> {c124} @dt=0x555edff2adc0@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x555edff70c60 <e3217> {c381}  HI_register_write_memory -> VAR 0x555ee00f6160 <e19854#> {n18} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f9d0 <e27201#> {c381} @dt=0x555edff2b280@(nw1)  HI_register_write_memory [LV] => VAR 0x555edff2b360 <e26662#> {c125} @dt=0x555edff2b280@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff710e0 <e3221> {c382}  LO_register_write_memory -> VAR 0x555ee00f6770 <e19857#> {n19} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018faf0 <e27202#> {c382} @dt=0x555edff2b740@(nw1)  LO_register_write_memory [LV] => VAR 0x555edff2b820 <e26665#> {c126} @dt=0x555edff2b740@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff71530 <e3225> {c383}  program_counter_multiplexer_jump_memory -> VAR 0x555ee00f6d50 <e19860#> {n20} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018fc10 <e27203#> {c383} @dt=0x555edff2bbd0@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555edff2bcb0 <e26668#> {c127} @dt=0x555edff2bbd0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x555edff719a0 <e3229> {c384}  j_instruction_memory -> VAR 0x555ee00f7340 <e19863#> {n21} @dt=0x555ee00f7260@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018fd30 <e27204#> {c384} @dt=0x555edff2c550@(nw1)  j_instruction_memory [LV] => VAR 0x555edff2c630 <e26674#> {c129} @dt=0x555edff2c550@(nw1)  j_instruction_memory VAR
    1:2:1: PIN 0x555edff71e20 <e3233> {c386}  ALU_output_execute -> VAR 0x555ee00f8670 <e19866#> {n24} @dt=0x555ee00f8170@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018fe50 <e27205#> {c386} @dt=0x555edff1eb30@(nw32)  ALU_output_execute [RV] <- VAR 0x555edff1eff0 <e26565#> {c109} @dt=0x555edff1eb30@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x555edff72260 <e3237> {c387}  ALU_HI_output_execute -> VAR 0x555ee00f9960 <e19874#> {n25} @dt=0x555ee00f9460@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ff70 <e27206#> {c387} @dt=0x555edff1fce0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x555edff201a0 <e26573#> {c110} @dt=0x555edff1fce0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x555edff726a0 <e3241> {c388}  ALU_LO_output_execute -> VAR 0x555ee00fac50 <e19882#> {n26} @dt=0x555ee00fa750@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0190090 <e27207#> {c388} @dt=0x555edff20e90@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x555edff21350 <e26581#> {c111} @dt=0x555edff20e90@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x555edff72ae0 <e3245> {c389}  write_data_execute -> VAR 0x555ee00fbf40 <e19890#> {n27} @dt=0x555ee00fba40@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01901b0 <e27208#> {c389} @dt=0x555edff1d980@(nw32)  write_data_execute [RV] <- VAR 0x555edff1de40 <e26557#> {c108} @dt=0x555edff1d980@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x555edff72f20 <e3249> {c390}  write_register_execute -> VAR 0x555ee00fd230 <e19898#> {n28} @dt=0x555ee00fcd30@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01902d0 <e27209#> {c390} @dt=0x555edff141c0@(nw5)  write_register_execute [RV] <- VAR 0x555edff14680 <e26483#> {c93} @dt=0x555edff141c0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x555edff733a0 <e3253> {c391}  j_program_counter_execute -> VAR 0x555ee00fe550 <e19906#> {n29} @dt=0x555ee00fe050@(nw32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01903f0 <e27210#> {c391} @dt=0x555edff289d0@(nw32)  j_program_counter_execute [RV] <- VAR 0x555edff28ed0 <e26637#> {c118} @dt=0x555edff289d0@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x555edff73820 <e3257> {c393}  ALU_output_memory -> VAR 0x555ee00ff890 <e19914#> {n31} @dt=0x555ee00ff390@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190510 <e27211#> {c393} @dt=0x555edff2d320@(nw32)  ALU_output_memory [LV] => VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff73c60 <e3261> {c394}  ALU_HI_output_memory -> VAR 0x555ee0100b80 <e19922#> {n32} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190630 <e27212#> {c394} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x555edff2e990 <e26685#> {c133} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff740a0 <e3265> {c395}  ALU_LO_output_memory -> VAR 0x555ee0101e70 <e19930#> {n33} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190750 <e27213#> {c395} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory [LV] => VAR 0x555edff2fb40 <e26693#> {c134} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff744e0 <e3269> {c396}  write_data_memory -> VAR 0x555ee0103160 <e19938#> {n34} @dt=0x555ee0102c60@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190870 <e27214#> {c396} @dt=0x555edff319e0@(nw32)  write_data_memory [LV] => VAR 0x555edff31ea0 <e26709#> {c136} @dt=0x555edff319e0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x555edff74920 <e3273> {c397}  write_register_memory -> VAR 0x555ee0104450 <e19946#> {n35} @dt=0x555ee0103f50@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190990 <e27215#> {c397} @dt=0x555edff2a050@(nw5)  write_register_memory [LV] => VAR 0x555edff2a510 <e26648#> {c122} @dt=0x555edff2a050@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x555edff74da0 <e3277> {c398}  j_program_counter_memory -> VAR 0x555ee01057b0 <e19954#> {n36} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190ab0 <e27216#> {c398} @dt=0x555edff33da0@(nw32)  j_program_counter_memory [LV] => VAR 0x555edff342a0 <e26725#> {c138} @dt=0x555edff33da0@(nw32)  j_program_counter_memory VAR
    1:2: ASSIGNW 0x555edff759a0 <e27218#> {c401} @dt=0x555edff32bc0@(nw32)
    1:2:1: COND 0x555edff758e0 <e27227#> {c401} @dt=0x555edff32bc0@(nw32)
    1:2:1:1: VARREF 0x555ee0190bd0 <e27219#> {c401} @dt=0x555edff2c550@(nw1)  j_instruction_memory [RV] <- VAR 0x555edff2c630 <e26674#> {c129} @dt=0x555edff2c550@(nw1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x555ee0190cf0 <e27220#> {c401} @dt=0x555edff289d0@(nw32)  j_program_counter_execute [RV] <- VAR 0x555edff28ed0 <e26637#> {c118} @dt=0x555edff289d0@(nw32)  j_program_counter_execute VAR
    1:2:1:3: VARREF 0x555ee0190e10 <e27221#> {c401} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x555ee0190f30 <e27217#> {c401} @dt=0x555edff32bc0@(nw32)  ALU_output_memory_resolved [LV] => VAR 0x555edff330c0 <e26717#> {c137} @dt=0x555edff32bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x555edff7b2b0 <e3372> {c403}  memory_writeback_register -> MODULE 0x555ee0121c90 <e13633> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x555edff75ea0 <e3293> {c404}  clk -> VAR 0x555ee0122100 <e19496#> {p3} @dt=0x555ee0122020@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0191050 <e27228#> {c404} @dt=0x555edfee8810@(nw1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2:1: PIN 0x555edff76260 <e3298> {c405}  reset -> VAR 0x555ee0122520 <e19499#> {p4} @dt=0x555ee0122440@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0191170 <e27229#> {c405} @dt=0x555edfed0fd0@(nw1)  reset [RV] <- VAR 0x555edfed17a0 <e25750#> {c8} @dt=0x555edfed0fd0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x555edff76680 <e3302> {c406}  register_write_memory -> VAR 0x555ee0122940 <e19502#> {p7} @dt=0x555ee0122860@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191290 <e27230#> {c406} @dt=0x555edff292c0@(nw1)  register_write_memory [RV] <- VAR 0x555edff293a0 <e26645#> {c121} @dt=0x555edff292c0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x555edff76b00 <e3306> {c407}  memory_to_register_memory -> VAR 0x555ee0122d60 <e19505#> {p8} @dt=0x555ee0122c80@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01913b0 <e27231#> {c407} @dt=0x555edff2a930@(nw1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e26656#> {c123} @dt=0x555edff2a930@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff76f80 <e3310> {c408}  HI_register_write_memory -> VAR 0x555ee01231b0 <e19508#> {p9} @dt=0x555ee01230d0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01914d0 <e27232#> {c408} @dt=0x555edff2b280@(nw1)  HI_register_write_memory [RV] <- VAR 0x555edff2b360 <e26662#> {c125} @dt=0x555edff2b280@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff77400 <e3314> {c409}  LO_register_write_memory -> VAR 0x555ee01237c0 <e19511#> {p10} @dt=0x555ee01236e0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01915f0 <e27233#> {c409} @dt=0x555edff2b740@(nw1)  LO_register_write_memory [RV] <- VAR 0x555edff2b820 <e26665#> {c126} @dt=0x555edff2b740@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff77880 <e3318> {c410}  register_write_writeback -> VAR 0x555ee0123e10 <e19514#> {p12} @dt=0x555ee0123d30@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191710 <e27234#> {c410} @dt=0x555edff346c0@(nw1)  register_write_writeback [LV] => VAR 0x555edff347a0 <e26733#> {c142} @dt=0x555edff346c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff77d00 <e3322> {c411}  memory_to_register_writeback -> VAR 0x555ee0124420 <e19517#> {p13} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191830 <e27235#> {c411} @dt=0x555edff35500@(nw1)  memory_to_register_writeback [LV] => VAR 0x555edff355e0 <e26742#> {c145} @dt=0x555edff35500@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x555edff78180 <e3326> {c412}  HI_register_write_writeback -> VAR 0x555ee0124a30 <e19520#> {p14} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191950 <e27236#> {c412} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback [LV] => VAR 0x555edff34c60 <e26736#> {c143} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff78600 <e3330> {c413}  LO_register_write_writeback -> VAR 0x555ee0125040 <e19523#> {p15} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191a70 <e27237#> {c413} @dt=0x555edff35040@(nw1)  LO_register_write_writeback [LV] => VAR 0x555edff35120 <e26739#> {c144} @dt=0x555edff35040@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff78a80 <e3334> {c415}  ALU_output_memory -> VAR 0x555ee0126340 <e19526#> {p18} @dt=0x555ee0125e40@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191b90 <e27238#> {c415} @dt=0x555edff2d320@(nw32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e26677#> {c132} @dt=0x555edff2d320@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff78ec0 <e3338> {c416}  write_register_memory -> VAR 0x555ee0127630 <e19534#> {p19} @dt=0x555ee0127130@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191cb0 <e27239#> {c416} @dt=0x555edff2a050@(nw5)  write_register_memory [RV] <- VAR 0x555edff2a510 <e26648#> {c122} @dt=0x555edff2a050@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x555edff79300 <e3342> {c417}  ALU_HI_output_memory -> VAR 0x555ee0128920 <e19542#> {p20} @dt=0x555ee0128420@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191dd0 <e27240#> {c417} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x555edff2e990 <e26685#> {c133} @dt=0x555edff2e4d0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff79740 <e3346> {c418}  ALU_LO_output_memory -> VAR 0x555ee0129c10 <e19550#> {p21} @dt=0x555ee0129710@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191ef0 <e27241#> {c418} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x555edff2fb40 <e26693#> {c134} @dt=0x555edff2f680@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff79b80 <e3350> {c419}  read_data_memory -> VAR 0x555ee012af00 <e19558#> {p22} @dt=0x555ee012aa00@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0192010 <e27242#> {c419} @dt=0x555edff30830@(nw32)  read_data_memory [RV] <- VAR 0x555edff30cf0 <e26701#> {c135} @dt=0x555edff30830@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x555edff79fc0 <e3354> {c420}  ALU_output_writeback -> VAR 0x555ee012bff0 <e19566#> {p24} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192130 <e27243#> {c420} @dt=0x555edff3a9c0@(nw32)  ALU_output_writeback [LV] => VAR 0x555edff3ae80 <e26777#> {c152} @dt=0x555edff3a9c0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x555edff7a440 <e3358> {c421}  write_register_writeback -> VAR 0x555ee012d310 <e19574#> {p25} @dt=0x555ee012ce10@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192250 <e27244#> {c421} @dt=0x555edff36300@(nw5)  write_register_writeback [LV] => VAR 0x555edff36800 <e26745#> {c148} @dt=0x555edff36300@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff7a880 <e3362> {c422}  ALU_HI_output_writeback -> VAR 0x555ee012e610 <e19582#> {p26} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192370 <e27245#> {c422} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x555edff38b20 <e26761#> {c150} @dt=0x555edff38660@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff7acc0 <e3366> {c423}  ALU_LO_output_writeback -> VAR 0x555ee012f900 <e19590#> {p27} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192490 <e27246#> {c423} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x555edff39cd0 <e26769#> {c151} @dt=0x555edff39810@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff7b100 <e3370> {c424}  read_data_writeback -> VAR 0x555ee0130bf0 <e19598#> {p28} @dt=0x555ee01306f0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01925b0 <e27247#> {c424} @dt=0x555edff3bb70@(nw32)  read_data_writeback [LV] => VAR 0x555edff3c030 <e26785#> {c153} @dt=0x555edff3bb70@(nw32)  read_data_writeback VAR
    1:2: CELL 0x555edff7cec0 <e3400> {c428}  writeback_mux -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff7bfb0 <e3382> {c429}  control -> VAR 0x555ee0159dc0 <e21159#> {i6} @dt=0x555edfee0800@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee01926d0 <e27248#> {c429} @dt=0x555edff35500@(nw1)  memory_to_register_writeback [RV] <- VAR 0x555edff355e0 <e26742#> {c145} @dt=0x555edff35500@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x555edff7c3a0 <e3387> {c430}  input_0 -> VAR 0x555edfee08e0 <e21162#> {i7} @dt=0x555edfee0a60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee01927f0 <e27249#> {c430} @dt=0x555edff3a9c0@(nw32)  ALU_output_writeback [RV] <- VAR 0x555edff3ae80 <e26777#> {c152} @dt=0x555edff3a9c0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x555edff7c7a0 <e3391> {c431}  input_1 -> VAR 0x555edfee1080 <e21199#> {i8} @dt=0x555edff2cdc0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0192910 <e27250#> {c431} @dt=0x555edff3bb70@(nw32)  read_data_writeback [RV] <- VAR 0x555edff3c030 <e26785#> {c153} @dt=0x555edff3bb70@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x555edff7cb30 <e3395> {c432}  resolved -> VAR 0x555ee01952b0 <e21236#> {i10} @dt=0x555ee0195430@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192a30 <e27251#> {c432} @dt=0x555edff374b0@(nw32)  result_writeback [LV] => VAR 0x555edff37970 <e26753#> {c149} @dt=0x555edff374b0@(nw32)  result_writeback VAR
    1:2: CELL 0x555edff83930 <e3505> {c434}  hazard_unit -> MODULE 0x555ee005e1d0 <e13625> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x555edff7d0e0 <e3402> {c435}  branch_decode -> VAR 0x555ee005e640 <e21284#> {h2} @dt=0x555ee005e560@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192b50 <e27252#> {c435} @dt=0x555edfef1870@(nw1)  branch_decode [RV] <- VAR 0x555edfef1950 <e25887#> {c45} @dt=0x555edfef1870@(nw1)  branch_decode VAR
    1:2:1: PIN 0x555edff7d3c0 <e3407> {c436}  Rs_decode -> VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192c70 <e27253#> {c436} @dt=0x555edfefab50@(nw5)  Rs_decode [RV] <- VAR 0x555edfefafd0 <e26006#> {c64} @dt=0x555edfefab50@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x555edff7d720 <e3411> {c437}  Rt_decode -> VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192d90 <e27254#> {c437} @dt=0x555edfefdc30@(nw5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e26116#> {c67} @dt=0x555edfefdc30@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x555edff7dae0 <e3415> {c438}  Rs_execute -> VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0192eb0 <e27255#> {c438} @dt=0x555edff21fe0@(nw5)  Rs_execute [RV] <- VAR 0x555edff224e0 <e26589#> {c112} @dt=0x555edff21fe0@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x555edff7dea0 <e3419> {c439}  Rt_execute -> VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0192fd0 <e27256#> {c439} @dt=0x555edff23130@(nw5)  Rt_execute [RV] <- VAR 0x555edff23630 <e26597#> {c113} @dt=0x555edff23130@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x555edff7e100 <e3423> {c440}  write_register_execute -> VAR 0x555ee0063bf0 <e21319#> {h7} @dt=0x555ee00636f0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01930f0 <e27257#> {c440} @dt=0x555edff141c0@(nw5)  write_register_execute [RV] <- VAR 0x555edff14680 <e26483#> {c93} @dt=0x555edff141c0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x555edff7e550 <e3427> {c441}  memory_to_register_execute -> VAR 0x555ee0064150 <e21327#> {h8} @dt=0x555ee0064070@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193210 <e27258#> {c441} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute [RV] <- VAR 0x555edff13080 <e26477#> {c91} @dt=0x555edff12fa0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff7e990 <e3431> {c442}  register_write_execute -> VAR 0x555ee00646b0 <e21330#> {h9} @dt=0x555ee00645d0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193330 <e27259#> {c442} @dt=0x555edff17750@(nw1)  register_write_execute [RV] <- VAR 0x555edff17830 <e26513#> {c98} @dt=0x555edff17750@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x555edff7edd0 <e3435> {c443}  write_register_memory -> VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193450 <e27260#> {c443} @dt=0x555edff2a050@(nw5)  write_register_memory [RV] <- VAR 0x555edff2a510 <e26648#> {c122} @dt=0x555edff2a050@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x555edff7f250 <e3439> {c444}  HI_register_write_memory -> VAR 0x555ee0068850 <e21361#> {h16} @dt=0x555ee0068770@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193570 <e27261#> {c444} @dt=0x555edff2b280@(nw1)  HI_register_write_memory [RV] <- VAR 0x555edff2b360 <e26662#> {c125} @dt=0x555edff2b280@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff7f6d0 <e3443> {c445}  LO_register_write_memory -> VAR 0x555ee0068e60 <e21364#> {h17} @dt=0x555ee0068d80@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193690 <e27262#> {c445} @dt=0x555edff2b740@(nw1)  LO_register_write_memory [RV] <- VAR 0x555edff2b820 <e26665#> {c126} @dt=0x555edff2b740@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff7fb50 <e3447> {c446}  memory_to_register_memory -> VAR 0x555ee0065dd0 <e21341#> {h11} @dt=0x555ee0065cf0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01937b0 <e27263#> {c446} @dt=0x555edff2a930@(nw1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e26656#> {c123} @dt=0x555edff2a930@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff7ff90 <e3451> {c447}  register_write_memory -> VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01938d0 <e27264#> {c447} @dt=0x555edff292c0@(nw1)  register_write_memory [RV] <- VAR 0x555edff293a0 <e26645#> {c121} @dt=0x555edff292c0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x555edff80410 <e3455> {c448}  write_register_writeback -> VAR 0x555ee00675c0 <e21347#> {h13} @dt=0x555ee00670e0@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee01939f0 <e27265#> {c448} @dt=0x555edff36300@(nw5)  write_register_writeback [RV] <- VAR 0x555edff36800 <e26745#> {c148} @dt=0x555edff36300@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff80890 <e3459> {c449}  HI_register_write_writeback -> VAR 0x555ee0069a80 <e21370#> {h19} @dt=0x555ee00699a0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193b10 <e27266#> {c449} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback [RV] <- VAR 0x555edff34c60 <e26736#> {c143} @dt=0x555edff34b80@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff80d10 <e3463> {c450}  LO_register_write_writeback -> VAR 0x555ee0069470 <e21367#> {h18} @dt=0x555ee0069390@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193c30 <e27267#> {c450} @dt=0x555edff35040@(nw1)  LO_register_write_writeback [RV] <- VAR 0x555edff35120 <e26739#> {c144} @dt=0x555edff35040@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff81190 <e3467> {c451}  register_write_writeback -> VAR 0x555ee0067bf0 <e21355#> {h14} @dt=0x555ee0067b10@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193d50 <e27268#> {c451} @dt=0x555edff346c0@(nw1)  register_write_writeback [RV] <- VAR 0x555edff347a0 <e26733#> {c142} @dt=0x555edff346c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff81650 <e3471> {c452}  program_counter_multiplexer_jump_execute -> VAR 0x555ee0068200 <e21358#> {h15} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193e70 <e27269#> {c452} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555edff17d70 <e26516#> {c99} @dt=0x555edff17c90@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff81a90 <e3475> {c453}  using_HI_LO_execute -> VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193f90 <e27270#> {c453} @dt=0x555edff185b0@(nw1)  using_HI_LO_execute [RV] <- VAR 0x555edff18690 <e26522#> {c101} @dt=0x555edff185b0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x555edff81e50 <e3479> {c454}  stall_fetch -> VAR 0x555ee006a5e0 <e21376#> {h22} @dt=0x555ee006a500@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01940b0 <e27271#> {c454} @dt=0x555edff3c400@(nw1)  stall_fetch [LV] => VAR 0x555edff3c4e0 <e26793#> {c156} @dt=0x555edff3c400@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x555edff82210 <e3483> {c455}  stall_decode -> VAR 0x555ee006ab30 <e21379#> {h23} @dt=0x555ee006aa50@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01941d0 <e27272#> {c455} @dt=0x555edff3c830@(nw1)  stall_decode [LV] => VAR 0x555edff3c910 <e26796#> {c157} @dt=0x555edff3c830@(nw1)  stall_decode VAR
    1:2:1: PIN 0x555edff82660 <e3487> {c456}  forward_register_file_output_A_decode -> VAR 0x555ee006b110 <e21382#> {h24} @dt=0x555ee006b030@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01942f0 <e27273#> {c456} @dt=0x555edff3ccc0@(nw1)  forward_A_decode [LV] => VAR 0x555edff3cda0 <e26799#> {c158} @dt=0x555edff3ccc0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x555edff82ac0 <e3491> {c457}  forward_register_file_output_B_decode -> VAR 0x555ee006b720 <e21385#> {h25} @dt=0x555ee006b640@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194410 <e27274#> {c457} @dt=0x555edff3d150@(nw1)  forward_B_decode [LV] => VAR 0x555edff3d230 <e26802#> {c159} @dt=0x555edff3d150@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x555edff82f10 <e3495> {c458}  flush_execute_register -> VAR 0x555ee006bd10 <e21388#> {h26} @dt=0x555ee006bc30@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194530 <e27275#> {c458} @dt=0x555edff3d5e0@(nw1)  flush_execute_register [LV] => VAR 0x555edff3d6c0 <e26805#> {c160} @dt=0x555edff3d5e0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x555edff83360 <e3499> {c459}  forward_register_file_output_A_execute -> VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194650 <e27276#> {c459} @dt=0x555edff3e370@(nw3)  forward_A_execute [LV] => VAR 0x555edff3e830 <e26808#> {c161} @dt=0x555edff3e370@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x555edff837c0 <e3503> {c460}  forward_register_file_output_B_execute -> VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194770 <e27277#> {c460} @dt=0x555edff3f520@(nw3)  forward_B_execute [LV] => VAR 0x555edff3f9e0 <e26816#> {c162} @dt=0x555edff3f520@(nw3)  forward_B_execute VAR
    1:2: ASSIGNW 0x555edff84140 <e27279#> {c462} @dt=0x555edfee8810@(nw1)
    1:2:1: LOGAND 0x555edff83fa0 <e3517> {c462} @dt=0x555edff84060@(G/nw1)
    1:2:1:1: VARREF 0x555ee0194890 <e27280#> {c462} @dt=0x555edfebea00@(nw1)  clk [RV] <- VAR 0x555edfebf3e0 <e25747#> {c6} @dt=0x555edfebea00@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x555ee01949b0 <e27281#> {c462} @dt=0x555edfee2fd0@(nw1)  clk_enable [RV] <- VAR 0x555edfee30b0 <e25764#> {c13} @dt=0x555edfee2fd0@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x555ee0194ad0 <e27278#> {c462} @dt=0x555edfee8810@(nw1)  internal_clk [LV] => VAR 0x555edfee88f0 <e25813#> {c27} @dt=0x555edfee8810@(nw1)  internal_clk VAR
    1:2: ASSIGNW 0x555edff84660 <e27283#> {c463} @dt=0x555edfed2d60@(nw1)
    1:2:1: LOGNOT 0x555edff845a0 <e3526> {c463} @dt=0x555edff84060@(G/nw1)
    1:2:1:1: VARREF 0x555ee0194bf0 <e27284#> {c463} @dt=0x555edfeee0d0@(nw1)  halt [RV] <- VAR 0x555edfeee1b0 <e25856#> {c36} @dt=0x555edfeee0d0@(nw1)  halt VAR
    1:2:2: VARREF 0x555ee0194d10 <e27282#> {c463} @dt=0x555edfed2d60@(nw1)  active [LV] => VAR 0x555edfed3620 <e25753#> {c9} @dt=0x555edfed2d60@(nw1)  active OUTPUT PORT
    1: MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2: VAR 0x555edff866e0 <e25713#> {d3} @dt=0x555edff86200@(nw32)  a INPUT PORT
    1:2: VAR 0x555edff86ec0 <e25721#> {d3} @dt=0x555edff869e0@(nw32)  b INPUT PORT
    1:2: VAR 0x555edff88100 <e25729#> {d4} @dt=0x555edff87c20@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x555edff88860 <e25736#> {d7} @dt=0x555edff87c20@(nw32)
    1:2:1: ADD 0x555edff887a0 <e25744#> {d7} @dt=0x555edff87c20@(nw32)
    1:2:1:1: VARREF 0x555ee01818d0 <e25737#> {d7} @dt=0x555edff86200@(nw32)  a [RV] <- VAR 0x555edff866e0 <e25713#> {d3} @dt=0x555edff86200@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x555ee01819f0 <e25738#> {d7} @dt=0x555edff869e0@(nw32)  b [RV] <- VAR 0x555edff86ec0 <e25721#> {d3} @dt=0x555edff869e0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x555ee0181b10 <e25735#> {d7} @dt=0x555edff87c20@(nw32)  z [LV] => VAR 0x555edff88100 <e25729#> {d4} @dt=0x555edff87c20@(nw32)  z OUTPUT PORT
    1: MODULE 0x555edff8eb30 <e13622> {e2}  ALU  L3
    1:2: VAR 0x555edff8fae0 <e24638#> {e4} @dt=0x555edff8f5e0@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x555edff942e0 <e24670#> {e9} @dt=0x555edff93de0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x555edff95560 <e24678#> {e10} @dt=0x555edff95080@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x555edff96700 <e24686#> {e14} @dt=0x555edff96200@(nw5)  shift_amount VAR
    1:2: VAR 0x555edff97840 <e24694#> {e15} @dt=0x555edff97380@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x555edff989c0 <e24702#> {e16} @dt=0x555edff98500@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x555edff99b40 <e24710#> {e17} @dt=0x555edff99680@(nw64)  extended_input_1 VAR
    1:2: VAR 0x555edff9acc0 <e24718#> {e18} @dt=0x555edff9a800@(nw64)  extended_input_2 VAR
    1:2: VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x555edff9cc00 <e24733#> {e21} @dt=0x555edff96200@(nw5)
    1:2:1: SEL 0x555ee01e08d0 <e24755#> {e21} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee017a3d0 <e24746#> {e21} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x555ee01e0b60 <e24774#> {e21} @dt=0x555ee01b7880@(G/sw5)  5'h6
    1:2:1:3: CONST 0x555ee01e0680 <e24748#> {e21} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x555ee017a4f0 <e24732#> {e21} @dt=0x555edff96200@(nw5)  shift_amount [LV] => VAR 0x555edff96700 <e24686#> {e14} @dt=0x555edff96200@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x555edff9eb30 <e24780#> {e22} @dt=0x555edff97380@(nw64)
    1:2:1: REPLICATE 0x555edff9e700 <e24872#> {e22} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1: CONCAT 0x555edff9e600 <e24867#> {e22} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1:1: REPLICATE 0x555edff9d9c0 <e24822#> {e22} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1:1: SEL 0x555ee01e10e0 <e24800#> {e22} @dt=0x555edff488c0@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x555ee017a610 <e24791#> {e22} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x555ee01e1370 <e24817#> {e22} @dt=0x555ee01b7880@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x555ee01e0e90 <e24793#> {e22} @dt=0x555ee01e1000@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x555edff9d050 <e3962> {e22} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x555ee01e18f0 <e24843#> {e22} @dt=0x555edff491b0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x555ee017a730 <e24834#> {e22} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x555ee01e1b80 <e24862#> {e22} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x555ee01e16a0 <e24836#> {e22} @dt=0x555ee01e1810@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x555edff9e7c0 <e3996> {e22} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee017a850 <e24779#> {e22} @dt=0x555edff97380@(nw64)  sign_extened_input_1 [LV] => VAR 0x555edff97840 <e24694#> {e15} @dt=0x555edff97380@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x555edffa06e0 <e24874#> {e23} @dt=0x555edff98500@(nw64)
    1:2:1: REPLICATE 0x555edffa02b0 <e24968#> {e23} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1: CONCAT 0x555edffa01b0 <e24963#> {e23} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1:1: REPLICATE 0x555edff9f670 <e24917#> {e23} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1:1: SEL 0x555ee01e21e0 <e24895#> {e23} @dt=0x555edff488c0@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x555ee017a970 <e24886#> {e23} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x555ee01e2470 <e24912#> {e23} @dt=0x555ee01b7880@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x555ee01e1f90 <e24888#> {e23} @dt=0x555ee01e1000@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x555edff9ef80 <e4025> {e23} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x555ee01e29f0 <e24939#> {e23} @dt=0x555edff491b0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x555ee017aa90 <e24930#> {e23} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x555ee01e2c80 <e24958#> {e23} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x555ee01e27a0 <e24932#> {e23} @dt=0x555ee01e1810@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x555edffa0370 <e4059> {e23} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee017abb0 <e24873#> {e23} @dt=0x555edff98500@(nw64)  sign_extened_input_2 [LV] => VAR 0x555edff989c0 <e24702#> {e16} @dt=0x555edff98500@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x555edffa1ae0 <e24970#> {e24} @dt=0x555edff99680@(nw64)
    1:2:1: REPLICATE 0x555edffa16b0 <e24985#> {e24} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1: CONCAT 0x555edffa15b0 <e24980#> {e24} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1:1: REPLICATE 0x555edffa1270 <e4092> {e24} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1:1: CONST 0x555edffa0f60 <e4083> {e24} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x555edffa0b60 <e4084> {e24} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x555ee017acd0 <e24975#> {e24} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x555edffa1770 <e4102> {e24} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee017adf0 <e24969#> {e24} @dt=0x555edff99680@(nw64)  extended_input_1 [LV] => VAR 0x555edff99b40 <e24710#> {e17} @dt=0x555edff99680@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x555edffa2f10 <e24987#> {e25} @dt=0x555edff9a800@(nw64)
    1:2:1: REPLICATE 0x555edffa2ae0 <e25002#> {e25} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1: CONCAT 0x555edffa29e0 <e24997#> {e25} @dt=0x555edffa4a20@(G/w64)
    1:2:1:1:1: REPLICATE 0x555edffa26a0 <e4135> {e25} @dt=0x555edff491b0@(G/w32)
    1:2:1:1:1:1: CONST 0x555edffa2390 <e4126> {e25} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x555edffa1f90 <e4127> {e25} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x555ee017af10 <e24992#> {e25} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x555edffa2ba0 <e4145> {e25} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2: VARREF 0x555ee017b030 <e24986#> {e25} @dt=0x555edff9a800@(nw64)  extended_input_2 [LV] => VAR 0x555edff9acc0 <e24718#> {e18} @dt=0x555edff9a800@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x555edffc5eb0 <e5119> {e29} [always_comb]
    1:2:2: BEGIN 0x555edffa3120 <e4155> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x555edffa3e20 <e25004#> {e30} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:1: REPLICATE 0x555edffa3c40 <e4178> {e30} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:1:1: CONST 0x555edffa3930 <e4170> {e30} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x555edffa3530 <e4171> {e30} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x555ee017b150 <e25003#> {e30} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffa4b40 <e25010#> {e31} @dt=0x555edff9b980@(nw64)
    1:2:2:1:1: REPLICATE 0x555edffa4960 <e4200> {e31} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:1:1: CONST 0x555edffa4650 <e4193> {e31} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x555edffa4250 <e4194> {e31} @dt=0x555edffa4400@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x555ee017b270 <e25009#> {e31} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x555edffa4de0 <e5073> {e32}
    1:2:2:1:1: VARREF 0x555ee017b390 <e25015#> {e32} @dt=0x555edff8f5e0@(nw6)  ALU_operation [RV] <- VAR 0x555edff8fae0 <e24638#> {e4} @dt=0x555edff8f5e0@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa58e0 <e4220> {e33}
    1:2:2:1:2:1: CONST 0x555edffa4fe0 <e4210> {e33} @dt=0x555edffa5190@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x555edffa5820 <e25017#> {e33} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x555edffa5760 <e25026#> {e33} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017b4b0 <e25018#> {e33} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017b5d0 <e25019#> {e33} @dt=0x555edff96200@(nw5)  shift_amount [RV] <- VAR 0x555edff96700 <e24686#> {e14} @dt=0x555edff96200@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017b6f0 <e25016#> {e33} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa63d0 <e4237> {e34}
    1:2:2:1:2:1: CONST 0x555edffa5ad0 <e4226> {e34} @dt=0x555edffa5190@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x555edffa6310 <e25028#> {e34} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x555edffa6250 <e25037#> {e34} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017b810 <e25029#> {e34} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017b930 <e25030#> {e34} @dt=0x555edff96200@(nw5)  shift_amount [RV] <- VAR 0x555edff96700 <e24686#> {e14} @dt=0x555edff96200@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017ba50 <e25027#> {e34} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa6ec0 <e4254> {e35}
    1:2:2:1:2:1: CONST 0x555edffa65c0 <e4243> {e35} @dt=0x555edffa5190@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x555edffa6e00 <e25039#> {e35} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x555ee01e3a30 <e25056#> {e35} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017bb70 <e25052#> {e35} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017bc90 <e25053#> {e35} @dt=0x555edff96200@(nw5)  shift_amount [RV] <- VAR 0x555edff96700 <e24686#> {e14} @dt=0x555edff96200@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017bdb0 <e25038#> {e35} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa82b0 <e4287> {e36}
    1:2:2:1:2:1: CONST 0x555edffa70b0 <e4260> {e36} @dt=0x555edffa5190@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x555edffa81f0 <e25058#> {e36} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x555edffa8130 <e25107#> {e36} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017bed0 <e25059#> {e36} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e3d40 <e25081#> {e36} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017bff0 <e25072#> {e36} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e3fd0 <e25100#> {e36} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01e3af0 <e25074#> {e36} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c110 <e25057#> {e36} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa96a0 <e4320> {e37}
    1:2:2:1:2:1: CONST 0x555edffa84a0 <e4293> {e37} @dt=0x555edffa5190@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x555edffa95e0 <e25109#> {e37} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x555edffa9520 <e25158#> {e37} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017c230 <e25110#> {e37} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e4550 <e25132#> {e37} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017c350 <e25123#> {e37} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e47e0 <e25151#> {e37} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01e4300 <e25125#> {e37} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c470 <e25108#> {e37} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffaaa90 <e4353> {e38}
    1:2:2:1:2:1: CONST 0x555edffa9890 <e4326> {e38} @dt=0x555edffa5190@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x555edffaa9d0 <e25160#> {e38} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x555ee01e5320 <e25217#> {e38} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017c590 <e25213#> {e38} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e4d60 <e25214#> {e38} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017c6b0 <e25174#> {e38} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e4ff0 <e25202#> {e38} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01e4b10 <e25176#> {e38} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c7d0 <e25159#> {e38} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffab330 <e4366> {e39}
    1:2:2:1:2:1: CONST 0x555edffaac80 <e4359> {e39} @dt=0x555edffa5190@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x555edffab270 <e25219#> {e39} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017c8f0 <e25220#> {e39} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ca10 <e25218#> {e39} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffabbd0 <e4379> {e40}
    1:2:2:1:2:1: CONST 0x555edffab520 <e4372> {e40} @dt=0x555edffa5190@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x555edffabb10 <e25222#> {e40} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cb30 <e25223#> {e40} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017cc50 <e25221#> {e40} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffac470 <e4392> {e41}
    1:2:2:1:2:1: CONST 0x555edffabdc0 <e4385> {e41} @dt=0x555edffa5190@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x555edffac3b0 <e25225#> {e41} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cd70 <e25226#> {e41} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ce90 <e25224#> {e41} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffacd10 <e4405> {e42}
    1:2:2:1:2:1: CONST 0x555edffac660 <e4398> {e42} @dt=0x555edffa5190@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x555edffacc50 <e25228#> {e42} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cfb0 <e25229#> {e42} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d0d0 <e25227#> {e42} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffad5b0 <e4418> {e43}
    1:2:2:1:2:1: CONST 0x555edffacf00 <e4411> {e43} @dt=0x555edffa5190@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x555edffad4f0 <e25231#> {e43} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017d1f0 <e25232#> {e43} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d310 <e25230#> {e43} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffade50 <e4431> {e44}
    1:2:2:1:2:1: CONST 0x555edffad7a0 <e4424> {e44} @dt=0x555edffa5190@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x555edffadd90 <e25234#> {e44} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee017d430 <e25235#> {e44} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d550 <e25233#> {e44} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffaed50 <e4452> {e45}
    1:2:2:1:2:1: CONST 0x555edffae040 <e4437> {e45} @dt=0x555edffa5190@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x555edffaec90 <e25237#> {e45} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1: MULS 0x555ee01e5760 <e25265#> {e45} @dt=0x555ee01e53e0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017d670 <e27288#> {e45} @dt=0x555ee01e53e0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x555edff97840 <e24694#> {e15} @dt=0x555edff97380@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee017d790 <e27292#> {e45} @dt=0x555ee01e53e0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x555edff989c0 <e24702#> {e16} @dt=0x555edff98500@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017d8b0 <e25236#> {e45} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffaf900 <e4469> {e46}
    1:2:2:1:2:1: CONST 0x555edffaef20 <e4458> {e46} @dt=0x555edffa5190@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x555edffaf840 <e25267#> {e46} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1: MUL 0x555edffaf780 <e25275#> {e46} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017d9d0 <e25268#> {e46} @dt=0x555edff99680@(nw64)  extended_input_1 [RV] <- VAR 0x555edff99b40 <e24710#> {e17} @dt=0x555edff99680@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee017daf0 <e25269#> {e46} @dt=0x555edff9a800@(nw64)  extended_input_2 [RV] <- VAR 0x555edff9acc0 <e24718#> {e18} @dt=0x555edff9a800@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017dc10 <e25266#> {e46} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb35c0 <e4583> {e47}
    1:2:2:1:2:1: CONST 0x555edffafad0 <e4475> {e47} @dt=0x555edffa5190@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x555edffafeb0 <e4476> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffb17c0 <e25277#> {e48} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x555edffb1390 <e25316#> {e48} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x555edffb1290 <e25311#> {e48} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x555ee01e5ba0 <e25302#> {e48} @dt=0x555ee01aa940@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x555ee017dd30 <e27296#> {e48} @dt=0x555ee01aa940@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x555ee017de50 <e27300#> {e48} @dt=0x555ee01aa940@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x555edffb10b0 <e4509> {e48} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x555edffb0da0 <e4500> {e48} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x555edffb09a0 <e4501> {e48} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x555edffb1450 <e4518> {e48} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee017df70 <e25276#> {e48} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x555edffb3390 <e25318#> {e49} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x555edffb32d0 <e25364#> {e49} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee017e090 <e25319#> {e49} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x555edffb2ea0 <e25358#> {e49} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x555edffb2da0 <e25353#> {e49} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x555edffb2510 <e4559> {e49} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x555edffb2200 <e4542> {e49} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x555edffb1e00 <e4543> {e49} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x555ee01e6280 <e25348#> {e49} @dt=0x555ee01aa940@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x555ee017e1b0 <e27304#> {e49} @dt=0x555ee01aa940@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x555ee017e2d0 <e27308#> {e49} @dt=0x555ee01aa940@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edffb2f60 <e4569> {e49} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee017e3f0 <e25317#> {e49} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb6bf0 <e4689> {e51}
    1:2:2:1:2:1: CONST 0x555edffb3680 <e4589> {e51} @dt=0x555edffa5190@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x555edffb3a90 <e4590> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffb50f0 <e25366#> {e52} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x555edffb4cc0 <e25387#> {e52} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x555edffb4bc0 <e25382#> {e52} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x555edffb40c0 <e25373#> {e52} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x555ee017e510 <e25367#> {e52} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x555ee017e630 <e25368#> {e52} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x555edffb49e0 <e4619> {e52} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x555edffb46d0 <e4610> {e52} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x555edffb42d0 <e4611> {e52} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x555edffb4d80 <e4628> {e52} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee017e750 <e25365#> {e52} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x555edffb69c0 <e25389#> {e53} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x555edffb6900 <e25417#> {e53} @dt=0x555edff9b980@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee017e870 <e25390#> {e53} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x555edffb64d0 <e25411#> {e53} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x555edffb63d0 <e25406#> {e53} @dt=0x555edffa4a20@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x555edffb5e40 <e4665> {e53} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x555edffb5b30 <e4652> {e53} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x555edffb5730 <e4653> {e53} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x555edffb6310 <e25401#> {e53} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x555ee017e990 <e25395#> {e53} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x555ee017eab0 <e25396#> {e53} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edffb6590 <e4675> {e53} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee017ebd0 <e25388#> {e53} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb78b0 <e4710> {e55}
    1:2:2:1:2:1: CONST 0x555edffb6cb0 <e4695> {e55} @dt=0x555edffa5190@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x555edffb77f0 <e25419#> {e55} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: ADD 0x555edffb7730 <e25436#> {e55} @dt=0x555ee01aa940@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017ecf0 <e27312#> {e55} @dt=0x555ee01aa940@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017ee10 <e27316#> {e55} @dt=0x555ee01aa940@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ef30 <e25418#> {e55} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb83a0 <e4727> {e56}
    1:2:2:1:2:1: CONST 0x555edffb7aa0 <e4716> {e56} @dt=0x555edffa5190@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x555edffb82e0 <e25442#> {e56} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: ADD 0x555edffb8220 <e25450#> {e56} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f050 <e25443#> {e56} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f170 <e25444#> {e56} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f290 <e25441#> {e56} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb9190 <e4748> {e57}
    1:2:2:1:2:1: CONST 0x555edffb8590 <e4733> {e57} @dt=0x555edffa5190@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x555edffb90d0 <e25452#> {e57} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SUB 0x555edffb9010 <e25469#> {e57} @dt=0x555ee01aa940@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f3b0 <e27320#> {e57} @dt=0x555ee01aa940@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f4d0 <e27324#> {e57} @dt=0x555ee01aa940@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f5f0 <e25451#> {e57} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb9c80 <e4765> {e58}
    1:2:2:1:2:1: CONST 0x555edffb9380 <e4754> {e58} @dt=0x555edffa5190@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x555edffb9bc0 <e25475#> {e58} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: SUB 0x555edffb9b00 <e25483#> {e58} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f710 <e25476#> {e58} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f830 <e25477#> {e58} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f950 <e25474#> {e58} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffba770 <e4782> {e59}
    1:2:2:1:2:1: CONST 0x555edffb9e70 <e4771> {e59} @dt=0x555edffa5190@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x555edffba6b0 <e25485#> {e59} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: AND 0x555edffba5f0 <e25493#> {e59} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017fa70 <e25486#> {e59} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017fb90 <e25487#> {e59} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017fcb0 <e25484#> {e59} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbb260 <e4799> {e60}
    1:2:2:1:2:1: CONST 0x555edffba960 <e4788> {e60} @dt=0x555edffa5190@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x555edffbb1a0 <e25495#> {e60} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: OR 0x555edffbb0e0 <e25503#> {e60} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017fdd0 <e25496#> {e60} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017fef0 <e25497#> {e60} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180010 <e25494#> {e60} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbbd50 <e4816> {e61}
    1:2:2:1:2:1: CONST 0x555edffbb450 <e4805> {e61} @dt=0x555edffa5190@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x555edffbbc90 <e25505#> {e61} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: XNOR 0x555edffbbbd0 <e25513#> {e61} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0180130 <e25506#> {e61} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0180250 <e25507#> {e61} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180370 <e25504#> {e61} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbc9c0 <e4835> {e62}
    1:2:2:1:2:1: CONST 0x555edffbbf40 <e4822> {e62} @dt=0x555edffa5190@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x555edffbc900 <e25515#> {e62} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: NOT 0x555edffbc840 <e25524#> {e62} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: OR 0x555edffbc740 <e25525#> {e62} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0180490 <e25516#> {e62} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee01805b0 <e25517#> {e62} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01806d0 <e25514#> {e62} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbf850 <e4929> {e63}
    1:2:2:1:2:1: CONST 0x555edffbcbb0 <e4841> {e63} @dt=0x555edffa5190@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x555edffbf790 <e25527#> {e63} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: COND 0x555edffbf6d0 <e25572#> {e63} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x555ee01e7bc0 <e25547#> {e63} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee01807f0 <e27328#> {e63} @dt=0x555ee01aa940@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0180910 <e27332#> {e63} @dt=0x555ee01aa940@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x555edffbe840 <e4922> {e63} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x555edffbe660 <e4893> {e63} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x555edffbe030 <e4879> {e63} @dt=0x555edffbe0f0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x555edffbdd20 <e4866> {e63} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x555edffbd920 <e4867> {e63} @dt=0x555edfed4050@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x555edffbe390 <e4880> {e63} @dt=0x555edff488c0@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x555edffbe900 <e4894> {e63} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x555edffbf4f0 <e4923> {e63} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x555edffbf1e0 <e4913> {e63} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x555edffbede0 <e4914> {e63} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x555ee0180a30 <e25526#> {e63} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc2390 <e5020> {e64}
    1:2:2:1:2:1: CONST 0x555edffbfa40 <e4935> {e64} @dt=0x555edffa5190@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x555edffc22d0 <e25574#> {e64} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: COND 0x555edffc2210 <e25601#> {e64} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1:1: LT 0x555edffc0200 <e5012> {e64} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0180b50 <e25575#> {e64} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0180c70 <e25576#> {e64} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x555edffc1380 <e5013> {e64} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x555edffc11a0 <e4984> {e64} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x555edffc0bc0 <e4970> {e64} @dt=0x555edffbe0f0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x555edffc08b0 <e4956> {e64} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x555edffc04b0 <e4957> {e64} @dt=0x555edfed4050@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x555edffc0ed0 <e4971> {e64} @dt=0x555edff488c0@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x555edffc1440 <e4985> {e64} @dt=0x555edff491b0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x555edffc2030 <e5014> {e64} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x555edffc1d20 <e5004> {e64} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x555edffc1920 <e5005> {e64} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x555ee0180d90 <e25573#> {e64} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc2c30 <e5033> {e65}
    1:2:2:1:2:1: CONST 0x555edffc2580 <e5026> {e65} @dt=0x555edffa5190@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x555edffc2b70 <e25603#> {e65} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee0180eb0 <e25604#> {e65} @dt=0x555edff906e0@(nw32)  input_1 [RV] <- VAR 0x555edff90be0 <e24646#> {e5} @dt=0x555edff906e0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180fd0 <e25602#> {e65} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc34d0 <e5046> {e66}
    1:2:2:1:2:1: CONST 0x555edffc2e20 <e5039> {e66} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x555edffc3410 <e25606#> {e66} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee01810f0 <e25607#> {e66} @dt=0x555edff91920@(nw32)  input_2 [RV] <- VAR 0x555edff91e20 <e24654#> {e6} @dt=0x555edff91920@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0181210 <e25605#> {e66} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc42c0 <e5072> {e67}
    1:2:2:1:2:2: ASSIGN 0x555edffc4200 <e25609#> {e67} @dt=0x555edff92ba0@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x555edffc4020 <e5069> {e67} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x555edffc3d10 <e5061> {e67} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x555edffc3910 <e5062> {e67} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x555ee0181330 <e25608#> {e67} @dt=0x555edff92ba0@(nw32)  ALU_output [LV] => VAR 0x555edff930a0 <e24662#> {e8} @dt=0x555edff92ba0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffc5050 <e25619#> {e69} @dt=0x555edff93de0@(nw32)
    1:2:2:1:1: SEL 0x555ee01e8b10 <e25641#> {e69} @dt=0x555edff491b0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x555ee0181450 <e25632#> {e69} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x555ee01e8da0 <e25659#> {e69} @dt=0x555ee01e8cc0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x555ee01e88c0 <e25634#> {e69} @dt=0x555ee01e1810@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x555ee0181570 <e25618#> {e69} @dt=0x555edff93de0@(nw32)  ALU_HI_output [LV] => VAR 0x555edff942e0 <e24670#> {e9} @dt=0x555edff93de0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffc5d70 <e25665#> {e70} @dt=0x555edff95080@(nw32)
    1:2:2:1:1: SEL 0x555ee01e9320 <e25687#> {e70} @dt=0x555edff491b0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x555ee0181690 <e25678#> {e70} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e24726#> {e19} @dt=0x555edff9b980@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x555ee01e95b0 <e25706#> {e70} @dt=0x555ee01e8cc0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x555ee01e90d0 <e25680#> {e70} @dt=0x555ee01e1810@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x555ee01817b0 <e25664#> {e70} @dt=0x555edff95080@(nw32)  ALU_LO_output [LV] => VAR 0x555edff95560 <e24678#> {e10} @dt=0x555edff95080@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x555edffc7ea0 <e13623> {f1}  Control_Unit  L3
    1:2: VAR 0x555edffd7a00 <e21850#> {f3} @dt=0x555edffd5700@(nw32)  instruction INPUT PORT
    1:2: VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2: VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2: VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x555edffe1e10 <e21909#> {f19} @dt=0x555edffe1990@(nw6)  op VAR
    1:2: VAR 0x555edffe2c30 <e21917#> {f20} @dt=0x555edffe27b0@(nw5)  rt VAR
    1:2: VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2: ALWAYS 0x555ee0045e50 <e8012> {f23} [always_comb]
    1:2:2: BEGIN 0x555edffe3e10 <e5392> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x555edffe4980 <e21932#> {f24} @dt=0x555edffe1990@(nw6)
    1:2:2:1:1: SEL 0x555ee01be670 <e21953#> {f24} @dt=0x555edffa5190@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee01675c0 <e21944#> {f24} @dt=0x555edffd5700@(nw32)  instruction [RV] <- VAR 0x555edffd7a00 <e21850#> {f3} @dt=0x555edffd5700@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01be900 <e21972#> {f24} @dt=0x555ee01b7880@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x555ee01be420 <e21946#> {f24} @dt=0x555ee01be590@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x555ee01676e0 <e21931#> {f24} @dt=0x555edffe1990@(nw6)  op [LV] => VAR 0x555edffe1e10 <e21909#> {f19} @dt=0x555edffe1990@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x555edffe5500 <e21978#> {f25} @dt=0x555edffe27b0@(nw5)
    1:2:2:1:1: SEL 0x555ee01bee80 <e22000#> {f25} @dt=0x555edff64b80@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee0167800 <e21991#> {f25} @dt=0x555edffd5700@(nw32)  instruction [RV] <- VAR 0x555edffd7a00 <e21850#> {f3} @dt=0x555edffd5700@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01bf110 <e22019#> {f25} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x555ee01bec30 <e21993#> {f25} @dt=0x555ee01be590@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x555ee0167920 <e21977#> {f25} @dt=0x555edffe27b0@(nw5)  rt [LV] => VAR 0x555edffe2c30 <e21917#> {f20} @dt=0x555edffe27b0@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x555edffe6080 <e22025#> {f26} @dt=0x555edffe3750@(nw6)
    1:2:2:1:1: SEL 0x555ee01bf690 <e22047#> {f26} @dt=0x555edffa5190@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee0167a40 <e22038#> {f26} @dt=0x555edffd5700@(nw32)  instruction [RV] <- VAR 0x555edffd7a00 <e21850#> {f3} @dt=0x555edffd5700@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01bf920 <e22066#> {f26} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x555ee01bf440 <e22040#> {f26} @dt=0x555ee01be590@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x555ee0167b60 <e22024#> {f26} @dt=0x555edffe3750@(nw6)  funct [LV] => VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1: CASE 0x555edffda5e0 <e8010> {f27}
    1:2:2:1:1: VARREF 0x555ee0167c80 <e22071#> {f27} @dt=0x555edffe1990@(nw6)  op [RV] <- VAR 0x555edffe1e10 <e21909#> {f19} @dt=0x555edffe1990@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x555edffef3a0 <e5722> {f28}
    1:2:2:1:2:1: CONST 0x555edffe6410 <e5466> {f28} @dt=0x555edffa5190@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x555edffe6720 <e5467> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffe6d50 <e22073#> {f29} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01bfd30 <e22086#> {f29} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167da0 <e22072#> {f29} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe72f0 <e22088#> {f30} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0060 <e22101#> {f30} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167ec0 <e22087#> {f30} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe7890 <e22103#> {f31} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0390 <e22116#> {f31} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167fe0 <e22102#> {f31} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe7e30 <e22118#> {f32} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c06c0 <e22131#> {f32} @dt=0x555edffdce70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168100 <e22117#> {f32} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe83d0 <e22133#> {f33} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c09f0 <e22146#> {f33} @dt=0x555edffddcf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168220 <e22132#> {f33} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe8970 <e22148#> {f34} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0d20 <e22161#> {f34} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168340 <e22147#> {f34} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffea4d0 <e22163#> {f35} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x555edffea3d0 <e5591> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x555edffe9d70 <e5587> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x555edffe9710 <e5572> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x555edffe90b0 <e5557> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x555ee0168460 <e22164#> {f35} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x555edffe8e20 <e5543> {f35} @dt=0x555edffa5190@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x555edffe9650 <e5558> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x555ee0168580 <e22169#> {f35} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x555edffe93c0 <e5554> {f35} @dt=0x555edffa5190@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x555edffe9cb0 <e5573> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x555ee01686a0 <e22174#> {f35} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x555edffe9a20 <e5569> {f35} @dt=0x555edffa5190@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x555edffea310 <e5588> {f35} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x555ee01687c0 <e22179#> {f35} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edffea080 <e5584> {f35} @dt=0x555edffa5190@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x555ee01688e0 <e22162#> {f35} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffea850 <e22185#> {f36} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0168a00 <e22186#> {f36} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168b20 <e22184#> {f36} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x555edffeaaf0 <e5648> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x555ee0168c40 <e22187#> {f37} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffeb860 <e5620> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x555edffeacb0 <e5608> {f38} @dt=0x555edffa5190@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffeafc0 <e5609> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffeb630 <e22189#> {f39} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x555edffeb360 <e5618> {f39} @dt=0x555edffa5190@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee0168d60 <e22188#> {f39} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffec460 <e5639> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x555edffeb920 <e5626> {f41} @dt=0x555edffa5190@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffebc70 <e5627> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffec320 <e22191#> {f42} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x555edffec050 <e5636> {f42} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee0168e80 <e22190#> {f42} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffecb30 <e5647> {f44}
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffec5e0 <e5640> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffec9f0 <e22193#> {f45} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x555ee0168fa0 <e22194#> {f45} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee01690c0 <e22192#> {f45} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffedb20 <e22200#> {f48} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x555edffeda20 <e5677> {f48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edffed340 <e5673> {f48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee01691e0 <e22201#> {f48} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x555edffed070 <e5659> {f48} @dt=0x555edffa5190@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x555edffed960 <e5674> {f48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x555ee0169300 <e22206#> {f48} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edffed690 <e5670> {f48} @dt=0x555edffa5190@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169420 <e22199#> {f48} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffee140 <e22212#> {f49} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c1670 <e22225#> {f49} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169540 <e22211#> {f49} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffef170 <e22227#> {f50} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x555edffef070 <e5719> {f50} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edffee960 <e5715> {f50} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee0169660 <e22228#> {f50} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x555edffee690 <e5701> {f50} @dt=0x555edffa5190@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:2: EQ 0x555edffeefb0 <e5716> {f50} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x555ee0169780 <e22233#> {f50} @dt=0x555edffe3750@(nw6)  funct [RV] <- VAR 0x555edffe3bd0 <e21925#> {f21} @dt=0x555edffe3750@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edffeece0 <e5712> {f50} @dt=0x555edffa5190@(G/w6)  6'h12
    1:2:2:1:2:2:1:2: VARREF 0x555ee01698a0 <e22226#> {f50} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edfff5050 <e5877> {f53}
    1:2:2:1:2:1: CONST 0x555edffef460 <e5728> {f53} @dt=0x555edffa5190@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x555edffef7b0 <e5729> {f53} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfff0870 <e22239#> {f54} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x555edfff0770 <e5758> {f54} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edfff0060 <e5754> {f54} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee01699c0 <e22240#> {f54} @dt=0x555edffe27b0@(nw5)  rt [RV] <- VAR 0x555edffe2c30 <e21917#> {f20} @dt=0x555edffe27b0@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x555edffefd90 <e5740> {f54} @dt=0x555edff64b80@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2: EQ 0x555edfff06b0 <e5755> {f54} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x555ee0169ae0 <e22245#> {f54} @dt=0x555edffe27b0@(nw5)  rt [RV] <- VAR 0x555edffe2c30 <e21917#> {f20} @dt=0x555edffe27b0@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x555edfff03e0 <e5751> {f54} @dt=0x555edff64b80@(G/w5)  5'h10
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169c00 <e22238#> {f54} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff0f00 <e22251#> {f55} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c1d20 <e22264#> {f55} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169d20 <e22250#> {f55} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff15f0 <e22266#> {f56} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2050 <e22279#> {f56} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169e40 <e22265#> {f56} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff1c40 <e22281#> {f57} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff1970 <e5790> {f57} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169f60 <e22280#> {f57} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff22d0 <e22283#> {f58} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff2000 <e5801> {f58} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a080 <e22282#> {f58} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff2920 <e22285#> {f59} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2380 <e22298#> {f59} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a1a0 <e22284#> {f59} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff2fb0 <e22300#> {f60} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c26b0 <e22313#> {f60} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a2c0 <e22299#> {f60} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff3430 <e22315#> {f61} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016a3e0 <e22316#> {f61} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a500 <e22314#> {f61} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff3a60 <e22318#> {f62} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555edfff3790 <e5840> {f62} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a620 <e22317#> {f62} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4110 <e22320#> {f63} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c29e0 <e22333#> {f63} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a740 <e22319#> {f63} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4760 <e22335#> {f64} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2d10 <e22348#> {f64} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a860 <e22334#> {f64} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4db0 <e22350#> {f65} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3040 <e22363#> {f65} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a980 <e22349#> {f65} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edfffa230 <e6012> {f69}
    1:2:2:1:2:1: CONST 0x555edfff5110 <e5883> {f69} @dt=0x555edffa5190@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x555edfff5460 <e5884> {f69} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfff5b10 <e22365#> {f70} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3370 <e22378#> {f70} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016aaa0 <e22364#> {f70} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff61a0 <e22380#> {f71} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c36a0 <e22393#> {f71} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016abc0 <e22379#> {f71} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff67f0 <e22395#> {f72} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c39d0 <e22408#> {f72} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ace0 <e22394#> {f72} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff6e40 <e22410#> {f73} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff6b70 <e5925> {f73} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ae00 <e22409#> {f73} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff74d0 <e22412#> {f74} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff7200 <e5936> {f74} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016af20 <e22411#> {f74} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff7b20 <e22414#> {f75} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3d00 <e22427#> {f75} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b040 <e22413#> {f75} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff81b0 <e22429#> {f76} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4030 <e22442#> {f76} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b160 <e22428#> {f76} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff8630 <e22444#> {f77} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016b280 <e22445#> {f77} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b3a0 <e22443#> {f77} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff8c60 <e22447#> {f78} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555edfff8990 <e5975> {f78} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b4c0 <e22446#> {f78} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff9360 <e22449#> {f79} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4360 <e22462#> {f79} @dt=0x555edffdf9f0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b5e0 <e22448#> {f79} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff99b0 <e22464#> {f80} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4690 <e22477#> {f80} @dt=0x555edffdff10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b700 <e22463#> {f80} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffa000 <e22479#> {f81} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c49c0 <e22492#> {f81} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b820 <e22478#> {f81} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffff440 <e6147> {f83}
    1:2:2:1:2:1: CONST 0x555edfffa2f0 <e6018> {f83} @dt=0x555edffa5190@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x555edfffa640 <e6019> {f83} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfffad20 <e22494#> {f84} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4cf0 <e22507#> {f84} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b940 <e22493#> {f84} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffb3b0 <e22509#> {f85} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5020 <e22522#> {f85} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ba60 <e22508#> {f85} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffba00 <e22524#> {f86} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5350 <e22537#> {f86} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bb80 <e22523#> {f86} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffc050 <e22539#> {f87} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfffbd80 <e6060> {f87} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bca0 <e22538#> {f87} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffc6e0 <e22541#> {f88} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555edfffc410 <e6071> {f88} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bdc0 <e22540#> {f88} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffcd30 <e22543#> {f89} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5680 <e22556#> {f89} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bee0 <e22542#> {f89} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffd3c0 <e22558#> {f90} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c59b0 <e22571#> {f90} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c000 <e22557#> {f90} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffd840 <e22573#> {f91} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016c120 <e22574#> {f91} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c240 <e22572#> {f91} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffde70 <e22576#> {f92} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555edfffdba0 <e6110> {f92} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c360 <e22575#> {f92} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffe570 <e22578#> {f93} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5ce0 <e22591#> {f93} @dt=0x555edffdf9f0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c480 <e22577#> {f93} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffebc0 <e22593#> {f94} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6010 <e22606#> {f94} @dt=0x555edffdff10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c5a0 <e22592#> {f94} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffff210 <e22608#> {f95} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6340 <e22621#> {f95} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c6c0 <e22607#> {f95} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0004650 <e6282> {f97}
    1:2:2:1:2:1: CONST 0x555edffff500 <e6153> {f97} @dt=0x555edffa5190@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x555edffff850 <e6154> {f97} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfffff30 <e22623#> {f98} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6670 <e22636#> {f98} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c7e0 <e22622#> {f98} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00005c0 <e22638#> {f99} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c69a0 <e22651#> {f99} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c900 <e22637#> {f99} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0000c10 <e22653#> {f100} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6cd0 <e22666#> {f100} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ca20 <e22652#> {f100} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0001260 <e22668#> {f101} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7000 <e22681#> {f101} @dt=0x555edffdce70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cb40 <e22667#> {f101} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00018f0 <e22683#> {f102} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7330 <e22696#> {f102} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cc60 <e22682#> {f102} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0001f40 <e22698#> {f103} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7660 <e22711#> {f103} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cd80 <e22697#> {f103} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00025d0 <e22713#> {f104} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7990 <e22726#> {f104} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cea0 <e22712#> {f104} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0002a50 <e22728#> {f105} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016cfc0 <e22729#> {f105} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d0e0 <e22727#> {f105} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003080 <e22731#> {f106} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0002db0 <e6245> {f106} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d200 <e22730#> {f106} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003780 <e22733#> {f107} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7cc0 <e22746#> {f107} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d320 <e22732#> {f107} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003dd0 <e22748#> {f108} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7ff0 <e22761#> {f108} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d440 <e22747#> {f108} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0004420 <e22763#> {f109} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8320 <e22776#> {f109} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d560 <e22762#> {f109} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0009860 <e6417> {f112}
    1:2:2:1:2:1: CONST 0x555ee0004710 <e6288> {f112} @dt=0x555edffa5190@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x555ee0004a60 <e6289> {f112} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0005140 <e22778#> {f113} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8650 <e22791#> {f113} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d680 <e22777#> {f113} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00057d0 <e22793#> {f114} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8980 <e22806#> {f114} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d7a0 <e22792#> {f114} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0005e20 <e22808#> {f115} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8cb0 <e22821#> {f115} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d8c0 <e22807#> {f115} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0006470 <e22823#> {f116} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8fe0 <e22836#> {f116} @dt=0x555edffdce70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d9e0 <e22822#> {f116} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0006b00 <e22838#> {f117} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9310 <e22851#> {f117} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016db00 <e22837#> {f117} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0007150 <e22853#> {f118} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9640 <e22866#> {f118} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016dc20 <e22852#> {f118} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00077e0 <e22868#> {f119} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9970 <e22881#> {f119} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016dd40 <e22867#> {f119} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0007c60 <e22883#> {f120} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016de60 <e22884#> {f120} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016df80 <e22882#> {f120} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008290 <e22886#> {f121} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0007fc0 <e6380> {f121} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e0a0 <e22885#> {f121} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008990 <e22888#> {f122} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9ca0 <e22901#> {f122} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e1c0 <e22887#> {f122} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008fe0 <e22903#> {f123} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9fd0 <e22916#> {f123} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e2e0 <e22902#> {f123} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0009630 <e22918#> {f124} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca300 <e22931#> {f124} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e400 <e22917#> {f124} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee000ea70 <e6552> {f128}
    1:2:2:1:2:1: CONST 0x555ee0009920 <e6423> {f128} @dt=0x555edffa5190@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x555ee0009c70 <e6424> {f128} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee000a350 <e22933#> {f129} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca630 <e22946#> {f129} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e520 <e22932#> {f129} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000a9e0 <e22948#> {f130} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca960 <e22961#> {f130} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e640 <e22947#> {f130} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000b030 <e22963#> {f131} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cac90 <e22976#> {f131} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e760 <e22962#> {f131} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000b680 <e22978#> {f132} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cafc0 <e22991#> {f132} @dt=0x555edffdce70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e880 <e22977#> {f132} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000bd10 <e22993#> {f133} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb2f0 <e23006#> {f133} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e9a0 <e22992#> {f133} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000c360 <e23008#> {f134} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb620 <e23021#> {f134} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016eac0 <e23007#> {f134} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000c9f0 <e23023#> {f135} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb950 <e23036#> {f135} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ebe0 <e23022#> {f135} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000ce70 <e23038#> {f136} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016ed00 <e23039#> {f136} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ee20 <e23037#> {f136} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000d4a0 <e23041#> {f137} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee000d1d0 <e6515> {f137} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ef40 <e23040#> {f137} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000dba0 <e23043#> {f138} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cbc80 <e23056#> {f138} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f060 <e23042#> {f138} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000e1f0 <e23058#> {f139} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cbfb0 <e23071#> {f139} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f180 <e23057#> {f139} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000e840 <e23073#> {f140} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc2e0 <e23086#> {f140} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f2a0 <e23072#> {f140} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0013c80 <e6687> {f142}
    1:2:2:1:2:1: CONST 0x555ee000eb30 <e6558> {f142} @dt=0x555edffa5190@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x555ee000ee80 <e6559> {f142} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee000f560 <e23088#> {f143} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc610 <e23101#> {f143} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f3c0 <e23087#> {f143} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000fbf0 <e23103#> {f144} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc940 <e23116#> {f144} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f4e0 <e23102#> {f144} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010240 <e23118#> {f145} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ccc70 <e23131#> {f145} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f600 <e23117#> {f145} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010890 <e23133#> {f146} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ccfa0 <e23146#> {f146} @dt=0x555edffdce70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f720 <e23132#> {f146} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010f20 <e23148#> {f147} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd2d0 <e23161#> {f147} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f840 <e23147#> {f147} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0011570 <e23163#> {f148} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd600 <e23176#> {f148} @dt=0x555edffde4b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f960 <e23162#> {f148} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0011c00 <e23178#> {f149} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd930 <e23191#> {f149} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fa80 <e23177#> {f149} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0012080 <e23193#> {f150} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016fba0 <e23194#> {f150} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fcc0 <e23192#> {f150} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00126b0 <e23196#> {f151} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00123e0 <e6650> {f151} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fde0 <e23195#> {f151} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0012db0 <e23198#> {f152} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cdc60 <e23211#> {f152} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ff00 <e23197#> {f152} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0013400 <e23213#> {f153} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cdf90 <e23226#> {f153} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170020 <e23212#> {f153} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0013a50 <e23228#> {f154} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce2c0 <e23241#> {f154} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170140 <e23227#> {f154} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0018e90 <e6822> {f157}
    1:2:2:1:2:1: CONST 0x555ee0013d40 <e6693> {f157} @dt=0x555edffa5190@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x555ee0014090 <e6694> {f157} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0014770 <e23243#> {f158} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce5f0 <e23256#> {f158} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170260 <e23242#> {f158} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0014e00 <e23258#> {f159} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce920 <e23271#> {f159} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170380 <e23257#> {f159} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0015450 <e23273#> {f160} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cec50 <e23286#> {f160} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01704a0 <e23272#> {f160} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0015aa0 <e23288#> {f161} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cef80 <e23301#> {f161} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01705c0 <e23287#> {f161} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016130 <e23303#> {f162} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf2b0 <e23316#> {f162} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01706e0 <e23302#> {f162} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016780 <e23318#> {f163} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf5e0 <e23331#> {f163} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170800 <e23317#> {f163} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016e10 <e23333#> {f164} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf910 <e23346#> {f164} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170920 <e23332#> {f164} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0017290 <e23348#> {f165} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0170a40 <e23349#> {f165} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170b60 <e23347#> {f165} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00178c0 <e23351#> {f166} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00175f0 <e6785> {f166} @dt=0x555edffa5190@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170c80 <e23350#> {f166} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0017fc0 <e23353#> {f167} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cfc40 <e23366#> {f167} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170da0 <e23352#> {f167} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0018610 <e23368#> {f168} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cff70 <e23381#> {f168} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170ec0 <e23367#> {f168} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0018c60 <e23383#> {f169} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d02a0 <e23396#> {f169} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170fe0 <e23382#> {f169} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee001e0a0 <e6957> {f172}
    1:2:2:1:2:1: CONST 0x555ee0018f50 <e6828> {f172} @dt=0x555edffa5190@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x555ee00192a0 <e6829> {f172} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0019980 <e23398#> {f173} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d05d0 <e23411#> {f173} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171100 <e23397#> {f173} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001a010 <e23413#> {f174} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0900 <e23426#> {f174} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171220 <e23412#> {f174} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001a660 <e23428#> {f175} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0c30 <e23441#> {f175} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171340 <e23427#> {f175} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001acb0 <e23443#> {f176} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0f60 <e23456#> {f176} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171460 <e23442#> {f176} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001b340 <e23458#> {f177} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1290 <e23471#> {f177} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171580 <e23457#> {f177} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001b990 <e23473#> {f178} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d15c0 <e23486#> {f178} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01716a0 <e23472#> {f178} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001c020 <e23488#> {f179} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d18f0 <e23501#> {f179} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01717c0 <e23487#> {f179} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001c4a0 <e23503#> {f180} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee01718e0 <e23504#> {f180} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171a00 <e23502#> {f180} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001cad0 <e23506#> {f181} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee001c800 <e6920> {f181} @dt=0x555edffa5190@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171b20 <e23505#> {f181} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001d1d0 <e23508#> {f182} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1c20 <e23521#> {f182} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171c40 <e23507#> {f182} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001d820 <e23523#> {f183} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1f50 <e23536#> {f183} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171d60 <e23522#> {f183} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001de70 <e23538#> {f184} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2280 <e23551#> {f184} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171e80 <e23537#> {f184} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0023360 <e7092> {f187}
    1:2:2:1:2:1: CONST 0x555ee001e160 <e6963> {f187} @dt=0x555edffa5190@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x555ee001e4b0 <e6964> {f187} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee001eb90 <e23553#> {f188} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d25b0 <e23566#> {f188} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171fa0 <e23552#> {f188} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001f220 <e23568#> {f189} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d28e0 <e23581#> {f189} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01720c0 <e23567#> {f189} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001f870 <e23583#> {f190} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2c10 <e23596#> {f190} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01721e0 <e23582#> {f190} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001fec0 <e23598#> {f191} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2f40 <e23611#> {f191} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172300 <e23597#> {f191} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0020550 <e23613#> {f192} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d3270 <e23626#> {f192} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172420 <e23612#> {f192} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0020ba0 <e23628#> {f193} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d35a0 <e23641#> {f193} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172540 <e23627#> {f193} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0021230 <e23643#> {f194} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d38d0 <e23656#> {f194} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172660 <e23642#> {f194} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00216b0 <e23658#> {f195} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0172780 <e23659#> {f195} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee01728a0 <e23657#> {f195} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0021ce0 <e23661#> {f196} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0021a10 <e7055> {f196} @dt=0x555edffa5190@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee01729c0 <e23660#> {f196} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00223e0 <e23663#> {f197} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d3c00 <e23676#> {f197} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172ae0 <e23662#> {f197} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0022a30 <e23678#> {f198} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4740 <e23691#> {f198} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172c00 <e23677#> {f198} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0023080 <e23693#> {f199} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4a70 <e23706#> {f199} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172d20 <e23692#> {f199} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0028540 <e7227> {f216}
    1:2:2:1:2:1: CONST 0x555ee0023420 <e7098> {f216} @dt=0x555edffa5190@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x555ee0023770 <e7099> {f216} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0023e20 <e23708#> {f217} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4da0 <e23721#> {f217} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172e40 <e23707#> {f217} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00244b0 <e23723#> {f218} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d50d0 <e23736#> {f218} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172f60 <e23722#> {f218} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0024b00 <e23738#> {f219} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5400 <e23751#> {f219} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173080 <e23737#> {f219} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0025150 <e23753#> {f220} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5730 <e23766#> {f220} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01731a0 <e23752#> {f220} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00257e0 <e23768#> {f221} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5a60 <e23781#> {f221} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01732c0 <e23767#> {f221} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0025e30 <e23783#> {f222} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5d90 <e23796#> {f222} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01733e0 <e23782#> {f222} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00264c0 <e23798#> {f223} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d60c0 <e23811#> {f223} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173500 <e23797#> {f223} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0026940 <e23813#> {f224} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0173620 <e23814#> {f224} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173740 <e23812#> {f224} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0026f70 <e23816#> {f225} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0026ca0 <e7190> {f225} @dt=0x555edffa5190@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173860 <e23815#> {f225} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0027670 <e23818#> {f226} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d63f0 <e23831#> {f226} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173980 <e23817#> {f226} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0027cc0 <e23833#> {f227} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6720 <e23846#> {f227} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173aa0 <e23832#> {f227} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0028310 <e23848#> {f228} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6a50 <e23861#> {f228} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173bc0 <e23847#> {f228} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee002d750 <e7362> {f230}
    1:2:2:1:2:1: CONST 0x555ee0028600 <e7233> {f230} @dt=0x555edffa5190@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x555ee0028950 <e7234> {f230} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0029030 <e23863#> {f231} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6d80 <e23876#> {f231} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173ce0 <e23862#> {f231} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00296c0 <e23878#> {f232} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d70b0 <e23891#> {f232} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173e00 <e23877#> {f232} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0029d10 <e23893#> {f233} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d73e0 <e23906#> {f233} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173f20 <e23892#> {f233} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002a360 <e23908#> {f234} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7710 <e23921#> {f234} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174040 <e23907#> {f234} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002a9f0 <e23923#> {f235} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7a40 <e23936#> {f235} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174160 <e23922#> {f235} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002b040 <e23938#> {f236} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7d70 <e23951#> {f236} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174280 <e23937#> {f236} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002b6d0 <e23953#> {f237} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d80a0 <e23966#> {f237} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01743a0 <e23952#> {f237} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002bb50 <e23968#> {f238} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0161c90 <e23969#> {f238} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0161dd0 <e23967#> {f238} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002c180 <e23971#> {f239} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee002beb0 <e7325> {f239} @dt=0x555edffa5190@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x555ee0161f10 <e23970#> {f239} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002c880 <e23973#> {f240} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d83d0 <e23986#> {f240} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162030 <e23972#> {f240} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002ced0 <e23988#> {f241} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8700 <e24001#> {f241} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162150 <e23987#> {f241} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002d520 <e24003#> {f242} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8a30 <e24016#> {f242} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162270 <e24002#> {f242} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0032960 <e7497> {f244}
    1:2:2:1:2:1: CONST 0x555ee002d810 <e7368> {f244} @dt=0x555edffa5190@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x555ee002db60 <e7369> {f244} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee002e240 <e24018#> {f245} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8d60 <e24031#> {f245} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162390 <e24017#> {f245} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002e8d0 <e24033#> {f246} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9090 <e24046#> {f246} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01624b0 <e24032#> {f246} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002ef20 <e24048#> {f247} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d93c0 <e24061#> {f247} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01625f0 <e24047#> {f247} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002f570 <e24063#> {f248} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d96f0 <e24076#> {f248} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162710 <e24062#> {f248} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002fc00 <e24078#> {f249} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9a20 <e24091#> {f249} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162830 <e24077#> {f249} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0030250 <e24093#> {f250} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9d50 <e24106#> {f250} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162970 <e24092#> {f250} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00308e0 <e24108#> {f251} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da080 <e24121#> {f251} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162a90 <e24107#> {f251} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0030d60 <e24123#> {f252} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee01764d0 <e24124#> {f252} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee01765f0 <e24122#> {f252} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0031390 <e24126#> {f253} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00310c0 <e7460> {f253} @dt=0x555edffa5190@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176710 <e24125#> {f253} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0031a90 <e24128#> {f254} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da3b0 <e24141#> {f254} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176830 <e24127#> {f254} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00320e0 <e24143#> {f255} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da6e0 <e24156#> {f255} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176950 <e24142#> {f255} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0032730 <e24158#> {f256} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01daa10 <e24171#> {f256} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176a70 <e24157#> {f256} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0037c20 <e7632> {f258}
    1:2:2:1:2:1: CONST 0x555ee0032a20 <e7503> {f258} @dt=0x555edffa5190@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x555ee0032d70 <e7504> {f258} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0033450 <e24173#> {f259} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dad40 <e24186#> {f259} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176b90 <e24172#> {f259} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0033ae0 <e24188#> {f260} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db070 <e24201#> {f260} @dt=0x555edffdc020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176cb0 <e24187#> {f260} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034130 <e24203#> {f261} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db3a0 <e24216#> {f261} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176dd0 <e24202#> {f261} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034780 <e24218#> {f262} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db6d0 <e24231#> {f262} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176ef0 <e24217#> {f262} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034e10 <e24233#> {f263} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dba00 <e24246#> {f263} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177010 <e24232#> {f263} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035460 <e24248#> {f264} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dbd30 <e24261#> {f264} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177130 <e24247#> {f264} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035af0 <e24263#> {f265} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc060 <e24276#> {f265} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177250 <e24262#> {f265} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035f70 <e24278#> {f266} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0177370 <e24279#> {f266} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177490 <e24277#> {f266} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00365a0 <e24281#> {f267} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00362d0 <e7595> {f267} @dt=0x555edffa5190@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee01775b0 <e24280#> {f267} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0036ca0 <e24283#> {f268} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc390 <e24296#> {f268} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01776d0 <e24282#> {f268} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00372f0 <e24298#> {f269} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc6c0 <e24311#> {f269} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01777f0 <e24297#> {f269} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0037940 <e24313#> {f270} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc9f0 <e24326#> {f270} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177910 <e24312#> {f270} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee003c210 <e7745> {f277}
    1:2:2:1:2:1: CONST 0x555ee0037ce0 <e7638> {f277} @dt=0x555edffa5190@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x555ee0038030 <e7639> {f277} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee00386e0 <e24328#> {f278} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dcd20 <e24341#> {f278} @dt=0x555edffd8e20@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177a30 <e24327#> {f278} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0038d70 <e24343#> {f279} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd050 <e24356#> {f279} @dt=0x555edffdc020@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177b50 <e24342#> {f279} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00393c0 <e24358#> {f280} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd380 <e24371#> {f280} @dt=0x555edffdc440@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177c70 <e24357#> {f280} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0039a10 <e24373#> {f281} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd6b0 <e24386#> {f281} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177d90 <e24372#> {f281} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003a0a0 <e24388#> {f282} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd9e0 <e24401#> {f282} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177eb0 <e24387#> {f282} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003a6f0 <e24403#> {f283} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ddd10 <e24416#> {f283} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177fd0 <e24402#> {f283} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003ad80 <e24418#> {f284} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de040 <e24431#> {f284} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01780f0 <e24417#> {f284} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003b200 <e24433#> {f285} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0178210 <e24434#> {f285} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178330 <e24432#> {f285} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003b830 <e24436#> {f286} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee003b560 <e7730> {f286} @dt=0x555edffa5190@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178450 <e24435#> {f286} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003bf30 <e24438#> {f287} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de370 <e24451#> {f287} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178570 <e24437#> {f287} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0040f70 <e7880> {f295}
    1:2:2:1:2:1: CONST 0x555ee003c2d0 <e7751> {f295} @dt=0x555edffa5190@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x555ee003c620 <e7752> {f295} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee003ccd0 <e24453#> {f296} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de6a0 <e24466#> {f296} @dt=0x555edffd8e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178690 <e24452#> {f296} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003d360 <e24468#> {f297} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de9d0 <e24481#> {f297} @dt=0x555edffdc020@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01787b0 <e24467#> {f297} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003d860 <e24483#> {f298} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ded00 <e24496#> {f298} @dt=0x555edffdc440@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01788d0 <e24482#> {f298} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003de40 <e24498#> {f299} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df030 <e24511#> {f299} @dt=0x555edffdce70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01789f0 <e24497#> {f299} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003e4a0 <e24513#> {f300} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df360 <e24526#> {f300} @dt=0x555edffddcf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178b10 <e24512#> {f300} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003eac0 <e24528#> {f301} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df690 <e24541#> {f301} @dt=0x555edffde4b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178c30 <e24527#> {f301} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003f120 <e24543#> {f302} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df9c0 <e24556#> {f302} @dt=0x555edffe0a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178d50 <e24542#> {f302} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003f540 <e24558#> {f303} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0178e70 <e24559#> {f303} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178f90 <e24557#> {f303} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003fb40 <e24561#> {f304} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee003f870 <e7843> {f304} @dt=0x555edffa5190@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee01790b0 <e24560#> {f304} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00401b0 <e24563#> {f305} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dfcf0 <e24576#> {f305} @dt=0x555edffdf9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01791d0 <e24562#> {f305} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00407d0 <e24578#> {f306} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01e0020 <e24591#> {f306} @dt=0x555edffdff10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01792f0 <e24577#> {f306} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0040df0 <e24593#> {f307} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01e0350 <e24606#> {f307} @dt=0x555edffe0f90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179410 <e24592#> {f307} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0045d10 <e8009> {f312}
    1:2:2:1:2:2: BEGIN 0x555ee00410f0 <e7881> {f312} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee00417a0 <e24608#> {f313} @dt=0x555edffd8e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee00414d0 <e7890> {f313} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179530 <e24607#> {f313} @dt=0x555edffd8e20@(nw1)  register_write [LV] => VAR 0x555edffd9720 <e21858#> {f5} @dt=0x555edffd8e20@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0041e00 <e24610#> {f314} @dt=0x555edffdc020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0041b30 <e7900> {f314} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179650 <e24609#> {f314} @dt=0x555edffdc020@(nw1)  memory_to_register [LV] => VAR 0x555edffdc100 <e21861#> {f6} @dt=0x555edffdc020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0042420 <e24612#> {f315} @dt=0x555edffdc440@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042150 <e7911> {f315} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179770 <e24611#> {f315} @dt=0x555edffdc440@(nw1)  memory_write [LV] => VAR 0x555edffdc520 <e21864#> {f7} @dt=0x555edffdc440@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0042a40 <e24614#> {f316} @dt=0x555edffdce70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042770 <e7922> {f316} @dt=0x555edff6ccb0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179890 <e24613#> {f316} @dt=0x555edffdce70@(nw2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e21867#> {f8} @dt=0x555edffdce70@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00430a0 <e24616#> {f317} @dt=0x555edffddcf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042dd0 <e7933> {f317} @dt=0x555edff6ccb0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee01799b0 <e24615#> {f317} @dt=0x555edffddcf0@(nw2)  register_destination [LV] => VAR 0x555edffde170 <e21875#> {f9} @dt=0x555edffddcf0@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00436f0 <e24618#> {f318} @dt=0x555edffde4b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0043420 <e7944> {f318} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179ad0 <e24617#> {f318} @dt=0x555edffde4b0@(nw1)  branch [LV] => VAR 0x555edffde590 <e21883#> {f10} @dt=0x555edffde4b0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0043d80 <e24620#> {f319} @dt=0x555edffe0a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0043ab0 <e7955> {f319} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179bf0 <e24619#> {f319} @dt=0x555edffe0a30@(nw1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044200 <e24622#> {f320} @dt=0x555edffe0490@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0179d10 <e24623#> {f320} @dt=0x555edffe0a30@(nw1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e21903#> {f15} @dt=0x555edffe0a30@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179e30 <e24621#> {f320} @dt=0x555edffe0490@(nw1)  LO_register_write [LV] => VAR 0x555edffe0570 <e21900#> {f14} @dt=0x555edffe0490@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044830 <e24625#> {f321} @dt=0x555edffdf0b0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0044560 <e7972> {f321} @dt=0x555edffa5190@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179f50 <e24624#> {f321} @dt=0x555edffdf0b0@(nw6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e21886#> {f11} @dt=0x555edffdf0b0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044f30 <e24627#> {f322} @dt=0x555edffdf9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0044c60 <e7983> {f322} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a070 <e24626#> {f322} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e21894#> {f12} @dt=0x555edffdf9f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0045580 <e24629#> {f323} @dt=0x555edffdff10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee00452b0 <e7994> {f323} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a190 <e24628#> {f323} @dt=0x555edffdff10@(nw1)  j_instruction [LV] => VAR 0x555edffdfff0 <e21897#> {f13} @dt=0x555edffdff10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0045bd0 <e24631#> {f324} @dt=0x555edffe0f90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0045900 <e8005> {f324} @dt=0x555edff488c0@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a2b0 <e24630#> {f324} @dt=0x555edffe0f90@(nw1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e21906#> {f16} @dt=0x555edffe0f90@(nw1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x555ee0048b70 <e13624> {g1}  Comparator  L3
    1:2: VAR 0x555ee0049cc0 <e21611#> {g3} @dt=0x555ee0049840@(nw6)  op INPUT PORT
    1:2: VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2: VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2: VAR 0x555ee004d360 <e21635#> {g6} @dt=0x555ee004ce80@(nw32)  b INPUT PORT
    1:2: VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x555ee0056a80 <e8361> {g9} [always_comb]
    1:2:2: BEGIN 0x555ee004db20 <e8141> {g9} [UNNAMED]
    1:2:2:1: CASE 0x555ee004dea0 <e8143> {g10}
    1:2:2:1:1: VARREF 0x555ee0165f40 <e21644#> {g10} @dt=0x555ee0049840@(nw6)  op [RV] <- VAR 0x555ee0049cc0 <e21611#> {g3} @dt=0x555ee0049840@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0051f00 <e8250> {g11}
    1:2:2:1:2:1: CONST 0x555ee004e080 <e8150> {g11} @dt=0x555edffa5190@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x555ee004e3f0 <e8151> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x555ee0051d20 <e8248> {g12}
    1:2:2:1:2:2:1:1: LOGOR 0x555ee004f250 <e8249> {g12} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x555ee004eb70 <e8175> {g12} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee0166060 <e21729#> {g12} @dt=0x555ee004aa00@(nw5)  rt [RV] <- VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x555ee004e880 <e8161> {g12} @dt=0x555edff64b80@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x555ee004f190 <e8176> {g12} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x555ee0166180 <e21734#> {g12} @dt=0x555ee004aa00@(nw5)  rt [RV] <- VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x555ee004eea0 <e8172> {g12} @dt=0x555edff64b80@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x555ee004f390 <e8178> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x555ee004ffb0 <e21646#> {g13} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x555ee01bc490 <e21665#> {g13} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x555ee01662a0 <e27336#> {g13} @dt=0x555ee01aa940@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x555ee004fb00 <e27340#> {g13} @dt=0x555ee01aa940@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x555ee01663c0 <e21645#> {g13} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x555ee0051c50 <e8246> {g15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x555ee0050db0 <e8247> {g15} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x555ee00506d0 <e8222> {g15} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x555ee01664e0 <e21719#> {g15} @dt=0x555ee004aa00@(nw5)  rt [RV] <- VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x555ee00503e0 <e8208> {g15} @dt=0x555edff64b80@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x555ee0050cf0 <e8223> {g15} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x555ee0166600 <e21724#> {g15} @dt=0x555ee004aa00@(nw5)  rt [RV] <- VAR 0x555ee004aee0 <e21619#> {g4} @dt=0x555ee004aa00@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x555ee0050a00 <e8219> {g15} @dt=0x555edff64b80@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x555ee0050ef0 <e8225> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x555ee0051b10 <e21683#> {g16} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x555ee01bca90 <e21702#> {g16} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x555ee0166720 <e27344#> {g16} @dt=0x555ee01aa940@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x555ee0051660 <e27348#> {g16} @dt=0x555ee01aa940@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x555ee0166840 <e21682#> {g16} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0052cd0 <e8269> {g19}
    1:2:2:1:2:1: CONST 0x555ee0051fc0 <e8256> {g19} @dt=0x555edffa5190@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x555ee0052360 <e8257> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0052ac0 <e21740#> {g20} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x555ee00529c0 <e8266> {g20} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0166960 <e21741#> {g20} @dt=0x555ee004bc40@(nw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0166a80 <e21742#> {g20} @dt=0x555ee004ce80@(nw32)  b [RV] <- VAR 0x555ee004d360 <e21635#> {g6} @dt=0x555ee004ce80@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0166ba0 <e21739#> {g20} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0053aa0 <e8288> {g22}
    1:2:2:1:2:1: CONST 0x555ee0052d90 <e8275> {g22} @dt=0x555edffa5190@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x555ee0053130 <e8276> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0053890 <e21748#> {g23} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x555ee0053790 <e8285> {g23} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0166cc0 <e21749#> {g23} @dt=0x555ee004bc40@(nw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0166de0 <e21750#> {g23} @dt=0x555ee004ce80@(nw32)  b [RV] <- VAR 0x555ee004d360 <e21635#> {g6} @dt=0x555ee004ce80@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0166f00 <e21747#> {g23} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0054d60 <e8317> {g25}
    1:2:2:1:2:1: CONST 0x555ee0053b60 <e8294> {g25} @dt=0x555edffa5190@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x555ee0053f00 <e8295> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0054b50 <e21756#> {g26} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x555ee01bd5d0 <e21775#> {g26} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0167020 <e27352#> {g26} @dt=0x555ee01aa940@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x555ee00546a0 <e27356#> {g26} @dt=0x555ee01aa940@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167140 <e21755#> {g26} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0055f50 <e8346> {g28}
    1:2:2:1:2:1: CONST 0x555ee0054e20 <e8323> {g28} @dt=0x555edffa5190@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x555ee00551c0 <e8324> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0055e10 <e21793#> {g29} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x555ee01bdbd0 <e21812#> {g29} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0167260 <e27360#> {g29} @dt=0x555ee01aa940@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e21627#> {g5} @dt=0x555ee004bc40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x555ee0055960 <e27364#> {g29} @dt=0x555ee01aa940@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167380 <e21792#> {g29} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0056940 <e8359> {g31}
    1:2:2:1:2:2: BEGIN 0x555ee0056100 <e8347> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0056800 <e21830#> {g32} @dt=0x555ee004d7c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01be0f0 <e21843#> {g32} @dt=0x555ee004d7c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01674a0 <e21829#> {g32} @dt=0x555ee004d7c0@(nw1)  c [LV] => VAR 0x555ee004d8a0 <e21643#> {g7} @dt=0x555ee004d7c0@(nw1)  c OUTPUT PORT
    1: MODULE 0x555ee005e1d0 <e13625> {h1}  Hazard_Unit  L3
    1:2: VAR 0x555ee005e640 <e21284#> {h2} @dt=0x555ee005e560@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x555ee0063bf0 <e21319#> {h7} @dt=0x555ee00636f0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x555ee0064150 <e21327#> {h8} @dt=0x555ee0064070@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x555ee00646b0 <e21330#> {h9} @dt=0x555ee00645d0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x555ee0065dd0 <e21341#> {h11} @dt=0x555ee0065cf0@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x555ee00675c0 <e21347#> {h13} @dt=0x555ee00670e0@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x555ee0067bf0 <e21355#> {h14} @dt=0x555ee0067b10@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x555ee0068200 <e21358#> {h15} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x555ee0068850 <e21361#> {h16} @dt=0x555ee0068770@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0068e60 <e21364#> {h17} @dt=0x555ee0068d80@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0069470 <e21367#> {h18} @dt=0x555ee0069390@(nw1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x555ee0069a80 <e21370#> {h19} @dt=0x555ee00699a0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x555ee006a5e0 <e21376#> {h22} @dt=0x555ee006a500@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x555ee006ab30 <e21379#> {h23} @dt=0x555ee006aa50@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x555ee006b110 <e21382#> {h24} @dt=0x555ee006b030@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x555ee006b720 <e21385#> {h25} @dt=0x555ee006b640@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x555ee006bd10 <e21388#> {h26} @dt=0x555ee006bc30@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x555ee006e830 <e21407#> {h31} @dt=0x555ee006e750@(nw1)  lwstall VAR
    1:2: VAR 0x555ee006ec60 <e21410#> {h32} @dt=0x555ee006eb80@(nw1)  branchstall VAR
    1:2: ALWAYS 0x555ee0081090 <e9227> {h34} [always_comb]
    1:2:2: BEGIN 0x555ee006ef10 <e8779> {h34} [UNNAMED]
    1:2:2:1: IF 0x555ee0074920 <e8904> {h36}
    1:2:2:1:1: LOGAND 0x555ee006fee0 <e8905> {h36} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x555ee006fc50 <e8803> {h36} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x555ee006f680 <e8798> {h36} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x555ee01bb1f0 <e21452#> {h36} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x555ee01603d0 <e21450#> {h36} @dt=0x555ee0061230@(nw5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x555ee006f390 <e8789> {h36} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x555ee006fb50 <e8799> {h36} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee01604f0 <e21453#> {h36} @dt=0x555ee0061230@(nw5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0160610 <e21454#> {h36} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0160730 <e21459#> {h36} @dt=0x555ee0066250@(nw1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00700b0 <e8806> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x555ee0070760 <e21412#> {h37} @dt=0x555ee006cb20@(nw3)
    1:2:2:1:2:1:1: CONST 0x555ee0070470 <e8814> {h37} @dt=0x555ee0070620@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x555ee0160850 <e21411#> {h37} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x555ee0074850 <e8902> {h38}
    1:2:2:1:3:1: LOGAND 0x555ee0070d10 <e8903> {h38} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee0160970 <e21440#> {h38} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0160a90 <e21441#> {h38} @dt=0x555ee0068d80@(nw1)  LO_register_write_memory [RV] <- VAR 0x555ee0068e60 <e21364#> {h17} @dt=0x555ee0068d80@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee0070eb0 <e8822> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x555ee0071560 <e21414#> {h39} @dt=0x555ee006cb20@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x555ee0071270 <e8831> {h39} @dt=0x555ee0070620@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x555ee0160bb0 <e21413#> {h39} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x555ee0074780 <e8900> {h40}
    1:2:2:1:3:3:1: LOGAND 0x555ee0072590 <e8901> {h40} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x555ee00722e0 <e8856> {h40} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x555ee0071cc0 <e8851> {h40} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x555ee01baf70 <e21432#> {h40} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x555ee0160cd0 <e21430#> {h40} @dt=0x555ee0061230@(nw5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x555ee00719d0 <e8842> {h40} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x555ee00721e0 <e8852> {h40} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x555ee0160df0 <e21433#> {h40} @dt=0x555ee0061230@(nw5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e21303#> {h5} @dt=0x555ee0061230@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x555ee0160f10 <e21434#> {h40} @dt=0x555ee00670e0@(nw5)  write_register_writeback [RV] <- VAR 0x555ee00675c0 <e21347#> {h13} @dt=0x555ee00670e0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x555ee0161030 <e21439#> {h40} @dt=0x555ee0067b10@(nw1)  register_write_writeback [RV] <- VAR 0x555ee0067bf0 <e21355#> {h14} @dt=0x555ee0067b10@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x555ee0072730 <e8859> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x555ee0072de0 <e21416#> {h41} @dt=0x555ee006cb20@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x555ee0072af0 <e8868> {h41} @dt=0x555ee0070620@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x555ee0161150 <e21415#> {h41} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x555ee00746b0 <e8898> {h42}
    1:2:2:1:3:3:3:1: LOGAND 0x555ee0073390 <e8899> {h42} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x555ee0161270 <e21421#> {h42} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x555ee0161390 <e21422#> {h42} @dt=0x555ee0069390@(nw1)  LO_register_write_writeback [RV] <- VAR 0x555ee0069470 <e21367#> {h18} @dt=0x555ee0069390@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x555ee0073530 <e8876> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x555ee0073be0 <e21418#> {h43} @dt=0x555ee006cb20@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x555ee00738f0 <e8885> {h43} @dt=0x555ee0070620@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x555ee01614b0 <e21417#> {h43} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x555ee0073e80 <e8887> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x555ee0074530 <e21420#> {h45} @dt=0x555ee006cb20@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x555ee0074240 <e8896> {h45} @dt=0x555ee0070620@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x555ee01615d0 <e21419#> {h45} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e21391#> {h27} @dt=0x555ee006cb20@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x555ee007a3b0 <e9033> {h48}
    1:2:2:1:1: LOGAND 0x555ee0075830 <e9032> {h48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x555ee00755a0 <e8929> {h48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x555ee0074fd0 <e8924> {h48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x555ee01bb6f0 <e21502#> {h48} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x555ee01616f0 <e21500#> {h48} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x555ee0074ce0 <e8915> {h48} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x555ee00754a0 <e8925> {h48} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0161810 <e21503#> {h48} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0161930 <e21504#> {h48} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0161a50 <e21509#> {h48} @dt=0x555ee0066250@(nw1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee0075a50 <e8932> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x555ee0076100 <e21461#> {h49} @dt=0x555ee006de50@(nw3)
    1:2:2:1:2:1:1: CONST 0x555ee0075e10 <e8941> {h49} @dt=0x555ee0070620@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x555ee0161b70 <e21460#> {h49} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x555ee007a2e0 <e9029> {h50}
    1:2:2:1:3:1: LOGAND 0x555ee00766b0 <e9030> {h50} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec1080 <e21490#> {h50} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec11c0 <e21491#> {h50} @dt=0x555ee0068770@(nw1)  HI_register_write_memory [RV] <- VAR 0x555ee0068850 <e21361#> {h16} @dt=0x555ee0068770@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee00768a0 <e8949> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x555ee0076f50 <e21463#> {h51} @dt=0x555ee006de50@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x555ee0076c60 <e8958> {h51} @dt=0x555ee0070620@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x555edfec12e0 <e21462#> {h51} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x555ee007a210 <e9027> {h52}
    1:2:2:1:3:3:1: LOGAND 0x555ee0077f80 <e9028> {h52} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x555ee0077cd0 <e8983> {h52} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x555ee00776b0 <e8978> {h52} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x555ee01bb470 <e21482#> {h52} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x555edfec1400 <e21480#> {h52} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x555ee00773c0 <e8969> {h52} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x555ee0077bd0 <e8979> {h52} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x555edfec1520 <e21483#> {h52} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x555edfec1640 <e21484#> {h52} @dt=0x555ee00670e0@(nw5)  write_register_writeback [RV] <- VAR 0x555ee00675c0 <e21347#> {h13} @dt=0x555ee00670e0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x555edfec1760 <e21489#> {h52} @dt=0x555ee0067b10@(nw1)  register_write_writeback [RV] <- VAR 0x555ee0067bf0 <e21355#> {h14} @dt=0x555ee0067b10@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x555ee0078170 <e8986> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x555ee0078820 <e21465#> {h53} @dt=0x555ee006de50@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x555ee0078530 <e8995> {h53} @dt=0x555ee0070620@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x555ee0162ca0 <e21464#> {h53} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x555ee007a140 <e9025> {h54}
    1:2:2:1:3:3:3:1: LOGAND 0x555ee0078dd0 <e9026> {h54} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x555ee0162dc0 <e21470#> {h54} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e21373#> {h20} @dt=0x555ee0069f60@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x555ee0162ee0 <e21471#> {h54} @dt=0x555ee00699a0@(nw1)  HI_register_write_writeback [RV] <- VAR 0x555ee0069a80 <e21370#> {h19} @dt=0x555ee00699a0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x555ee0078fc0 <e9003> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x555ee0079670 <e21467#> {h55} @dt=0x555ee006de50@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x555ee0079380 <e9012> {h55} @dt=0x555ee0070620@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x555ee0163000 <e21466#> {h55} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x555ee0079910 <e9014> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x555ee0079fc0 <e21469#> {h57} @dt=0x555ee006de50@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x555ee0079cd0 <e9023> {h57} @dt=0x555ee0070620@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x555ee0163120 <e21468#> {h57} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e21399#> {h28} @dt=0x555ee006de50@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007b2b0 <e21511#> {h62} @dt=0x555ee006e750@(nw1)
    1:2:2:1:1: LOGAND 0x555ee007b1f0 <e9057> {h62} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x555ee007aea0 <e9053> {h62} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x555ee007a940 <e9048> {h62} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x555ee0163240 <e21512#> {h62} @dt=0x555ee005efb0@(nw5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x555ee0163360 <e21513#> {h62} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee007ada0 <e9049> {h62} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163480 <e21518#> {h62} @dt=0x555ee005fff0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee01635a0 <e21519#> {h62} @dt=0x555ee0062470@(nw5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e21311#> {h6} @dt=0x555ee0062470@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee01636c0 <e21524#> {h62} @dt=0x555ee0064070@(nw1)  memory_to_register_execute [RV] <- VAR 0x555ee0064150 <e21327#> {h8} @dt=0x555ee0064070@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee01637e0 <e21510#> {h62} @dt=0x555ee006e750@(nw1)  lwstall [LV] => VAR 0x555ee006e830 <e21407#> {h31} @dt=0x555ee006e750@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x555ee007c4c0 <e21526#> {h67} @dt=0x555ee006b030@(nw1)
    1:2:2:1:1: LOGAND 0x555ee007c400 <e9088> {h67} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x555ee007c170 <e9084> {h67} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x555ee007bba0 <e9079> {h67} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x555ee01bbb30 <e21537#> {h67} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x555ee0163900 <e21535#> {h67} @dt=0x555ee005efb0@(nw5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x555ee007b8b0 <e9070> {h67} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x555ee007c070 <e9080> {h67} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163a20 <e21538#> {h67} @dt=0x555ee005efb0@(nw5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0163b40 <e21539#> {h67} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0163c60 <e21544#> {h67} @dt=0x555ee0066250@(nw1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0163d80 <e21525#> {h67} @dt=0x555ee006b030@(nw1)  forward_register_file_output_A_decode [LV] => VAR 0x555ee006b110 <e21382#> {h24} @dt=0x555ee006b030@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007d630 <e21546#> {h68} @dt=0x555ee006b640@(nw1)
    1:2:2:1:1: LOGAND 0x555ee007d570 <e9119> {h68} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x555ee007d2e0 <e9115> {h68} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x555ee007cd10 <e9110> {h68} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x555ee01bbdb0 <e21557#> {h68} @dt=0x555ee01bae90@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x555ee0163ea0 <e21555#> {h68} @dt=0x555ee005fff0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x555ee007ca20 <e9101> {h68} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x555ee007d1e0 <e9111> {h68} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163fc0 <e21558#> {h68} @dt=0x555ee005fff0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee01640e0 <e21559#> {h68} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0164200 <e21564#> {h68} @dt=0x555ee0066250@(nw1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e21344#> {h12} @dt=0x555ee0066250@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0164320 <e21545#> {h68} @dt=0x555ee006b640@(nw1)  forward_register_file_output_B_decode [LV] => VAR 0x555ee006b720 <e21385#> {h25} @dt=0x555ee006b640@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007f630 <e21566#> {h70} @dt=0x555ee006eb80@(nw1)
    1:2:2:1:1: LOGOR 0x555ee007f570 <e9180> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x555ee007e630 <e9176> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x555ee007dc20 <e9146> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x555ee0164440 <e21567#> {h70} @dt=0x555ee005e560@(nw1)  branch_decode [RV] <- VAR 0x555ee005e640 <e21284#> {h2} @dt=0x555ee005e560@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x555ee0164560 <e21568#> {h70} @dt=0x555ee00645d0@(nw1)  register_write_execute [RV] <- VAR 0x555ee00646b0 <e21330#> {h9} @dt=0x555ee00645d0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x555ee007e530 <e9147> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x555ee007e050 <e9142> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x555ee0164680 <e21569#> {h70} @dt=0x555ee00636f0@(nw5)  write_register_execute [RV] <- VAR 0x555ee0063bf0 <e21319#> {h7} @dt=0x555ee00636f0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x555ee01647a0 <e21570#> {h70} @dt=0x555ee005efb0@(nw5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x555ee007e470 <e9143> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x555ee01648c0 <e21575#> {h70} @dt=0x555ee00636f0@(nw5)  write_register_execute [RV] <- VAR 0x555ee0063bf0 <e21319#> {h7} @dt=0x555ee00636f0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x555ee01649e0 <e21576#> {h70} @dt=0x555ee005fff0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x555ee007f4b0 <e9177> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x555ee007ead0 <e9172> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x555ee0164b00 <e21581#> {h70} @dt=0x555ee005e560@(nw1)  branch_decode [RV] <- VAR 0x555ee005e640 <e21284#> {h2} @dt=0x555ee005e560@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x555ee0164c20 <e21582#> {h70} @dt=0x555ee0065cf0@(nw1)  memory_to_register_memory [RV] <- VAR 0x555ee0065dd0 <e21341#> {h11} @dt=0x555ee0065cf0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x555ee007f3b0 <e9173> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x555ee007eed0 <e9168> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x555ee0164d40 <e21583#> {h70} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x555ee0164e60 <e21584#> {h70} @dt=0x555ee005efb0@(nw5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e21287#> {h3} @dt=0x555ee005efb0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x555ee007f2f0 <e9169> {h70} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x555ee0164f80 <e21589#> {h70} @dt=0x555ee0065370@(nw5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e21333#> {h10} @dt=0x555ee0065370@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x555ee01650a0 <e21590#> {h70} @dt=0x555ee005fff0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e21295#> {h4} @dt=0x555ee005fff0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x555ee01651c0 <e21565#> {h70} @dt=0x555ee006eb80@(nw1)  branchstall [LV] => VAR 0x555ee006ec60 <e21410#> {h32} @dt=0x555ee006eb80@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x555ee007ffb0 <e21596#> {h73} @dt=0x555ee006a500@(nw1)
    1:2:2:1:1: LOGOR 0x555ee007fef0 <e9196> {h73} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x555ee007fbe0 <e9192> {h73} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x555ee01652e0 <e21597#> {h73} @dt=0x555ee006eb80@(nw1)  branchstall [RV] <- VAR 0x555ee006ec60 <e21410#> {h32} @dt=0x555ee006eb80@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x555ee0165400 <e21598#> {h73} @dt=0x555ee006e750@(nw1)  lwstall [RV] <- VAR 0x555ee006e830 <e21407#> {h31} @dt=0x555ee006e750@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x555ee0165520 <e21599#> {h73} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee0068200 <e21358#> {h15} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0165640 <e21595#> {h73} @dt=0x555ee006a500@(nw1)  stall_fetch [LV] => VAR 0x555ee006a5e0 <e21376#> {h22} @dt=0x555ee006a500@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee00808b0 <e21601#> {h74} @dt=0x555ee006aa50@(nw1)
    1:2:2:1:1: LOGOR 0x555ee00807f0 <e9212> {h74} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x555ee00804e0 <e9208> {h74} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x555ee0165760 <e21602#> {h74} @dt=0x555ee006eb80@(nw1)  branchstall [RV] <- VAR 0x555ee006ec60 <e21410#> {h32} @dt=0x555ee006eb80@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x555ee0165880 <e21603#> {h74} @dt=0x555ee006e750@(nw1)  lwstall [RV] <- VAR 0x555ee006e830 <e21407#> {h31} @dt=0x555ee006e750@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x555ee01659a0 <e21604#> {h74} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee0068200 <e21358#> {h15} @dt=0x555ee0068120@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0165ac0 <e21600#> {h74} @dt=0x555ee006aa50@(nw1)  stall_decode [LV] => VAR 0x555ee006ab30 <e21379#> {h23} @dt=0x555ee006aa50@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee0080ee0 <e21606#> {h75} @dt=0x555ee006bc30@(nw1)
    1:2:2:1:1: LOGOR 0x555ee0080e20 <e9223> {h75} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: VARREF 0x555ee0165be0 <e21607#> {h75} @dt=0x555ee006eb80@(nw1)  branchstall [RV] <- VAR 0x555ee006ec60 <e21410#> {h32} @dt=0x555ee006eb80@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x555ee0165d00 <e21608#> {h75} @dt=0x555ee006e750@(nw1)  lwstall [RV] <- VAR 0x555ee006e830 <e21407#> {h31} @dt=0x555ee006e750@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x555ee0165e20 <e21605#> {h75} @dt=0x555ee006bc30@(nw1)  flush_execute_register [LV] => VAR 0x555ee006bd10 <e21388#> {h26} @dt=0x555ee006bc30@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x555edfed59b0 <e19181> {i3} @dt=0x555edff4a380@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x555ee0196110 <e19152> {c209} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x555ee0159dc0 <e21159#> {i6} @dt=0x555edfee0800@(nw1)  control INPUT PORT
    1:2: VAR 0x555edfee08e0 <e21162#> {i7} @dt=0x555edfee0a60@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x555edfee1080 <e21199#> {i8} @dt=0x555edff2cdc0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x555ee01952b0 <e21236#> {i10} @dt=0x555ee0195430@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x555ee0195b10 <e21272#> {i13} @dt=0x555ee0195430@(nw32)
    1:2:1: COND 0x555ee0195bd0 <e21281#> {i13} @dt=0x555ee0195430@(nw32)
    1:2:1:1: VARREF 0x555ee0195c90 <e21273#> {i13} @dt=0x555edfee0800@(nw1)  control [RV] <- VAR 0x555ee0159dc0 <e21159#> {i6} @dt=0x555edfee0800@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x555ee0195db0 <e21274#> {i13} @dt=0x555edff2cdc0@(nw32)  input_1 [RV] <- VAR 0x555edfee1080 <e21199#> {i8} @dt=0x555edff2cdc0@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x555ee0195ed0 <e21275#> {i13} @dt=0x555edfee0a60@(nw32)  input_0 [RV] <- VAR 0x555edfee08e0 <e21162#> {i7} @dt=0x555edfee0a60@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x555ee0195ff0 <e21271#> {i13} @dt=0x555ee0195430@(nw32)  resolved [LV] => VAR 0x555ee01952b0 <e21236#> {i10} @dt=0x555ee0195430@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x555ee0196300 <e19161> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x555ee0196430 <e19189> {j3} @dt=0x555edfef2310@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x555ee01a05c0 <e19165> {c326} @dt=0x555edfef2310@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x555ee0196800 <e20949#> {j6} @dt=0x555ee0196980@(nw2)  control INPUT PORT
    1:2: VAR 0x555ee0196e80 <e20957#> {j7} @dt=0x555ee0197000@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x555ee01976e0 <e20994#> {j8} @dt=0x555ee0197860@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x555ee0197f40 <e21031#> {j9} @dt=0x555ee01980c0@(nw5)  input_2 INPUT PORT
    1:2: VAR 0x555ee01987a0 <e21068#> {j10} @dt=0x555ee0198920@(nw5)  input_3 INPUT PORT
    1:2: VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x555ee0199860 <e9634> {j15} [always_comb]
    1:2:2: BEGIN 0x555edff0fd90 <e9577> {j15} [UNNAMED]
    1:2:2:1: CASE 0x555ee0199920 <e9579> {j16}
    1:2:2:1:1: VARREF 0x555ee01999f0 <e21140#> {j16} @dt=0x555ee0196980@(nw2)  control [RV] <- VAR 0x555ee0196800 <e20949#> {j6} @dt=0x555ee0196980@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0199b10 <e9592> {j17}
    1:2:2:1:2:1: CONST 0x555ee0199bd0 <e9586> {j17} @dt=0x555edff6ccb0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0199d80 <e21142#> {j17} @dt=0x555ee0199180@(nw5)
    1:2:2:1:2:2:1: VARREF 0x555ee0199e40 <e21143#> {j17} @dt=0x555ee0197000@(nw5)  input_0 [RV] <- VAR 0x555ee0196e80 <e20957#> {j7} @dt=0x555ee0197000@(nw5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0199f60 <e21141#> {j17} @dt=0x555ee0199180@(nw5)  resolved [LV] => VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee019a080 <e9605> {j18}
    1:2:2:1:2:1: CONST 0x555ee019a140 <e9598> {j18} @dt=0x555edff6ccb0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x555ee019a2f0 <e21145#> {j18} @dt=0x555ee0199180@(nw5)
    1:2:2:1:2:2:1: VARREF 0x555ee019a3b0 <e21146#> {j18} @dt=0x555ee0197860@(nw5)  input_1 [RV] <- VAR 0x555ee01976e0 <e20994#> {j8} @dt=0x555ee0197860@(nw5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee019fd40 <e21144#> {j18} @dt=0x555ee0199180@(nw5)  resolved [LV] => VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edff2f0f0 <e9618> {j19}
    1:2:2:1:2:1: CONST 0x555ee019fe60 <e9611> {j19} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x555edff37cd0 <e21148#> {j19} @dt=0x555ee0199180@(nw5)
    1:2:2:1:2:2:1: VARREF 0x555ee019ffd0 <e21149#> {j19} @dt=0x555ee01980c0@(nw5)  input_2 [RV] <- VAR 0x555ee0197f40 <e21031#> {j9} @dt=0x555ee01980c0@(nw5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01a00f0 <e21147#> {j19} @dt=0x555ee0199180@(nw5)  resolved [LV] => VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edff24ea0 <e9631> {j20}
    1:2:2:1:2:1: CONST 0x555ee01a0210 <e9624> {j20} @dt=0x555edff6ccb0@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x555edff15f90 <e21151#> {j20} @dt=0x555ee0199180@(nw5)
    1:2:2:1:2:2:1: VARREF 0x555ee01a0380 <e21152#> {j20} @dt=0x555ee0198920@(nw5)  input_3 [RV] <- VAR 0x555ee01987a0 <e21068#> {j10} @dt=0x555ee0198920@(nw5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01a04a0 <e21150#> {j20} @dt=0x555ee0199180@(nw5)  resolved [LV] => VAR 0x555ee0199000 <e21105#> {j12} @dt=0x555ee0199180@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x555ee0096d10 <e13628> {k1}  Program_Counter  L3
    1:2: VAR 0x555ee0097180 <e20904#> {k2} @dt=0x555ee00970a0@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee00982c0 <e20907#> {k3} @dt=0x555ee0097dc0@(nw32)  address_input INPUT PORT
    1:2: VAR 0x555ee00987e0 <e20915#> {k4} @dt=0x555ee0098700@(nw1)  enable INPUT PORT
    1:2: VAR 0x555ee0098d00 <e20918#> {k5} @dt=0x555ee0098c20@(nw1)  reset INPUT PORT
    1:2: VAR 0x555ee0099220 <e20921#> {k6} @dt=0x555ee0099140@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x555ee009a4a0 <e20924#> {k7} @dt=0x555ee0099fa0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x555ee009b200 <e9791> {k10} [always_comb]
    1:2:2: BEGIN 0x555ee009a720 <e9728> {k10} [UNNAMED]
    1:2:2:1: ASSIGN 0x555ee009b0c0 <e20931#> {k11} @dt=0x555ee0099140@(nw1)
    1:2:2:1:1: EQ 0x555ee009afc0 <e9742> {k11} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: VARREF 0x555ee015e0f0 <e20932#> {k11} @dt=0x555ee0099fa0@(nw32)  address_output [RV] <- VAR 0x555ee009a4a0 <e20924#> {k7} @dt=0x555ee0099fa0@(nw32)  address_output OUTPUT PORT
    1:2:2:1:1:2: CONST 0x555ee009acf0 <e9739> {k11} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555ee015e210 <e20930#> {k11} @dt=0x555ee0099140@(nw1)  halt [LV] => VAR 0x555ee0099220 <e20921#> {k6} @dt=0x555ee0099140@(nw1)  halt OUTPUT PORT
    1:2: ALWAYS 0x555ee009d4d0 <e9790> {k13} [always_ff]
    1:2:1: SENTREE 0x555ee009b800 <e9752> {k13}
    1:2:1:1: SENITEM 0x555ee009b4e0 <e9746> {k13} [POS]
    1:2:1:1:1: VARREF 0x555ee015e330 <e20937#> {k13} @dt=0x555ee00970a0@(nw1)  clk [RV] <- VAR 0x555ee0097180 <e20904#> {k2} @dt=0x555ee00970a0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee009b740 <e9751> {k13} [POS]
    1:2:1:1:1: VARREF 0x555ee015e450 <e20938#> {k13} @dt=0x555ee0098c20@(nw1)  reset [RV] <- VAR 0x555ee0098d00 <e20918#> {k5} @dt=0x555ee0098c20@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee009b940 <e9753> {k13} [UNNAMED]
    1:2:2:1: IF 0x555ee009c5e0 <e9766> {k14}
    1:2:2:1:1: VARREF 0x555ee015e570 <e20941#> {k14} @dt=0x555ee0098c20@(nw1)  reset [RV] <- VAR 0x555ee0098d00 <e20918#> {k5} @dt=0x555ee0098c20@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee009bd70 <e9755> {k14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee009c4a0 <e20940#> {k15} @dt=0x555ee0099fa0@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee009c1d0 <e9764> {k15} @dt=0x555edff491b0@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x555ee015e690 <e20939#> {k15} @dt=0x555ee0099fa0@(nw32)  address_output [LV] => VAR 0x555ee009a4a0 <e20924#> {k7} @dt=0x555ee0099fa0@(nw32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x555ee009d350 <e9788> {k17}
    1:2:2:1:1: LOGAND 0x555ee009cc10 <e9787> {k17} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: LOGNOT 0x555ee009c8c0 <e9777> {k17} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x555ee015e7b0 <e20945#> {k17} @dt=0x555ee0098700@(nw1)  enable [RV] <- VAR 0x555ee00987e0 <e20915#> {k4} @dt=0x555ee0098700@(nw1)  enable INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x555ee009cb50 <e9778> {k17} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x555ee015e8d0 <e20946#> {k17} @dt=0x555ee0098c20@(nw1)  reset [RV] <- VAR 0x555ee0098d00 <e20918#> {k5} @dt=0x555ee0098c20@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee009cd50 <e9780> {k17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee009d210 <e20943#> {k18} @dt=0x555ee0099fa0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x555ee015e9f0 <e20944#> {k18} @dt=0x555ee0097dc0@(nw32)  address_input [RV] <- VAR 0x555ee00982c0 <e20907#> {k3} @dt=0x555ee0097dc0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015eb10 <e20942#> {k18} @dt=0x555ee0099fa0@(nw32)  address_output [LV] => VAR 0x555ee009a4a0 <e20924#> {k7} @dt=0x555ee0099fa0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x555ee00a0710 <e13629> {l2}  Register_File  L3
    1:2: VAR 0x555ee00a0b80 <e20639#> {l3} @dt=0x555ee00a0aa0@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee00a10a0 <e20642#> {l4} @dt=0x555ee00a0fc0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x555ee00a15c0 <e20645#> {l5} @dt=0x555ee00a14e0@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x555ee00a1980 <e20648#> {l5} @dt=0x555ee00a18a0@(nw1)  HI_write_enable INPUT PORT
    1:2: VAR 0x555ee00a1d40 <e20651#> {l5} @dt=0x555ee00a1c60@(nw1)  LO_write_enable INPUT PORT
    1:2: VAR 0x555ee00a2f00 <e20654#> {l6} @dt=0x555ee00a2a00@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x555ee00a36e0 <e20662#> {l6} @dt=0x555ee00a31e0@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x555ee00a3ec0 <e20670#> {l6} @dt=0x555ee00a39c0@(nw5)  write_address INPUT PORT
    1:2: VAR 0x555ee00a5100 <e20678#> {l7} @dt=0x555ee00a4c00@(nw32)  write_data INPUT PORT
    1:2: VAR 0x555ee00a58e0 <e20686#> {l7} @dt=0x555ee00a53e0@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x555ee00a60c0 <e20694#> {l7} @dt=0x555ee00a5bc0@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x555ee00a7280 <e20702#> {l8} @dt=0x555ee00a6e00@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x555ee00a7a60 <e20710#> {l8} @dt=0x555ee00a7560@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x555ee00a8cd0 <e20718#> {l9} @dt=0x555ee00a87d0@(nw32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x555ee00a94e0 <e20726#> {l9} @dt=0x555ee00a8fe0@(nw32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x555ee00aa750 <e20734#> {l10} @dt=0x555ee00aa250@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x555ee00ac2c0 <e20742#> {l13} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x555ee00ad410 <e20753#> {l14} @dt=0x555ee00acf10@(nw32)  HI_reg VAR
    1:2: VAR 0x555ee00adb40 <e20761#> {l14} @dt=0x555ee00ad640@(nw32)  LO_reg VAR
    1:2: ASSIGNW 0x555ee00ae2f0 <e20768#> {l19} @dt=0x555ee00a6e00@(nw32)
    1:2:1: ARRAYSEL 0x555ee01b72c0 <e20779#> {l19} @dt=0x555ee00abce0@(nw32)
    1:2:1:1: VARREF 0x555ee015c3b0 <e20775#> {l19} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742#> {l13} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x555ee015c4d0 <e20776#> {l19} @dt=0x555ee00a2a00@(nw5)  read_address_1 [RV] <- VAR 0x555ee00a2f00 <e20654#> {l6} @dt=0x555ee00a2a00@(nw5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x555ee015c5f0 <e20767#> {l19} @dt=0x555ee00a6e00@(nw32)  read_data_1 [LV] => VAR 0x555ee00a7280 <e20702#> {l8} @dt=0x555ee00a6e00@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x555ee00ae9a0 <e20792#> {l20} @dt=0x555ee00a7560@(nw32)
    1:2:1: ARRAYSEL 0x555ee01b7540 <e20803#> {l20} @dt=0x555ee00abce0@(nw32)
    1:2:1:1: VARREF 0x555ee015c710 <e20799#> {l20} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742#> {l13} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x555ee015c830 <e20800#> {l20} @dt=0x555ee00a31e0@(nw5)  read_address_2 [RV] <- VAR 0x555ee00a36e0 <e20662#> {l6} @dt=0x555ee00a31e0@(nw5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x555ee015c950 <e20791#> {l20} @dt=0x555ee00a7560@(nw32)  read_data_2 [LV] => VAR 0x555ee00a7a60 <e20710#> {l8} @dt=0x555ee00a7560@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x555ee00aedc0 <e20817#> {l21} @dt=0x555ee00a87d0@(nw32)
    1:2:1: VARREF 0x555ee015ca70 <e20818#> {l21} @dt=0x555ee00ad640@(nw32)  LO_reg [RV] <- VAR 0x555ee00adb40 <e20761#> {l14} @dt=0x555ee00ad640@(nw32)  LO_reg VAR
    1:2:2: VARREF 0x555ee015cb90 <e20816#> {l21} @dt=0x555ee00a87d0@(nw32)  read_data_LO [LV] => VAR 0x555ee00a8cd0 <e20718#> {l9} @dt=0x555ee00a87d0@(nw32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x555ee00af1e0 <e20820#> {l22} @dt=0x555ee00a8fe0@(nw32)
    1:2:1: VARREF 0x555ee015ccb0 <e20821#> {l22} @dt=0x555ee00acf10@(nw32)  HI_reg [RV] <- VAR 0x555ee00ad410 <e20753#> {l14} @dt=0x555ee00acf10@(nw32)  HI_reg VAR
    1:2:2: VARREF 0x555ee015cdd0 <e20819#> {l22} @dt=0x555ee00a8fe0@(nw32)  read_data_HI [LV] => VAR 0x555ee00a94e0 <e20726#> {l9} @dt=0x555ee00a8fe0@(nw32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x555ee00afb00 <e20823#> {l23} @dt=0x555ee00aa250@(nw32)
    1:2:1: ARRAYSEL 0x555ee01b77c0 <e20833#> {l23} @dt=0x555ee00abce0@(nw32)
    1:2:1:1: VARREF 0x555ee015cef0 <e20829#> {l23} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742#> {l13} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x555ee01b7960 <e20849#> {l23} @dt=0x555ee01b7880@(G/sw5)  5'h2
    1:2:2: VARREF 0x555ee015d010 <e20822#> {l23} @dt=0x555ee00aa250@(nw32)  read_register_2 [LV] => VAR 0x555ee00aa750 <e20734#> {l10} @dt=0x555ee00aa250@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x555ee00afed0 <e20856#> {l28} @dt=0x555ee00afdf0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x555ee00b0660 <e20858#> {l29} @dt=0x555ee00afdf0@(nw1)
    1:2:1: XOR 0x555ee00b05a0 <e20866#> {l29} @dt=0x555ee00afdf0@(nw1)
    1:2:1:1: VARREF 0x555ee015d130 <e20859#> {l29} @dt=0x555ee00a0aa0@(nw1)  clk [RV] <- VAR 0x555ee00a0b80 <e20639#> {l3} @dt=0x555ee00a0aa0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x555ee015d250 <e20860#> {l29} @dt=0x555ee00a0fc0@(nw1)  pipelined [RV] <- VAR 0x555ee00a10a0 <e20642#> {l4} @dt=0x555ee00a0fc0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x555ee015d370 <e20857#> {l29} @dt=0x555ee00afdf0@(nw1)  modified_write_clk [LV] => VAR 0x555ee00afed0 <e20856#> {l28} @dt=0x555ee00afdf0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x555ee00b2cc0 <e10172> {l30} [always_ff]
    1:2:1: SENTREE 0x555ee00b0ab0 <e10137> {l30}
    1:2:1:1: SENITEM 0x555ee00b09f0 <e10135> {l30} [POS]
    1:2:1:1:1: VARREF 0x555ee015d490 <e20867#> {l30} @dt=0x555ee00afdf0@(nw1)  modified_write_clk [RV] <- VAR 0x555ee00afed0 <e20856#> {l28} @dt=0x555ee00afdf0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x555ee00b0bf0 <e10138> {l30} [UNNAMED]
    1:2:2:1: IF 0x555ee00b1600 <e10149> {l31}
    1:2:2:1:1: VARREF 0x555ee015d5b0 <e20893#> {l31} @dt=0x555ee00a14e0@(nw1)  write_enable [RV] <- VAR 0x555ee00a15c0 <e20645#> {l5} @dt=0x555ee00a14e0@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x555ee00b1500 <e20891#> {l31} @dt=0x555ee00abce0@(nw32)
    1:2:2:1:2:1: VARREF 0x555ee015d6d0 <e20892#> {l31} @dt=0x555ee00a4c00@(nw32)  write_data [RV] <- VAR 0x555ee00a5100 <e20678#> {l7} @dt=0x555ee00a4c00@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x555ee01b7d70 <e20878#> {l31} @dt=0x555ee00abce0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee015d7f0 <e20874#> {l31} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers [LV] => VAR 0x555ee00ac2c0 <e20742#> {l13} @dt=0x555ee00ac1e0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x555ee015d910 <e20875#> {l31} @dt=0x555ee00a39c0@(nw5)  write_address [RV] <- VAR 0x555ee00a3ec0 <e20670#> {l6} @dt=0x555ee00a39c0@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x555ee00b1ed0 <e10160> {l32}
    1:2:2:1:1: VARREF 0x555ee015da30 <e20897#> {l32} @dt=0x555ee00a18a0@(nw1)  HI_write_enable [RV] <- VAR 0x555ee00a1980 <e20648#> {l5} @dt=0x555ee00a18a0@(nw1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00b1920 <e10152> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00b1d90 <e20895#> {l33} @dt=0x555ee00acf10@(nw32)
    1:2:2:1:2:1:1: VARREF 0x555ee015db50 <e20896#> {l33} @dt=0x555ee00a53e0@(nw32)  HI_write_data [RV] <- VAR 0x555ee00a58e0 <e20686#> {l7} @dt=0x555ee00a53e0@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015dc70 <e20894#> {l33} @dt=0x555ee00acf10@(nw32)  HI_reg [LV] => VAR 0x555ee00ad410 <e20753#> {l14} @dt=0x555ee00acf10@(nw32)  HI_reg VAR
    1:2:2:1: IF 0x555ee00b2bb0 <e10170> {l35}
    1:2:2:1:1: VARREF 0x555ee015dd90 <e20901#> {l35} @dt=0x555ee00a1c60@(nw1)  LO_write_enable [RV] <- VAR 0x555ee00a1d40 <e20651#> {l5} @dt=0x555ee00a1c60@(nw1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00b21f0 <e10162> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00b2a70 <e20899#> {l36} @dt=0x555ee00ad640@(nw32)
    1:2:2:1:2:1:1: VARREF 0x555ee015deb0 <e20900#> {l36} @dt=0x555ee00a5bc0@(nw32)  LO_write_data [RV] <- VAR 0x555ee00a60c0 <e20694#> {l7} @dt=0x555ee00a5bc0@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015dfd0 <e20898#> {l36} @dt=0x555ee00ad640@(nw32)  LO_reg [LV] => VAR 0x555ee00adb40 <e20761#> {l14} @dt=0x555ee00ad640@(nw32)  LO_reg VAR
    1: MODULE 0x555ee00b9990 <e13630> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x555ee00bad30 <e20154#> {m3} @dt=0x555ee00bac50@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee00bb3b0 <e20157#> {m4} @dt=0x555ee00bb2d0@(nw1)  clear INPUT PORT
    1:2: VAR 0x555ee00bb7d0 <e20160#> {m5} @dt=0x555ee00bb6f0@(nw1)  reset INPUT PORT
    1:2: VAR 0x555ee00bbbf0 <e20163#> {m8} @dt=0x555ee00bbb10@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x555ee00bc010 <e20166#> {m9} @dt=0x555ee00bbf30@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x555ee00bc430 <e20169#> {m10} @dt=0x555ee00bc350@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x555ee00bd690 <e20172#> {m11} @dt=0x555ee00bd190@(nw2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x555ee00be8f0 <e20180#> {m12} @dt=0x555ee00be3f0@(nw2)  register_destination_decode INPUT PORT
    1:2: VAR 0x555ee00bee10 <e20188#> {m13} @dt=0x555ee00bed30@(nw1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x555ee00bf330 <e20191#> {m14} @dt=0x555ee00bf250@(nw1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x555ee00c05d0 <e20194#> {m15} @dt=0x555ee00c00d0@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x555ee00c0b30 <e20202#> {m16} @dt=0x555ee00c0a50@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x555ee00c1090 <e20205#> {m17} @dt=0x555ee00c0fb0@(nw1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x555ee00c1630 <e20208#> {m18} @dt=0x555ee00c1550@(nw1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x555ee00c1c10 <e20211#> {m20} @dt=0x555ee00c1b30@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c2170 <e20214#> {m21} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x555ee00c26d0 <e20217#> {m22} @dt=0x555ee00c25f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c3990 <e20220#> {m23} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x555ee00c4c20 <e20228#> {m24} @dt=0x555ee00c4720@(nw2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x555ee00c5230 <e20236#> {m25} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c5840 <e20239#> {m26} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c6b40 <e20242#> {m27} @dt=0x555ee00c6640@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7160 <e20250#> {m28} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7760 <e20253#> {m29} @dt=0x555ee00c7680@(nw1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7d30 <e20256#> {m30} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x555ee00c8d50 <e20259#> {m32} @dt=0x555ee00c8870@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x555ee00c9fc0 <e20267#> {m33} @dt=0x555ee00c9ac0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x555ee00cb230 <e20275#> {m34} @dt=0x555ee00cad30@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x555ee00cc4a0 <e20283#> {m35} @dt=0x555ee00cbfa0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x555ee00cd750 <e20291#> {m37} @dt=0x555ee00cd250@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x555ee00ce9c0 <e20299#> {m38} @dt=0x555ee00ce4c0@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x555ee00cfc30 <e20307#> {m39} @dt=0x555ee00cf730@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x555ee00d0f30 <e20315#> {m40} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x555ee00d21d0 <e20323#> {m43} @dt=0x555ee00d1cd0@(nw32)  src_A_decode INPUT PORT
    1:2: VAR 0x555ee00d3440 <e20331#> {m44} @dt=0x555ee00d2f40@(nw32)  src_B_decode INPUT PORT
    1:2: VAR 0x555ee00d4740 <e20339#> {m45} @dt=0x555ee00d4240@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x555ee00d5aa0 <e20347#> {m46} @dt=0x555ee00d55a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x555ee00d6d50 <e20355#> {m48} @dt=0x555ee00d6850@(nw32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x555ee00d7fc0 <e20363#> {m49} @dt=0x555ee00d7ac0@(nw32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x555ee00d92c0 <e20371#> {m50} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x555ee00da660 <e20379#> {m51} @dt=0x555ee00da160@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x555ee00ec300 <e11431> {m56} [always_ff]
    1:2:1: SENTREE 0x555ee00dae40 <e10971> {m56}
    1:2:1:1: SENITEM 0x555ee00daaf0 <e10965> {m56} [POS]
    1:2:1:1:1: VARREF 0x555edfec0300 <e20385#> {m56} @dt=0x555ee00bac50@(nw1)  clk [RV] <- VAR 0x555ee00bad30 <e20154#> {m3} @dt=0x555ee00bac50@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee00dad80 <e10970> {m56} [POS]
    1:2:1:1:1: VARREF 0x555edfec0420 <e20386#> {m56} @dt=0x555ee00bb6f0@(nw1)  reset [RV] <- VAR 0x555ee00bb7d0 <e20160#> {m5} @dt=0x555ee00bb6f0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee00daf80 <e10972> {m56} [UNNAMED]
    1:2:2:1: IF 0x555ee00ec1b0 <e11428> {m57}
    1:2:2:1:1: LOGOR 0x555ee00db470 <e11429> {m57} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:1:1: VARREF 0x555edfec0540 <e20635#> {m57} @dt=0x555ee00bb2d0@(nw1)  clear [RV] <- VAR 0x555ee00bb3b0 <e20157#> {m4} @dt=0x555ee00bb2d0@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x555edfec0660 <e20636#> {m57} @dt=0x555ee00bb6f0@(nw1)  reset [RV] <- VAR 0x555ee00bb7d0 <e20160#> {m5} @dt=0x555ee00bb6f0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00db670 <e10979> {m57} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dbd00 <e20388#> {m58} @dt=0x555ee00c1b30@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4f10 <e20401#> {m58} @dt=0x555ee00c1b30@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0780 <e20387#> {m58} @dt=0x555ee00c1b30@(nw1)  register_write_execute [LV] => VAR 0x555ee00c1c10 <e20211#> {m20} @dt=0x555ee00c1b30@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dc3e0 <e20403#> {m59} @dt=0x555ee00c2090@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5240 <e20416#> {m59} @dt=0x555ee00c2090@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec08a0 <e20402#> {m59} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute [LV] => VAR 0x555ee00c2170 <e20214#> {m21} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dca40 <e20418#> {m60} @dt=0x555ee00c25f0@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5570 <e20431#> {m60} @dt=0x555ee00c25f0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec09c0 <e20417#> {m60} @dt=0x555ee00c25f0@(nw1)  memory_write_execute [LV] => VAR 0x555ee00c26d0 <e20217#> {m22} @dt=0x555ee00c25f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dd0d0 <e20433#> {m61} @dt=0x555ee00c3490@(nw2)
    1:2:2:1:2:1:1: CONST 0x555ee01b58a0 <e20446#> {m61} @dt=0x555ee00c3490@(nw2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0ae0 <e20432#> {m61} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute [LV] => VAR 0x555ee00c3990 <e20220#> {m23} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dd7b0 <e20448#> {m62} @dt=0x555ee00c4720@(nw2)
    1:2:2:1:2:1:1: CONST 0x555ee00dd4e0 <e11031> {m62} @dt=0x555edff6ccb0@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0c00 <e20447#> {m62} @dt=0x555ee00c4720@(nw2)  register_destination_execute [LV] => VAR 0x555ee00c4c20 <e20228#> {m24} @dt=0x555ee00c4720@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dde60 <e20450#> {m63} @dt=0x555ee00c5150@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5bd0 <e20463#> {m63} @dt=0x555ee00c5150@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0d20 <e20449#> {m63} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute [LV] => VAR 0x555ee00c5230 <e20236#> {m25} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00de510 <e20465#> {m64} @dt=0x555ee00c5760@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5f00 <e20478#> {m64} @dt=0x555ee00c5760@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0e40 <e20464#> {m64} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute [LV] => VAR 0x555ee00c5840 <e20239#> {m26} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00df1d0 <e20480#> {m65} @dt=0x555ee00c6640@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00deff0 <e11078> {m65} @dt=0x555edffa5190@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x555ee00dece0 <e11070> {m65} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00de8e0 <e11071> {m65} @dt=0x555edfef2310@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x555edfec0f60 <e20479#> {m65} @dt=0x555ee00c6640@(nw6)  ALU_function_execute [LV] => VAR 0x555ee00c6b40 <e20242#> {m27} @dt=0x555ee00c6640@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dfe50 <e20486#> {m66} @dt=0x555ee00ce4c0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00dfc70 <e11103> {m66} @dt=0x555edff64b80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x555ee00df960 <e11095> {m66} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00df560 <e11096> {m66} @dt=0x555edfef2310@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x555edfec1890 <e20485#> {m66} @dt=0x555ee00ce4c0@(nw5)  Rt_execute [LV] => VAR 0x555ee00ce9c0 <e20299#> {m38} @dt=0x555ee00ce4c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e0b00 <e20492#> {m67} @dt=0x555ee00cf730@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e0920 <e11128> {m67} @dt=0x555edff64b80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e0610 <e11120> {m67} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e0210 <e11121> {m67} @dt=0x555edfef2310@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x555edfec19b0 <e20491#> {m67} @dt=0x555ee00cf730@(nw5)  Rd_execute [LV] => VAR 0x555ee00cfc30 <e20307#> {m39} @dt=0x555ee00cf730@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e17b0 <e20498#> {m68} @dt=0x555ee00cd250@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e15d0 <e11153> {m68} @dt=0x555edff64b80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e12c0 <e11145> {m68} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e0ec0 <e11146> {m68} @dt=0x555edfef2310@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x555edfec1ad0 <e20497#> {m68} @dt=0x555ee00cd250@(nw5)  Rs_execute [LV] => VAR 0x555ee00cd750 <e20291#> {m37} @dt=0x555ee00cd250@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e24d0 <e20504#> {m69} @dt=0x555ee00d0a30@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e22f0 <e11178> {m69} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e1fe0 <e11170> {m69} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e1be0 <e11171> {m69} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555edfec1bf0 <e20503#> {m69} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute [LV] => VAR 0x555ee00d0f30 <e20315#> {m40} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e2b70 <e20510#> {m70} @dt=0x555ee00c7080@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b6690 <e20523#> {m70} @dt=0x555ee00c7080@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1d10 <e20509#> {m70} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555ee00c7160 <e20250#> {m28} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e3230 <e20525#> {m71} @dt=0x555ee00c7680@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b69c0 <e20538#> {m71} @dt=0x555ee00c7680@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1e30 <e20524#> {m71} @dt=0x555ee00c7680@(nw1)  j_instruction_execute [LV] => VAR 0x555ee00c7760 <e20253#> {m29} @dt=0x555ee00c7680@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e38c0 <e20540#> {m72} @dt=0x555ee00c7c50@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b6cf0 <e20553#> {m72} @dt=0x555ee00c7c50@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1f50 <e20539#> {m72} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute [LV] => VAR 0x555ee00c7d30 <e20256#> {m30} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e4610 <e20555#> {m74} @dt=0x555ee00d8dc0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e4430 <e11236> {m74} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e4120 <e11228> {m74} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e3d20 <e11229> {m74} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555edfec2070 <e20554#> {m74} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x555ee00d92c0 <e20371#> {m50} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e5350 <e20561#> {m75} @dt=0x555ee00da160@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e5170 <e11261> {m75} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e4e60 <e11253> {m75} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e4a60 <e11254> {m75} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555edfec2190 <e20560#> {m75} @dt=0x555ee00da160@(nw32)  j_program_counter_execute [LV] => VAR 0x555ee00da660 <e20379#> {m51} @dt=0x555ee00da160@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e5fd0 <e20567#> {m76} @dt=0x555ee00d6850@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e5df0 <e11286> {m76} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e5ae0 <e11278> {m76} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e56e0 <e11279> {m76} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555edfec22b0 <e20566#> {m76} @dt=0x555ee00d6850@(nw32)  src_A_execute [LV] => VAR 0x555ee00d6d50 <e20355#> {m48} @dt=0x555ee00d6850@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e6c50 <e20573#> {m77} @dt=0x555ee00d7ac0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee00e6a70 <e11311> {m77} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee00e6760 <e11303> {m77} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee00e6360 <e11304> {m77} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555edfec23d0 <e20572#> {m77} @dt=0x555ee00d7ac0@(nw32)  src_B_execute [LV] => VAR 0x555ee00d7fc0 <e20363#> {m49} @dt=0x555ee00d7ac0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee00e6ed0 <e11314> {m78} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7350 <e20579#> {m79} @dt=0x555ee00c1b30@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec24f0 <e20580#> {m79} @dt=0x555ee00bbb10@(nw1)  register_write_decode [RV] <- VAR 0x555ee00bbbf0 <e20163#> {m8} @dt=0x555ee00bbb10@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2610 <e20578#> {m79} @dt=0x555ee00c1b30@(nw1)  register_write_execute [LV] => VAR 0x555ee00c1c10 <e20211#> {m20} @dt=0x555ee00c1b30@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7820 <e20582#> {m80} @dt=0x555ee00c2090@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec2730 <e20583#> {m80} @dt=0x555ee00bbf30@(nw1)  memory_to_register_decode [RV] <- VAR 0x555ee00bc010 <e20166#> {m9} @dt=0x555ee00bbf30@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2850 <e20581#> {m80} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute [LV] => VAR 0x555ee00c2170 <e20214#> {m21} @dt=0x555ee00c2090@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7c50 <e20585#> {m81} @dt=0x555ee00c25f0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec2970 <e20586#> {m81} @dt=0x555ee00bc350@(nw1)  memory_write_decode [RV] <- VAR 0x555ee00bc430 <e20169#> {m10} @dt=0x555ee00bc350@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2a90 <e20584#> {m81} @dt=0x555ee00c25f0@(nw1)  memory_write_execute [LV] => VAR 0x555ee00c26d0 <e20217#> {m22} @dt=0x555ee00c25f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e80b0 <e20588#> {m82} @dt=0x555ee00c3490@(nw2)
    1:2:2:1:3:1:1: VARREF 0x555edfec2bb0 <e20589#> {m82} @dt=0x555ee00bd190@(nw2)  ALU_src_B_decode [RV] <- VAR 0x555ee00bd690 <e20172#> {m11} @dt=0x555ee00bd190@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2cd0 <e20587#> {m82} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute [LV] => VAR 0x555ee00c3990 <e20220#> {m23} @dt=0x555ee00c3490@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8580 <e20591#> {m83} @dt=0x555ee00c4720@(nw2)
    1:2:2:1:3:1:1: VARREF 0x555edfec2df0 <e20592#> {m83} @dt=0x555ee00be3f0@(nw2)  register_destination_decode [RV] <- VAR 0x555ee00be8f0 <e20180#> {m12} @dt=0x555ee00be3f0@(nw2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2f10 <e20590#> {m83} @dt=0x555ee00c4720@(nw2)  register_destination_execute [LV] => VAR 0x555ee00c4c20 <e20228#> {m24} @dt=0x555ee00c4720@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8a20 <e20594#> {m84} @dt=0x555ee00c5150@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec3030 <e20595#> {m84} @dt=0x555ee00bed30@(nw1)  HI_register_write_decode [RV] <- VAR 0x555ee00bee10 <e20188#> {m13} @dt=0x555ee00bed30@(nw1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec3150 <e20593#> {m84} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute [LV] => VAR 0x555ee00c5230 <e20236#> {m25} @dt=0x555ee00c5150@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8ec0 <e20597#> {m85} @dt=0x555ee00c5760@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfec3270 <e20598#> {m85} @dt=0x555ee00bf250@(nw1)  LO_register_write_decode [RV] <- VAR 0x555ee00bf330 <e20191#> {m14} @dt=0x555ee00bf250@(nw1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec3390 <e20596#> {m85} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute [LV] => VAR 0x555ee00c5840 <e20239#> {m26} @dt=0x555ee00c5760@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9290 <e20600#> {m86} @dt=0x555ee00c6640@(nw6)
    1:2:2:1:3:1:1: VARREF 0x555edfec34b0 <e20601#> {m86} @dt=0x555ee00c00d0@(nw6)  ALU_function_decode [RV] <- VAR 0x555ee00c05d0 <e20194#> {m15} @dt=0x555ee00c00d0@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec35d0 <e20599#> {m86} @dt=0x555ee00c6640@(nw6)  ALU_function_execute [LV] => VAR 0x555ee00c6b40 <e20242#> {m27} @dt=0x555ee00c6640@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9610 <e20603#> {m87} @dt=0x555ee00cd250@(nw5)
    1:2:2:1:3:1:1: VARREF 0x555edfec36f0 <e20604#> {m87} @dt=0x555ee00c8870@(nw5)  Rs_decode [RV] <- VAR 0x555ee00c8d50 <e20259#> {m32} @dt=0x555ee00c8870@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015ac10 <e20602#> {m87} @dt=0x555ee00cd250@(nw5)  Rs_execute [LV] => VAR 0x555ee00cd750 <e20291#> {m37} @dt=0x555ee00cd250@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e99f0 <e20606#> {m88} @dt=0x555ee00ce4c0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x555ee015ad30 <e20607#> {m88} @dt=0x555ee00c9ac0@(nw5)  Rt_decode [RV] <- VAR 0x555ee00c9fc0 <e20267#> {m33} @dt=0x555ee00c9ac0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015ae50 <e20605#> {m88} @dt=0x555ee00ce4c0@(nw5)  Rt_execute [LV] => VAR 0x555ee00ce9c0 <e20299#> {m38} @dt=0x555ee00ce4c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9dd0 <e20609#> {m89} @dt=0x555ee00cf730@(nw5)
    1:2:2:1:3:1:1: VARREF 0x555ee015af70 <e20610#> {m89} @dt=0x555ee00cad30@(nw5)  Rd_decode [RV] <- VAR 0x555ee00cb230 <e20275#> {m34} @dt=0x555ee00cad30@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b090 <e20608#> {m89} @dt=0x555ee00cf730@(nw5)  Rd_execute [LV] => VAR 0x555ee00cfc30 <e20307#> {m39} @dt=0x555ee00cf730@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ea1f0 <e20612#> {m90} @dt=0x555ee00d0a30@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee015b1b0 <e20613#> {m90} @dt=0x555ee00cbfa0@(nw32)  sign_imm_decode [RV] <- VAR 0x555ee00cc4a0 <e20283#> {m35} @dt=0x555ee00cbfa0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b2d0 <e20611#> {m90} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute [LV] => VAR 0x555ee00d0f30 <e20315#> {m40} @dt=0x555ee00d0a30@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ea6e0 <e20615#> {m91} @dt=0x555ee00c7080@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b3f0 <e20616#> {m91} @dt=0x555ee00c0a50@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x555ee00c0b30 <e20202#> {m16} @dt=0x555ee00c0a50@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b510 <e20614#> {m91} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555ee00c7160 <e20250#> {m28} @dt=0x555ee00c7080@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eab40 <e20618#> {m92} @dt=0x555ee00c7680@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b630 <e20619#> {m92} @dt=0x555ee00c0fb0@(nw1)  j_instruction_decode [RV] <- VAR 0x555ee00c1090 <e20205#> {m17} @dt=0x555ee00c0fb0@(nw1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b750 <e20617#> {m92} @dt=0x555ee00c7680@(nw1)  j_instruction_execute [LV] => VAR 0x555ee00c7760 <e20253#> {m29} @dt=0x555ee00c7680@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eafa0 <e20621#> {m93} @dt=0x555ee00c7c50@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b870 <e20622#> {m93} @dt=0x555ee00c1550@(nw1)  using_HI_LO_decode [RV] <- VAR 0x555ee00c1630 <e20208#> {m18} @dt=0x555ee00c1550@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b990 <e20620#> {m93} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute [LV] => VAR 0x555ee00c7d30 <e20256#> {m30} @dt=0x555ee00c7c50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eb440 <e20624#> {m95} @dt=0x555ee00d8dc0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bab0 <e20625#> {m95} @dt=0x555ee00d4240@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x555ee00d4740 <e20339#> {m45} @dt=0x555ee00d4240@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015bbd0 <e20623#> {m95} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x555ee00d92c0 <e20371#> {m50} @dt=0x555ee00d8dc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eb910 <e20627#> {m96} @dt=0x555ee00da160@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bcf0 <e20628#> {m96} @dt=0x555ee00d55a0@(nw32)  j_program_counter_decode [RV] <- VAR 0x555ee00d5aa0 <e20347#> {m46} @dt=0x555ee00d55a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015be10 <e20626#> {m96} @dt=0x555ee00da160@(nw32)  j_program_counter_execute [LV] => VAR 0x555ee00da660 <e20379#> {m51} @dt=0x555ee00da160@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ebc90 <e20630#> {m97} @dt=0x555ee00d6850@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bf30 <e20631#> {m97} @dt=0x555ee00d1cd0@(nw32)  src_A_decode [RV] <- VAR 0x555ee00d21d0 <e20323#> {m43} @dt=0x555ee00d1cd0@(nw32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015c050 <e20629#> {m97} @dt=0x555ee00d6850@(nw32)  src_A_execute [LV] => VAR 0x555ee00d6d50 <e20355#> {m48} @dt=0x555ee00d6850@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ec070 <e20633#> {m98} @dt=0x555ee00d7ac0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee015c170 <e20634#> {m98} @dt=0x555ee00d2f40@(nw32)  src_B_decode [RV] <- VAR 0x555ee00d3440 <e20331#> {m44} @dt=0x555ee00d2f40@(nw32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015c290 <e20632#> {m98} @dt=0x555ee00d7ac0@(nw32)  src_B_execute [LV] => VAR 0x555ee00d7fc0 <e20363#> {m49} @dt=0x555ee00d7ac0@(nw32)  src_B_execute OUTPUT PORT
    1: MODULE 0x555ee00f1f70 <e13631> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x555ee00f23e0 <e19818#> {n3} @dt=0x555ee00f2300@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee00f2800 <e19821#> {n4} @dt=0x555ee00f2720@(nw1)  reset INPUT PORT
    1:2: VAR 0x555ee00f2c60 <e19824#> {n7} @dt=0x555ee00f2b80@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f30c0 <e19827#> {n8} @dt=0x555ee00f2fe0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x555ee00f3520 <e19830#> {n9} @dt=0x555ee00f3440@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x555ee00f3980 <e19833#> {n10} @dt=0x555ee00f38a0@(nw1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f3da0 <e19836#> {n11} @dt=0x555ee00f3cc0@(nw1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f4380 <e19839#> {n12} @dt=0x555ee00f42a0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x555ee00f4950 <e19842#> {n13} @dt=0x555ee00f4870@(nw1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x555ee00f4f60 <e19845#> {n15} @dt=0x555ee00f4e80@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f5580 <e19848#> {n16} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x555ee00f5b40 <e19851#> {n17} @dt=0x555ee00f5a60@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6160 <e19854#> {n18} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6770 <e19857#> {n19} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6d50 <e19860#> {n20} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x555ee00f7340 <e19863#> {n21} @dt=0x555ee00f7260@(nw1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x555ee00f8670 <e19866#> {n24} @dt=0x555ee00f8170@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x555ee00f9960 <e19874#> {n25} @dt=0x555ee00f9460@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x555ee00fac50 <e19882#> {n26} @dt=0x555ee00fa750@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x555ee00fbf40 <e19890#> {n27} @dt=0x555ee00fba40@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x555ee00fd230 <e19898#> {n28} @dt=0x555ee00fcd30@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x555ee00fe550 <e19906#> {n29} @dt=0x555ee00fe050@(nw32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x555ee00ff890 <e19914#> {n31} @dt=0x555ee00ff390@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0100b80 <e19922#> {n32} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0101e70 <e19930#> {n33} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0103160 <e19938#> {n34} @dt=0x555ee0102c60@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x555ee0104450 <e19946#> {n35} @dt=0x555ee0103f50@(nw5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x555ee01057b0 <e19954#> {n36} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x555ee010f930 <e12147> {n40} [always_ff]
    1:2:1: SENTREE 0x555ee0105f90 <e11920> {n40}
    1:2:1:1: SENITEM 0x555ee0105c40 <e11914> {n40} [POS]
    1:2:1:1:1: VARREF 0x555ee00b4720 <e19960#> {n40} @dt=0x555ee00f2300@(nw1)  clk [RV] <- VAR 0x555ee00f23e0 <e19818#> {n3} @dt=0x555ee00f2300@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0105ed0 <e11919> {n40} [POS]
    1:2:1:1:1: VARREF 0x555ee00b4840 <e19961#> {n40} @dt=0x555ee00f2720@(nw1)  reset [RV] <- VAR 0x555ee00f2800 <e19821#> {n4} @dt=0x555ee00f2720@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee01060d0 <e11921> {n40} [UNNAMED]
    1:2:2:1: IF 0x555ee010f7e0 <e12144> {n41}
    1:2:2:1:1: VARREF 0x555ee00b4960 <e20151#> {n41} @dt=0x555ee00f2720@(nw1)  reset [RV] <- VAR 0x555ee00f2800 <e19821#> {n4} @dt=0x555ee00f2720@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee0106570 <e11923> {n41} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0106c00 <e19963#> {n42} @dt=0x555ee00f4e80@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3130 <e19976#> {n42} @dt=0x555ee00f4e80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00b4a80 <e19962#> {n42} @dt=0x555ee00f4e80@(nw1)  register_write_memory [LV] => VAR 0x555ee00f4f60 <e19845#> {n15} @dt=0x555ee00f4e80@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01072e0 <e19978#> {n43} @dt=0x555ee00f54a0@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3460 <e19991#> {n43} @dt=0x555ee00f54a0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00b4ba0 <e19977#> {n43} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory [LV] => VAR 0x555ee00f5580 <e19848#> {n16} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0107940 <e19993#> {n44} @dt=0x555ee00f5a60@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3790 <e20006#> {n44} @dt=0x555ee00f5a60@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1210 <e19992#> {n44} @dt=0x555ee00f5a60@(nw1)  memory_write_memory [LV] => VAR 0x555ee00f5b40 <e19851#> {n17} @dt=0x555ee00f5a60@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0108020 <e20008#> {n45} @dt=0x555ee00f6080@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3ac0 <e20021#> {n45} @dt=0x555ee00f6080@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1330 <e20007#> {n45} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory [LV] => VAR 0x555ee00f6160 <e19854#> {n18} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01086d0 <e20023#> {n46} @dt=0x555ee00f6690@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3df0 <e20036#> {n46} @dt=0x555ee00f6690@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1450 <e20022#> {n46} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory [LV] => VAR 0x555ee00f6770 <e19857#> {n19} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0108d50 <e20038#> {n47} @dt=0x555ee00f6c70@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4120 <e20051#> {n47} @dt=0x555ee00f6c70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1570 <e20037#> {n47} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555ee00f6d50 <e19860#> {n20} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01093e0 <e20053#> {n48} @dt=0x555ee00ff390@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee0109110 <e11997> {n48} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee1690 <e20052#> {n48} @dt=0x555ee00ff390@(nw32)  ALU_output_memory [LV] => VAR 0x555ee00ff890 <e19914#> {n31} @dt=0x555ee00ff390@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0109a70 <e20059#> {n49} @dt=0x555ee0100680@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee01097a0 <e12008> {n49} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee17b0 <e20058#> {n49} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory [LV] => VAR 0x555ee0100b80 <e19922#> {n32} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010a0c0 <e20065#> {n50} @dt=0x555ee0101970@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee0109e30 <e12019> {n50} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee18d0 <e20064#> {n50} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory [LV] => VAR 0x555ee0101e70 <e19930#> {n33} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010a5e0 <e20071#> {n51} @dt=0x555ee0102c60@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee010a310 <e12030> {n51} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee19f0 <e20070#> {n51} @dt=0x555ee0102c60@(nw32)  write_data_memory [LV] => VAR 0x555ee0103160 <e19938#> {n34} @dt=0x555ee0102c60@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010ac40 <e20077#> {n52} @dt=0x555ee0103f50@(nw5)
    1:2:2:1:2:1:1: CONST 0x555ee01b47d0 <e20090#> {n52} @dt=0x555ee0103f50@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1b10 <e20076#> {n52} @dt=0x555ee0103f50@(nw5)  write_register_memory [LV] => VAR 0x555ee0104450 <e19946#> {n35} @dt=0x555ee0103f50@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010b2d0 <e20092#> {n53} @dt=0x555ee00f7260@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4b00 <e20105#> {n53} @dt=0x555ee00f7260@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1c30 <e20091#> {n53} @dt=0x555ee00f7260@(nw1)  j_instruction_memory [LV] => VAR 0x555ee00f7340 <e19863#> {n21} @dt=0x555ee00f7260@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010b9b0 <e20107#> {n54} @dt=0x555ee01052b0@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee010b6e0 <e12063> {n54} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee1d50 <e20106#> {n54} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory [LV] => VAR 0x555ee01057b0 <e19954#> {n36} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee010bbd0 <e12066> {n56} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c050 <e20113#> {n57} @dt=0x555ee00f4e80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfee1e70 <e20114#> {n57} @dt=0x555ee00f2b80@(nw1)  register_write_execute [RV] <- VAR 0x555ee00f2c60 <e19824#> {n7} @dt=0x555ee00f2b80@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfee1f90 <e20112#> {n57} @dt=0x555ee00f4e80@(nw1)  register_write_memory [LV] => VAR 0x555ee00f4f60 <e19845#> {n15} @dt=0x555ee00f4e80@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c520 <e20116#> {n58} @dt=0x555ee00f54a0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfee20b0 <e20117#> {n58} @dt=0x555ee00f2fe0@(nw1)  memory_to_register_execute [RV] <- VAR 0x555ee00f30c0 <e19827#> {n8} @dt=0x555ee00f2fe0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede1f0 <e20115#> {n58} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory [LV] => VAR 0x555ee00f5580 <e19848#> {n16} @dt=0x555ee00f54a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c950 <e20119#> {n59} @dt=0x555ee00f5a60@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfede310 <e20120#> {n59} @dt=0x555ee00f3440@(nw1)  memory_write_execute [RV] <- VAR 0x555ee00f3520 <e19830#> {n9} @dt=0x555ee00f3440@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede430 <e20118#> {n59} @dt=0x555ee00f5a60@(nw1)  memory_write_memory [LV] => VAR 0x555ee00f5b40 <e19851#> {n17} @dt=0x555ee00f5a60@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010ce20 <e20122#> {n60} @dt=0x555ee00f6080@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfede550 <e20123#> {n60} @dt=0x555ee00f38a0@(nw1)  HI_register_write_execute [RV] <- VAR 0x555ee00f3980 <e19833#> {n10} @dt=0x555ee00f38a0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede670 <e20121#> {n60} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory [LV] => VAR 0x555ee00f6160 <e19854#> {n18} @dt=0x555ee00f6080@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010d2c0 <e20125#> {n61} @dt=0x555ee00f6690@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfede790 <e20126#> {n61} @dt=0x555ee00f3cc0@(nw1)  LO_register_write_execute [RV] <- VAR 0x555ee00f3da0 <e19836#> {n11} @dt=0x555ee00f3cc0@(nw1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede8b0 <e20124#> {n61} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory [LV] => VAR 0x555ee00f6770 <e19857#> {n19} @dt=0x555ee00f6690@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010d760 <e20128#> {n62} @dt=0x555ee00f6c70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfede9d0 <e20129#> {n62} @dt=0x555ee00f42a0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee00f4380 <e19839#> {n12} @dt=0x555ee00f42a0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfedeaf0 <e20127#> {n62} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555ee00f6d50 <e19860#> {n20} @dt=0x555ee00f6c70@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010dbb0 <e20131#> {n63} @dt=0x555ee00f7260@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edfedec10 <e20132#> {n63} @dt=0x555ee00f4870@(nw1)  j_instruction_execute [RV] <- VAR 0x555ee00f4950 <e19842#> {n13} @dt=0x555ee00f4870@(nw1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfeded30 <e20130#> {n63} @dt=0x555ee00f7260@(nw1)  j_instruction_memory [LV] => VAR 0x555ee00f7340 <e19863#> {n21} @dt=0x555ee00f7260@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e010 <e20134#> {n64} @dt=0x555ee00ff390@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edfedee50 <e20135#> {n64} @dt=0x555ee00f8170@(nw32)  ALU_output_execute [RV] <- VAR 0x555ee00f8670 <e19866#> {n24} @dt=0x555ee00f8170@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfedef70 <e20133#> {n64} @dt=0x555ee00ff390@(nw32)  ALU_output_memory [LV] => VAR 0x555ee00ff890 <e19914#> {n31} @dt=0x555ee00ff390@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e470 <e20137#> {n65} @dt=0x555ee0100680@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edfedf090 <e20138#> {n65} @dt=0x555ee00f9460@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x555ee00f9960 <e19874#> {n25} @dt=0x555ee00f9460@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebf8e0 <e20136#> {n65} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory [LV] => VAR 0x555ee0100b80 <e19922#> {n32} @dt=0x555ee0100680@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e8d0 <e20140#> {n66} @dt=0x555ee0101970@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edfebfa00 <e20141#> {n66} @dt=0x555ee00fa750@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x555ee00fac50 <e19882#> {n26} @dt=0x555ee00fa750@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebfb20 <e20139#> {n66} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory [LV] => VAR 0x555ee0101e70 <e19930#> {n33} @dt=0x555ee0101970@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010ed30 <e20143#> {n67} @dt=0x555ee0102c60@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edfebfc40 <e20144#> {n67} @dt=0x555ee00fba40@(nw32)  write_data_execute [RV] <- VAR 0x555ee00fbf40 <e19890#> {n27} @dt=0x555ee00fba40@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebfd60 <e20142#> {n67} @dt=0x555ee0102c60@(nw32)  write_data_memory [LV] => VAR 0x555ee0103160 <e19938#> {n34} @dt=0x555ee0102c60@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010f190 <e20146#> {n68} @dt=0x555ee0103f50@(nw5)
    1:2:2:1:3:1:1: VARREF 0x555edfebfe80 <e20147#> {n68} @dt=0x555ee00fcd30@(nw5)  write_register_execute [RV] <- VAR 0x555ee00fd230 <e19898#> {n28} @dt=0x555ee00fcd30@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebffa0 <e20145#> {n68} @dt=0x555ee0103f50@(nw5)  write_register_memory [LV] => VAR 0x555ee0104450 <e19946#> {n35} @dt=0x555ee0103f50@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010f660 <e20149#> {n69} @dt=0x555ee01052b0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edfec00c0 <e20150#> {n69} @dt=0x555ee00fe050@(nw32)  j_program_counter_execute [RV] <- VAR 0x555ee00fe550 <e19906#> {n29} @dt=0x555ee00fe050@(nw32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec01e0 <e20148#> {n69} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory [LV] => VAR 0x555ee01057b0 <e19954#> {n36} @dt=0x555ee01052b0@(nw32)  j_program_counter_memory OUTPUT PORT
    1: MODULE 0x555ee0112560 <e13632> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x555ee01129d0 <e19739#> {o3} @dt=0x555ee01128f0@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee0112e70 <e19742#> {o4} @dt=0x555ee0112d90@(nw1)  enable INPUT PORT
    1:2: VAR 0x555ee0113390 <e19745#> {o5} @dt=0x555ee01132b0@(nw1)  clear INPUT PORT
    1:2: VAR 0x555ee01138b0 <e19748#> {o6} @dt=0x555ee01137d0@(nw1)  reset INPUT PORT
    1:2: VAR 0x555ee0114af0 <e19751#> {o8} @dt=0x555ee01145f0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x555ee0115d80 <e19759#> {o9} @dt=0x555ee0115880@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x555ee01170b0 <e19767#> {o11} @dt=0x555ee0116bb0@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x555ee01183e0 <e19775#> {o12} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x555ee011d1f0 <e12404> {o16} [always_ff]
    1:2:1: SENTREE 0x555ee0118bf0 <e12304> {o16}
    1:2:1:1: SENITEM 0x555ee01188a0 <e12298> {o16} [POS]
    1:2:1:1:1: VARREF 0x555ee00582c0 <e19781#> {o16} @dt=0x555ee01128f0@(nw1)  clk [RV] <- VAR 0x555ee01129d0 <e19739#> {o3} @dt=0x555ee01128f0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0118b30 <e12303> {o16} [POS]
    1:2:1:1:1: VARREF 0x555ee00583e0 <e19782#> {o16} @dt=0x555ee01137d0@(nw1)  reset [RV] <- VAR 0x555ee01138b0 <e19748#> {o6} @dt=0x555ee01137d0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee0118d30 <e12305> {o16} [UNNAMED]
    1:2:2:1: IF 0x555ee011d0e0 <e12401> {o17}
    1:2:2:1:1: VARREF 0x555ee0058500 <e19815#> {o17} @dt=0x555ee01137d0@(nw1)  reset [RV] <- VAR 0x555ee01138b0 <e19748#> {o6} @dt=0x555ee01137d0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee01191d0 <e12307> {o17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0119860 <e19784#> {o18} @dt=0x555ee0116bb0@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee0119590 <e12316> {o18} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555ee0058620 <e19783#> {o18} @dt=0x555ee0116bb0@(nw32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e19767#> {o11} @dt=0x555ee0116bb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee011a570 <e19790#> {o19} @dt=0x555ee0117ee0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x555ee011a390 <e12340> {o19} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x555ee011a080 <e12332> {o19} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x555ee0119c80 <e12333> {o19} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x555ee0058740 <e19789#> {o19} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e19775#> {o12} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x555ee011d010 <e12399> {o21}
    1:2:2:1:3:1: LOGNOT 0x555ee011a8d0 <e12400> {o21} @dt=0x555edff84060@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee0058860 <e19814#> {o21} @dt=0x555ee0112d90@(nw1)  enable [RV] <- VAR 0x555ee0112e70 <e19742#> {o4} @dt=0x555ee0112d90@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee011aa10 <e12347> {o21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x555ee011cf00 <e12397> {o22}
    1:2:2:1:3:2:1:1: VARREF 0x555ee00b3f40 <e19813#> {o22} @dt=0x555ee01132b0@(nw1)  clear [RV] <- VAR 0x555ee0113390 <e19745#> {o5} @dt=0x555ee01132b0@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x555ee011aeb0 <e12349> {o22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x555ee011b540 <e19796#> {o23} @dt=0x555ee0116bb0@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x555ee011b270 <e12358> {o23} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x555ee00b4060 <e19795#> {o23} @dt=0x555ee0116bb0@(nw32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e19767#> {o11} @dt=0x555ee0116bb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x555ee011c250 <e19802#> {o24} @dt=0x555ee0117ee0@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x555ee011c070 <e12382> {o24} @dt=0x555edff491b0@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x555ee011bd60 <e12374> {o24} @dt=0x555edff488c0@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x555ee011b960 <e12375> {o24} @dt=0x555edff4a380@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x555ee00b4180 <e19801#> {o24} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e19775#> {o12} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x555ee011c4a0 <e12385> {o25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x555ee011c920 <e19808#> {o26} @dt=0x555ee0116bb0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x555ee00b42a0 <e19809#> {o26} @dt=0x555ee01145f0@(nw32)  instruction_fetch [RV] <- VAR 0x555ee0114af0 <e19751#> {o8} @dt=0x555ee01145f0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x555ee00b43c0 <e19807#> {o26} @dt=0x555ee0116bb0@(nw32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e19767#> {o11} @dt=0x555ee0116bb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x555ee011cdc0 <e19811#> {o27} @dt=0x555ee0117ee0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x555ee00b44e0 <e19812#> {o27} @dt=0x555ee0115880@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x555ee0115d80 <e19759#> {o9} @dt=0x555ee0115880@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x555ee00b4600 <e19810#> {o27} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e19775#> {o12} @dt=0x555ee0117ee0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x555ee0121c90 <e13633> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x555ee0122100 <e19496#> {p3} @dt=0x555ee0122020@(nw1)  clk INPUT PORT
    1:2: VAR 0x555ee0122520 <e19499#> {p4} @dt=0x555ee0122440@(nw1)  reset INPUT PORT
    1:2: VAR 0x555ee0122940 <e19502#> {p7} @dt=0x555ee0122860@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x555ee0122d60 <e19505#> {p8} @dt=0x555ee0122c80@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x555ee01231b0 <e19508#> {p9} @dt=0x555ee01230d0@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x555ee01237c0 <e19511#> {p10} @dt=0x555ee01236e0@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0123e10 <e19514#> {p12} @dt=0x555ee0123d30@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0124420 <e19517#> {p13} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x555ee0124a30 <e19520#> {p14} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0125040 <e19523#> {p15} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0126340 <e19526#> {p18} @dt=0x555ee0125e40@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x555ee0127630 <e19534#> {p19} @dt=0x555ee0127130@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x555ee0128920 <e19542#> {p20} @dt=0x555ee0128420@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x555ee0129c10 <e19550#> {p21} @dt=0x555ee0129710@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x555ee012af00 <e19558#> {p22} @dt=0x555ee012aa00@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x555ee012bff0 <e19566#> {p24} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee012d310 <e19574#> {p25} @dt=0x555ee012ce10@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x555ee012e610 <e19582#> {p26} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee012f900 <e19590#> {p27} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee0130bf0 <e19598#> {p28} @dt=0x555ee01306f0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x555ee0138410 <e12942> {p31} [always_ff]
    1:2:1: SENTREE 0x555ee01313e0 <e12783> {p31}
    1:2:1:1: SENITEM 0x555ee0131090 <e12777> {p31} [POS]
    1:2:1:1:1: VARREF 0x555edffca3b0 <e19604#> {p31} @dt=0x555ee0122020@(nw1)  clk [RV] <- VAR 0x555ee0122100 <e19496#> {p3} @dt=0x555ee0122020@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0131320 <e12782> {p31} [POS]
    1:2:1:1:1: VARREF 0x555edffca4d0 <e19605#> {p31} @dt=0x555ee0122440@(nw1)  reset [RV] <- VAR 0x555ee0122520 <e19499#> {p4} @dt=0x555ee0122440@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee0131520 <e12784> {p31} [UNNAMED]
    1:2:2:1: IF 0x555ee01382c0 <e12939> {p32}
    1:2:2:1:1: VARREF 0x555edffca5f0 <e19732#> {p32} @dt=0x555ee0122440@(nw1)  reset [RV] <- VAR 0x555ee0122520 <e19499#> {p4} @dt=0x555ee0122440@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee01319f0 <e12786> {p32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132080 <e19607#> {p33} @dt=0x555ee0123d30@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01aaf60 <e19620#> {p33} @dt=0x555ee0123d30@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edffca710 <e19606#> {p33} @dt=0x555ee0123d30@(nw1)  register_write_writeback [LV] => VAR 0x555ee0123e10 <e19514#> {p12} @dt=0x555ee0123d30@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132730 <e19622#> {p34} @dt=0x555ee0124340@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01ab290 <e19635#> {p34} @dt=0x555ee0124340@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edffca830 <e19621#> {p34} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback [LV] => VAR 0x555ee0124420 <e19517#> {p13} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132de0 <e19637#> {p35} @dt=0x555ee0124950@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01ab5c0 <e19650#> {p35} @dt=0x555ee0124950@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed0f0 <e19636#> {p35} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback [LV] => VAR 0x555ee0124a30 <e19520#> {p14} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0133490 <e19652#> {p36} @dt=0x555ee0124f60@(nw1)
    1:2:2:1:2:1:1: CONST 0x555ee01b22f0 <e19665#> {p36} @dt=0x555ee0124f60@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed210 <e19651#> {p36} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback [LV] => VAR 0x555ee0125040 <e19523#> {p15} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0133c30 <e19667#> {p37} @dt=0x555ee012baf0@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee0133960 <e12838> {p37} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed330 <e19666#> {p37} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback [LV] => VAR 0x555ee012bff0 <e19566#> {p24} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0134310 <e19673#> {p38} @dt=0x555ee012ce10@(nw5)
    1:2:2:1:2:1:1: CONST 0x555ee01b2700 <e19686#> {p38} @dt=0x555ee012ce10@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed450 <e19672#> {p38} @dt=0x555ee012ce10@(nw5)  write_register_writeback [LV] => VAR 0x555ee012d310 <e19574#> {p25} @dt=0x555ee012ce10@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0134970 <e19688#> {p39} @dt=0x555ee012e110@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee01346a0 <e12860> {p39} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed570 <e19687#> {p39} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x555ee012e610 <e19582#> {p26} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0135000 <e19694#> {p40} @dt=0x555ee012f400@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee0134d30 <e12871> {p40} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed690 <e19693#> {p40} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x555ee012f900 <e19590#> {p27} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0135690 <e19700#> {p41} @dt=0x555ee01306f0@(nw32)
    1:2:2:1:2:1:1: CONST 0x555ee01353c0 <e12882> {p41} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed7b0 <e19699#> {p41} @dt=0x555ee01306f0@(nw32)  read_data_writeback [LV] => VAR 0x555ee0130bf0 <e19598#> {p28} @dt=0x555ee01306f0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee0135910 <e12885> {p43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0135ce0 <e19706#> {p44} @dt=0x555ee0123d30@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555ee00ed8d0 <e19707#> {p44} @dt=0x555ee0122860@(nw1)  register_write_memory [RV] <- VAR 0x555ee0122940 <e19502#> {p7} @dt=0x555ee0122860@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89900 <e19705#> {p44} @dt=0x555ee0123d30@(nw1)  register_write_writeback [LV] => VAR 0x555ee0123e10 <e19514#> {p12} @dt=0x555ee0123d30@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee01361b0 <e19709#> {p45} @dt=0x555ee0124340@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edff89a20 <e19710#> {p45} @dt=0x555ee0122c80@(nw1)  memory_to_register_memory [RV] <- VAR 0x555ee0122d60 <e19505#> {p8} @dt=0x555ee0122c80@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89b40 <e19708#> {p45} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback [LV] => VAR 0x555ee0124420 <e19517#> {p13} @dt=0x555ee0124340@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136690 <e19712#> {p47} @dt=0x555ee0124950@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edff89c60 <e19713#> {p47} @dt=0x555ee01230d0@(nw1)  HI_register_write_memory [RV] <- VAR 0x555ee01231b0 <e19508#> {p9} @dt=0x555ee01230d0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89d80 <e19711#> {p47} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback [LV] => VAR 0x555ee0124a30 <e19520#> {p14} @dt=0x555ee0124950@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136b30 <e19715#> {p48} @dt=0x555ee0124f60@(nw1)
    1:2:2:1:3:1:1: VARREF 0x555edff89ea0 <e19716#> {p48} @dt=0x555ee01236e0@(nw1)  LO_register_write_memory [RV] <- VAR 0x555ee01237c0 <e19511#> {p10} @dt=0x555ee01236e0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89fc0 <e19714#> {p48} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback [LV] => VAR 0x555ee0125040 <e19523#> {p15} @dt=0x555ee0124f60@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136fa0 <e19718#> {p50} @dt=0x555ee012baf0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555edff8a0e0 <e19719#> {p50} @dt=0x555ee0125e40@(nw32)  ALU_output_memory [RV] <- VAR 0x555ee0126340 <e19526#> {p18} @dt=0x555ee0125e40@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff8a200 <e19717#> {p50} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback [LV] => VAR 0x555ee012bff0 <e19566#> {p24} @dt=0x555ee012baf0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137420 <e19721#> {p51} @dt=0x555ee012ce10@(nw5)
    1:2:2:1:3:1:1: VARREF 0x555edff8a320 <e19722#> {p51} @dt=0x555ee0127130@(nw5)  write_register_memory [RV] <- VAR 0x555ee0127630 <e19534#> {p19} @dt=0x555ee0127130@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff8a440 <e19720#> {p51} @dt=0x555ee012ce10@(nw5)  write_register_writeback [LV] => VAR 0x555ee012d310 <e19574#> {p25} @dt=0x555ee012ce10@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137880 <e19724#> {p52} @dt=0x555ee012e110@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee0057c00 <e19725#> {p52} @dt=0x555ee0128420@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x555ee0128920 <e19542#> {p20} @dt=0x555ee0128420@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0057d20 <e19723#> {p52} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x555ee012e610 <e19582#> {p26} @dt=0x555ee012e110@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137ce0 <e19727#> {p53} @dt=0x555ee012f400@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee0057e40 <e19728#> {p53} @dt=0x555ee0129710@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x555ee0129c10 <e19550#> {p21} @dt=0x555ee0129710@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0057f60 <e19726#> {p53} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x555ee012f900 <e19590#> {p27} @dt=0x555ee012f400@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0138140 <e19730#> {p54} @dt=0x555ee01306f0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x555ee0058080 <e19731#> {p54} @dt=0x555ee012aa00@(nw32)  read_data_memory [RV] <- VAR 0x555ee012af00 <e19558#> {p22} @dt=0x555ee012aa00@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee00581a0 <e19729#> {p54} @dt=0x555ee01306f0@(nw32)  read_data_writeback [LV] => VAR 0x555ee0130bf0 <e19598#> {p28} @dt=0x555ee01306f0@(nw32)  read_data_writeback OUTPUT PORT
    1: MODULE 0x555ee013c0d0 <e13634> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x555ee013d0e0 <e19297#> {q2} @dt=0x555ee013cbe0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x555ee013e1a0 <e19305#> {q3} @dt=0x555ee013dca0@(nw3)  forward_one_execute INPUT PORT
    1:2: VAR 0x555ee013f460 <e19313#> {q4} @dt=0x555ee013ef60@(nw3)  forward_two_execute INPUT PORT
    1:2: VAR 0x555ee0140700 <e19321#> {q6} @dt=0x555ee0140200@(nw32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x555ee01419a0 <e19329#> {q7} @dt=0x555ee01414a0@(nw32)  result_writeback INPUT PORT
    1:2: VAR 0x555ee0142c60 <e19337#> {q8} @dt=0x555ee0142760@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x555ee0143f20 <e19345#> {q9} @dt=0x555ee0143a20@(nw32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x555ee01451e0 <e19353#> {q10} @dt=0x555ee0144ce0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x555ee0146440 <e19361#> {q11} @dt=0x555ee0145f40@(nw32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x555ee01476e0 <e19369#> {q12} @dt=0x555ee01471e0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x555ee01489a0 <e19377#> {q13} @dt=0x555ee01484a0@(nw32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x555ee0149c60 <e19385#> {q14} @dt=0x555ee0149760@(nw32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x555ee014aec0 <e19393#> {q15} @dt=0x555ee014a9c0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x555ee0158050 <e13599> {q22} [always_comb]
    1:2:2: BEGIN 0x555ee014e860 <e13384> {q22} [UNNAMED]
    1:2:2:1: CASE 0x555ee014ebf0 <e13386> {q23}
    1:2:2:1:1: VARREF 0x555edffc75b0 <e19423#> {q23} @dt=0x555ee013dca0@(nw3)  forward_one_execute [RV] <- VAR 0x555ee013e1a0 <e19305#> {q3} @dt=0x555ee013dca0@(nw3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee014f4b0 <e13399> {q24}
    1:2:2:1:2:1: CONST 0x555ee014edd0 <e13393> {q24} @dt=0x555ee0070620@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x555ee014f3f0 <e19425#> {q24} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555edfec6af0 <e19426#> {q24} @dt=0x555ee0140200@(nw32)  read_data_1_reg [RV] <- VAR 0x555ee0140700 <e19321#> {q6} @dt=0x555ee0140200@(nw32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edfec6c10 <e19424#> {q24} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee014fdd0 <e13412> {q25}
    1:2:2:1:2:1: CONST 0x555ee014f680 <e13405> {q25} @dt=0x555ee0070620@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x555ee014fd10 <e19428#> {q25} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555edfebb6b0 <e19429#> {q25} @dt=0x555ee01414a0@(nw32)  result_writeback [RV] <- VAR 0x555ee01419a0 <e19329#> {q7} @dt=0x555ee01414a0@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edfebb7d0 <e19427#> {q25} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01506f0 <e13425> {q26}
    1:2:2:1:2:1: CONST 0x555ee014ffa0 <e13418> {q26} @dt=0x555ee0070620@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x555ee0150630 <e19431#> {q26} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555edffcac10 <e19432#> {q26} @dt=0x555ee0142760@(nw32)  ALU_output_memory [RV] <- VAR 0x555ee0142c60 <e19337#> {q8} @dt=0x555ee0142760@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edffcad30 <e19430#> {q26} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0151010 <e13438> {q27}
    1:2:2:1:2:1: CONST 0x555ee01508c0 <e13431> {q27} @dt=0x555ee0070620@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x555ee0150f50 <e19434#> {q27} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee0158f60 <e19435#> {q27} @dt=0x555ee0143a20@(nw32)  LO_result_writeback [RV] <- VAR 0x555ee0143f20 <e19345#> {q9} @dt=0x555ee0143a20@(nw32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0159080 <e19433#> {q27} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0151930 <e13451> {q28}
    1:2:2:1:2:1: CONST 0x555ee01511e0 <e13444> {q28} @dt=0x555ee0070620@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x555ee0151870 <e19437#> {q28} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee015a5c0 <e19438#> {q28} @dt=0x555ee0144ce0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x555ee01451e0 <e19353#> {q10} @dt=0x555ee0144ce0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee015a6e0 <e19436#> {q28} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01520e0 <e13463> {q29}
    1:2:2:1:2:2: ASSIGN 0x555ee0152020 <e19440#> {q29} @dt=0x555ee014bca0@(nw32)
    1:2:2:1:2:2:1: CONST 0x555ee0151d50 <e13460> {q29} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x555ee0159400 <e19439#> {q29} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e19401#> {q17} @dt=0x555ee014bca0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x555ee0152450 <e13543> {q31}
    1:2:2:1:1: VARREF 0x555ee0159520 <e19448#> {q31} @dt=0x555ee013ef60@(nw3)  forward_two_execute [RV] <- VAR 0x555ee013f460 <e19313#> {q4} @dt=0x555ee013ef60@(nw3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0152ce0 <e13478> {q32}
    1:2:2:1:2:1: CONST 0x555ee0152630 <e13472> {q32} @dt=0x555ee0070620@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0152c20 <e19450#> {q32} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee0159640 <e19451#> {q32} @dt=0x555ee0145f40@(nw32)  read_data_2_reg [RV] <- VAR 0x555ee0146440 <e19361#> {q11} @dt=0x555ee0145f40@(nw32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee009de80 <e19449#> {q32} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01535e0 <e13491> {q33}
    1:2:2:1:2:1: CONST 0x555ee0152ed0 <e13484> {q33} @dt=0x555ee0070620@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x555ee0153520 <e19453#> {q33} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee009dfa0 <e19454#> {q33} @dt=0x555ee01414a0@(nw32)  result_writeback [RV] <- VAR 0x555ee01419a0 <e19329#> {q7} @dt=0x555ee01414a0@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee009e0c0 <e19452#> {q33} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee0153ec0 <e13504> {q34}
    1:2:2:1:2:1: CONST 0x555ee01537b0 <e13497> {q34} @dt=0x555ee0070620@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x555ee0153e00 <e19456#> {q34} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee009e1e0 <e19457#> {q34} @dt=0x555ee0142760@(nw32)  ALU_output_memory [RV] <- VAR 0x555ee0142c60 <e19337#> {q8} @dt=0x555ee0142760@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0138df0 <e19455#> {q34} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01547a0 <e13517> {q35}
    1:2:2:1:2:1: CONST 0x555ee0154090 <e13510> {q35} @dt=0x555ee0070620@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x555ee01546e0 <e19459#> {q35} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee0138f10 <e19460#> {q35} @dt=0x555ee01484a0@(nw32)  HI_result_writeback [RV] <- VAR 0x555ee01489a0 <e19377#> {q13} @dt=0x555ee01484a0@(nw32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0139030 <e19458#> {q35} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee0155080 <e13530> {q36}
    1:2:2:1:2:1: CONST 0x555ee0154970 <e13523> {q36} @dt=0x555ee0070620@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x555ee0154fc0 <e19462#> {q36} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee0139150 <e19463#> {q36} @dt=0x555ee01471e0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x555ee01476e0 <e19369#> {q12} @dt=0x555ee01471e0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0139270 <e19461#> {q36} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01557f0 <e13542> {q37}
    1:2:2:1:2:2: ASSIGN 0x555ee0155730 <e19465#> {q37} @dt=0x555ee014e120@(nw32)
    1:2:2:1:2:2:1: CONST 0x555ee0155460 <e13539> {q37} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x555ee011de50 <e19464#> {q37} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x555ee0155b60 <e13597> {q39}
    1:2:2:1:1: VARREF 0x555ee011df70 <e19474#> {q39} @dt=0x555ee013cbe0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x555ee013d0e0 <e19297#> {q2} @dt=0x555ee013cbe0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0156450 <e13558> {q40}
    1:2:2:1:2:1: CONST 0x555ee0155d40 <e13552> {q40} @dt=0x555edff6ccb0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0156390 <e19476#> {q40} @dt=0x555ee014cf60@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee011e090 <e19477#> {q40} @dt=0x555ee014e120@(nw32)  src_mux_input_0 [RV] <- VAR 0x555ee014e620 <e19417#> {q21} @dt=0x555ee014e120@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee011e1b0 <e19475#> {q40} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0156d70 <e13571> {q41}
    1:2:2:1:2:1: CONST 0x555ee0156620 <e13564> {q41} @dt=0x555edff6ccb0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x555ee0156cb0 <e19479#> {q41} @dt=0x555ee014cf60@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555ee011e2d0 <e19480#> {q41} @dt=0x555ee0149760@(nw32)  sign_imm_execute [RV] <- VAR 0x555ee0149c60 <e19385#> {q14} @dt=0x555ee0149760@(nw32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee011e3f0 <e19478#> {q41} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01576b0 <e13584> {q42}
    1:2:2:1:2:1: CONST 0x555ee0156f40 <e13577> {q42} @dt=0x555edff6ccb0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x555ee01575f0 <e19482#> {q42} @dt=0x555ee014cf60@(nw32)
    1:2:2:1:2:2:1: VARREF 0x555edffca050 <e19483#> {q42} @dt=0x555ee014a9c0@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x555ee014aec0 <e19393#> {q15} @dt=0x555ee014a9c0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edffca170 <e19481#> {q42} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0157e60 <e13596> {q43}
    1:2:2:1:2:2: ASSIGN 0x555ee0157da0 <e19485#> {q43} @dt=0x555ee014cf60@(nw32)
    1:2:2:1:2:2:1: CONST 0x555ee0157ad0 <e13593> {q43} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x555edffca290 <e19484#> {q43} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e19409#> {q18} @dt=0x555ee014cf60@(nw32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x555edfeaa5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x555edff84060 <e3514> {c462} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edff55670 <e2753> {c266} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edff488c0 <e2467> {c205} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edff84060 <e3514> {c462} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edfec3810 <e19175> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x555edff6ccb0 <e3144> {c365} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555ee0070620 <e8811> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x555edff48f80 <e2479> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x555ee01ee870 <e27011#> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x555edff64b80 <e3010> {c330} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555ee01b7880 <e20840#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555ee01b7380 <e20786#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555edffa5190 <e4209> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x555ee01e8cc0 <e25650#> {e69} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x555ee01ecd40 <e26298#> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x555ee01ed550 <e26352#> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x555edff48b30 <e2474> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x555ee01ef980 <e27177#> {c365} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x555edffbe0f0 <e4870> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x555ee01e1000 <e24788#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edfee2590 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edff3dc80 <e2263> {c161} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555ee01be590 <e21941#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edfef2310 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edff01540 <e824> {c71} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555ee01bae90 <e21426#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edfed4050 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555ee01e1810 <e24831#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edff4a380 <e2514> {c209} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edffa4400 <e4184> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edff491b0 <e2486> {c205} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555ee01aa940 <e19443#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edffa4a20 <e4197> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x555ee01e53e0 <e25241#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edfed4050 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee2590 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef2310 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff01540 <e824> {c71} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3dc80 <e2263> {c161} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff488c0 <e2467> {c205} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555edff48b30 <e2474> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x555edff48f80 <e2479> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x555edff491b0 <e2486> {c205} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff4a380 <e2514> {c209} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff55670 <e2753> {c266} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555edff64b80 <e3010> {c330} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff6ccb0 <e3144> {c365} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff84060 <e3514> {c462} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555edffa4400 <e4184> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edffa4a20 <e4197> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edffa5190 <e4209> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffbe0f0 <e4870> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x555ee0070620 <e8811> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edfec3810 <e19175> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555ee01965b0 <e19183> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555ee013cbe0 <e19296#> {q2} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee013dca0 <e19304#> {q3} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee013ef60 <e19312#> {q4} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee0140200 <e19320#> {q6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01414a0 <e19328#> {q7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0142760 <e19336#> {q8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0143a20 <e19344#> {q9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0144ce0 <e19352#> {q10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0145f40 <e19360#> {q11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01471e0 <e19368#> {q12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01484a0 <e19376#> {q13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0149760 <e19384#> {q14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014a9c0 <e19392#> {q15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014bca0 <e19400#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014cf60 <e19408#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014e120 <e19416#> {q21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01aa940 <e19443#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0122020 <e19495#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122440 <e19498#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122860 <e19501#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122c80 <e19504#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01230d0 <e19507#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01236e0 <e19510#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0123d30 <e19513#> {p12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124340 <e19516#> {p13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124950 <e19519#> {p14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124f60 <e19522#> {p15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0125e40 <e19525#> {p18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0127130 <e19533#> {p19} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0128420 <e19541#> {p20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0129710 <e19549#> {p21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012aa00 <e19557#> {p22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012baf0 <e19565#> {p24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012ce10 <e19573#> {p25} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee012e110 <e19581#> {p26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012f400 <e19589#> {p27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01306f0 <e19597#> {p28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01128f0 <e19738#> {o3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0112d90 <e19741#> {o4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01132b0 <e19744#> {o5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01137d0 <e19747#> {o6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01145f0 <e19750#> {o8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0115880 <e19758#> {o9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0116bb0 <e19766#> {o11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0117ee0 <e19774#> {o12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00f2300 <e19817#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2720 <e19820#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2b80 <e19823#> {n7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2fe0 <e19826#> {n8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f3440 <e19829#> {n9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f38a0 <e19832#> {n10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f3cc0 <e19835#> {n11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f42a0 <e19838#> {n12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f4870 <e19841#> {n13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f4e80 <e19844#> {n15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f54a0 <e19847#> {n16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f5a60 <e19850#> {n17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6080 <e19853#> {n18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6690 <e19856#> {n19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6c70 <e19859#> {n20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f7260 <e19862#> {n21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f8170 <e19865#> {n24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00f9460 <e19873#> {n25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fa750 <e19881#> {n26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fba40 <e19889#> {n27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fcd30 <e19897#> {n28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00fe050 <e19905#> {n29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00ff390 <e19913#> {n31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0100680 <e19921#> {n32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0101970 <e19929#> {n33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0102c60 <e19937#> {n34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0103f50 <e19945#> {n35} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01052b0 <e19953#> {n36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00bac50 <e20153#> {m3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bb2d0 <e20156#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bb6f0 <e20159#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bbb10 <e20162#> {m8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bbf30 <e20165#> {m9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bc350 <e20168#> {m10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bd190 <e20171#> {m11} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00be3f0 <e20179#> {m12} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00bed30 <e20187#> {m13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bf250 <e20190#> {m14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c00d0 <e20193#> {m15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee00c0a50 <e20201#> {m16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c0fb0 <e20204#> {m17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c1550 <e20207#> {m18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c1b30 <e20210#> {m20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c2090 <e20213#> {m21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c25f0 <e20216#> {m22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c3490 <e20219#> {m23} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00c4720 <e20227#> {m24} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00c5150 <e20235#> {m25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c5760 <e20238#> {m26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c6640 <e20241#> {m27} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee00c7080 <e20249#> {m28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c7680 <e20252#> {m29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c7c50 <e20255#> {m30} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c8870 <e20258#> {m32} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00c9ac0 <e20266#> {m33} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cad30 <e20274#> {m34} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cbfa0 <e20282#> {m35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00cd250 <e20290#> {m37} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00ce4c0 <e20298#> {m38} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cf730 <e20306#> {m39} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00d0a30 <e20314#> {m40} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d1cd0 <e20322#> {m43} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d2f40 <e20330#> {m44} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d4240 <e20338#> {m45} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d55a0 <e20346#> {m46} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d6850 <e20354#> {m48} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d7ac0 <e20362#> {m49} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d8dc0 <e20370#> {m50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00da160 <e20378#> {m51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a0aa0 <e20638#> {l3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a0fc0 <e20641#> {l4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a14e0 <e20644#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a18a0 <e20647#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a1c60 <e20650#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a2a00 <e20653#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a31e0 <e20661#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a39c0 <e20669#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a4c00 <e20677#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a53e0 <e20685#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a5bc0 <e20693#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a6e00 <e20701#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a7560 <e20709#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a87d0 <e20717#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a8fe0 <e20725#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00aa250 <e20733#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x555ee00ac1e0 <e20750#> {l13} @dt=this@(nw32)u[31:0] refdt=0x555ee00abce0(nw32) [31:0]
    3:1:2: RANGE 0x555ee00abbe0 <e10035> {l13}
    3:1:2:2: CONST 0x555ee00ab510 <e10031> {l13} @dt=0x555edfed4050@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x555ee00ab910 <e10032> {l13} @dt=0x555edfee2590@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x555ee00abce0 <e20744#> {l13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00acf10 <e20752#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00ad640 <e20760#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01b7380 <e20786#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01b7880 <e20840#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00afdf0 <e20855#> {l28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00970a0 <e20903#> {k2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0097dc0 <e20906#> {k3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0098700 <e20914#> {k4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0098c20 <e20917#> {k5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0099140 <e20920#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0099fa0 <e20923#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0196980 <e20948#> {j6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee0197000 <e20956#> {j7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0197860 <e20993#> {j8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01980c0 <e21030#> {j9} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0198920 <e21067#> {j10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0199180 <e21104#> {j12} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfee0800 <e21158#> {i6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee0a60 <e21161#> {i7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2cdc0 <e21198#> {i8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0195430 <e21235#> {i10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee005e560 <e21283#> {h2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee005efb0 <e21286#> {h3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee005fff0 <e21294#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0061230 <e21302#> {h5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0062470 <e21310#> {h6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00636f0 <e21318#> {h7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0064070 <e21326#> {h8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00645d0 <e21329#> {h9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0065370 <e21332#> {h10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0065cf0 <e21340#> {h11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0066250 <e21343#> {h12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00670e0 <e21346#> {h13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0067b10 <e21354#> {h14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068120 <e21357#> {h15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068770 <e21360#> {h16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068d80 <e21363#> {h17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0069390 <e21366#> {h18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00699a0 <e21369#> {h19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0069f60 <e21372#> {h20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006a500 <e21375#> {h22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006aa50 <e21378#> {h23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006b030 <e21381#> {h24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006b640 <e21384#> {h25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006bc30 <e21387#> {h26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006cb20 <e21390#> {h27} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee006de50 <e21398#> {h28} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee006e750 <e21406#> {h31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006eb80 <e21409#> {h32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01bae90 <e21426#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0049840 <e21610#> {g3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee004aa00 <e21618#> {g4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee004bc40 <e21626#> {g5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee004ce80 <e21634#> {g6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee004d7c0 <e21642#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffd5700 <e21849#> {f3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edffd8e20 <e21857#> {f5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdc020 <e21860#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdc440 <e21863#> {f7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdce70 <e21866#> {f8} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edffddcf0 <e21874#> {f9} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edffde4b0 <e21882#> {f10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdf0b0 <e21885#> {f11} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffdf9f0 <e21893#> {f12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdff10 <e21896#> {f13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0490 <e21899#> {f14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0a30 <e21902#> {f15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0f90 <e21905#> {f16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe1990 <e21908#> {f19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffe27b0 <e21916#> {f20} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edffe3750 <e21924#> {f21} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee01be590 <e21941#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff8f5e0 <e24637#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff906e0 <e24645#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff91920 <e24653#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff92ba0 <e24661#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff93de0 <e24669#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff95080 <e24677#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff96200 <e24685#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff97380 <e24693#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff98500 <e24701#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff99680 <e24709#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff9a800 <e24717#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff9b980 <e24725#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555ee01e1000 <e24788#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01e1810 <e24831#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01e53e0 <e25241#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555ee01e8cc0 <e25650#> {e69} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff86200 <e25712#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff869e0 <e25720#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff87c20 <e25728#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfebea00 <e25746#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfed0fd0 <e25749#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfed2d60 <e25752#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee2810 <e25755#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee2fd0 <e25763#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee3ab0 <e25766#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee4930 <e25774#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee5870 <e25782#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee60b0 <e25790#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee64d0 <e25793#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee70b0 <e25796#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee80b0 <e25804#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee8810 <e25812#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee9370 <e25815#> {c31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeea4f0 <e25823#> {c32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeeb610 <e25831#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeec790 <e25839#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeed8b0 <e25847#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeee0d0 <e25855#> {c36} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeee510 <e25858#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeee970 <e25861#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeeed70 <e25864#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeef1d0 <e25867#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeeff30 <e25870#> {c43} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edfef1050 <e25878#> {c44} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edfef1870 <e25886#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef1c70 <e25889#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef29d0 <e25892#> {c47} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edfef31f0 <e25900#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef35f0 <e25903#> {c49} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef3a50 <e25906#> {c50} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef3eb0 <e25909#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef42b0 <e25912#> {c52} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef46b0 <e25915#> {c53} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef53f0 <e25918#> {c58} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef6570 <e25926#> {c59} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef7690 <e25934#> {c60} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef87b0 <e25942#> {c62} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edfefa4d0 <e25997#> {c64} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefab50 <e26005#> {c64} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefd530 <e26107#> {c67} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefdc30 <e26115#> {c67} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff00840 <e26217#> {c70} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff026f0 <e26272#> {c72} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555ee01ecd40 <e26298#> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555edff045a0 <e26326#> {c74} @dt=this@(nw26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x555ee01ed550 <e26352#> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x555edff064e0 <e26380#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff076c0 <e26388#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff08870 <e26396#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff09a50 <e26404#> {c80} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0ac30 <e26412#> {c81} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0bd80 <e26420#> {c82} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0ced0 <e26428#> {c83} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0e020 <e26436#> {c84} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0f170 <e26444#> {c85} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff102c0 <e26452#> {c86} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff114a0 <e26460#> {c87} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff126c0 <e26468#> {c90} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff12fa0 <e26476#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff13430 <e26479#> {c92} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff141c0 <e26482#> {c93} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff15370 <e26490#> {c94} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff16520 <e26498#> {c95} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff16e00 <e26506#> {c96} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff172c0 <e26509#> {c97} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff17750 <e26512#> {c98} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff17c90 <e26515#> {c99} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff18120 <e26518#> {c100} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff185b0 <e26521#> {c101} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff19320 <e26524#> {c104} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1a470 <e26532#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1b620 <e26540#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1c7d0 <e26548#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1d980 <e26556#> {c108} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1eb30 <e26564#> {c109} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1fce0 <e26572#> {c110} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff20e90 <e26580#> {c111} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff21fe0 <e26588#> {c112} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff23130 <e26596#> {c113} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff24280 <e26604#> {c114} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff25430 <e26612#> {c115} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff265e0 <e26620#> {c116} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff277c0 <e26628#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff289d0 <e26636#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff292c0 <e26644#> {c121} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2a050 <e26647#> {c122} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff2a930 <e26655#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2adc0 <e26658#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2b280 <e26661#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2b740 <e26664#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2bbd0 <e26667#> {c127} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2c090 <e26670#> {c128} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2c550 <e26673#> {c129} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2d320 <e26676#> {c132} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2e4d0 <e26684#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2f680 <e26692#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff30830 <e26700#> {c135} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff319e0 <e26708#> {c136} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff32bc0 <e26716#> {c137} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff33da0 <e26724#> {c138} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff346c0 <e26732#> {c142} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff34b80 <e26735#> {c143} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff35040 <e26738#> {c144} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff35500 <e26741#> {c145} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff36300 <e26744#> {c148} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff374b0 <e26752#> {c149} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff38660 <e26760#> {c150} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff39810 <e26768#> {c151} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3a9c0 <e26776#> {c152} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3bb70 <e26784#> {c153} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3c400 <e26792#> {c156} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3c830 <e26795#> {c157} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3ccc0 <e26798#> {c158} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3d150 <e26801#> {c159} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3d5e0 <e26804#> {c160} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3e370 <e26807#> {c161} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edff3f520 <e26815#> {c162} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edff3fe00 <e26823#> {c163} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01ee870 <e27011#> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x555ee01ef980 <e27177#> {c365} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
