// Seed: 2242217081
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  always @(posedge id_3 * 1 or id_3) begin
    id_0 = id_1;
  end
endmodule
