DESCRIPTION="128-core (1x2,2x1,4x1,8x1,16x1,32x1,64x1), ZL's COMA, 1GHz cores, 1xDDR3-1600"

simargs_base+=(-o MemoryType=ZLCOMA)
simargs_base+=(-o NumProcessors=1,1,2,4,8,16,32,64)
simargs_base+=(-o NumRootDirectories=1)

# DDR timings for DDR3-1600 and 1GHz cores are defaults in mgsim
simargs_base+=(-o L2CacheAssociativity=4 -o L2CacheNumSets=128)

