Analysis & Synthesis report for ServoControllerTest
Tue Feb 20 19:33:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: uart:on_chip_uart
 13. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit
 14. Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive
 15. Parameter Settings for User Entity Instance: PWM_Counter:cnt1
 16. Parameter Settings for User Entity Instance: Servo_Controller:SVC
 17. Parameter Settings for User Entity Instance: Servo_Controller:SVC|PWM_Gen:gen
 18. Parameter Settings for User Entity Instance: Servo_Controller:SVC|PWM_Counter:count
 19. Parameter Settings for User Entity Instance: Servo_Controller:SVC|Step_Controller:step
 20. Parameter Settings for User Entity Instance: PWM_Counter:cnt2
 21. Port Connectivity Checks: "PWM_Counter:cnt2"
 22. Port Connectivity Checks: "Servo_Controller:SVC|Step_Controller:step"
 23. Port Connectivity Checks: "Servo_Controller:SVC|PWM_Gen:gen"
 24. Port Connectivity Checks: "uart:on_chip_uart"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 20 19:33:48 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ServoControllerTest                             ;
; Top-level Entity Name              ; ServoControllerTest                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 258                                             ;
;     Total combinational functions  ; 239                                             ;
;     Dedicated logic registers      ; 179                                             ;
; Total registers                    ; 179                                             ;
; Total pins                         ; 105                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE22F17C6        ;                     ;
; Top-level entity name                                                      ; ServoControllerTest ; ServoControllerTest ;
; Family name                                                                ; Cyclone IV E        ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../Library/uart_transmitter.v    ; yes             ; User Verilog HDL File        ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_transmitter.v                  ;         ;
; ../Library/uart_receiver.v       ; yes             ; User Verilog HDL File        ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_receiver.v                     ;         ;
; ../Library/uart.v                ; yes             ; User Verilog HDL File        ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart.v                              ;         ;
; ServoControllerTest.v            ; yes             ; User Verilog HDL File        ; C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Servo Controller Test/ServoControllerTest.v ;         ;
; util.vh                          ; yes             ; Auto-Found Unspecified File  ; c:/users/cole/downloads/mars rover decal/fpga/library/util.vh                             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 258            ;
;                                             ;                ;
; Total combinational functions               ; 239            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 63             ;
;     -- 3 input functions                    ; 24             ;
;     -- <=2 input functions                  ; 152            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 108            ;
;     -- arithmetic mode                      ; 131            ;
;                                             ;                ;
; Total registers                             ; 179            ;
;     -- Dedicated logic registers            ; 179            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 105            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 178            ;
; Total fan-out                               ; 1369           ;
; Average fan-out                             ; 1.93           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; |ServoControllerTest                ; 239 (9)           ; 179 (0)      ; 0           ; 0            ; 0       ; 0         ; 105  ; 0            ; |ServoControllerTest                                               ; work         ;
;    |PWM_Counter:cnt1|               ; 66 (66)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|PWM_Counter:cnt1                              ; work         ;
;    |Servo_Controller:SVC|           ; 104 (0)           ; 79 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|Servo_Controller:SVC                          ; work         ;
;       |PWM_Counter:count|           ; 52 (52)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|Servo_Controller:SVC|PWM_Counter:count        ; work         ;
;       |PWM_Gen:gen|                 ; 15 (15)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|Servo_Controller:SVC|PWM_Gen:gen              ; work         ;
;       |Step_Controller:step|        ; 37 (37)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|Servo_Controller:SVC|Step_Controller:step     ; work         ;
;    |uart:on_chip_uart|              ; 60 (1)            ; 46 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|uart:on_chip_uart                             ; work         ;
;       |uart_receiver:uareceive|     ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|uart:on_chip_uart|uart_receiver:uareceive     ; work         ;
;       |uart_transmitter:uatransmit| ; 32 (32)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ServoControllerTest|uart:on_chip_uart|uart_transmitter:uatransmit ; work         ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+-----------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                 ;
+-----------------------------------------------------------+--------------------------------------------------------------------+
; Servo_Controller:SVC|output_value_reg[1..7]               ; Stuck at GND due to stuck port data_in                             ;
; uart:on_chip_uart|uart_transmitter:uatransmit|tx_shift[0] ; Stuck at GND due to stuck port data_in                             ;
; uart:on_chip_uart|uart_receiver:uareceive|has_byte        ; Stuck at VCC due to stuck port data_in                             ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[0]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[0]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[1]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[1]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[2]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[2]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[3]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[3]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[4]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[4]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[5]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[5]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[6]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[6]   ;
; Servo_Controller:SVC|PWM_Gen:gen|DUTY_count[7]            ; Merged with Servo_Controller:SVC|PWM_Counter:count|DUTY_count[7]   ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[0]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[0]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[1]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[1]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[2]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[2]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[3]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[3]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[4]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[4]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[5]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[5]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[6]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[6]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[7]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[7]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[8]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[8]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[9]           ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[9]  ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[10]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[10] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[11]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[11] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[12]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[12] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[13]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[13] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[14]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[14] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[15]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[15] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[16]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[16] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[17]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[17] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[18]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[18] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[19]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[19] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[20]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[20] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[21]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[21] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[22]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[22] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[23]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[23] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[24]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[24] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[25]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[25] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[26]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[26] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[27]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[27] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[28]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[28] ;
; Servo_Controller:SVC|PWM_Gen:gen|clk_counter[29]          ; Merged with Servo_Controller:SVC|PWM_Counter:count|clk_counter[29] ;
; Total Number of Removed Registers = 47                    ;                                                                    ;
+-----------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 140   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; uart:on_chip_uart|uart_transmitter:uatransmit|bit_out ; 1       ;
; Total number of inverted registers = 1                ;         ;
+-------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ServoControllerTest|Servo_Controller:SVC|PWM_Counter:count|counter[7]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ServoControllerTest|PWM_Counter:cnt1|counter[4]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ServoControllerTest|uart:on_chip_uart|uart_transmitter:uatransmit|bit_counter[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ServoControllerTest|uart:on_chip_uart|uart_receiver:uareceive|bit_counter[2]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                     ;
; BAUD_RATE      ; 9600     ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_transmitter:uatransmit ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                 ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:on_chip_uart|uart_receiver:uareceive ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                             ;
; BAUD_RATE      ; 9600     ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_Counter:cnt1 ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                     ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                     ;
; PWM_PERIOD       ; 10000 ; Signed Integer                     ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                     ;
; SAMPLE_PERIOD    ; 10000 ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo_Controller:SVC ;
+------------------+---------+--------------------------------------+
; Parameter Name   ; Value   ; Type                                 ;
+------------------+---------+--------------------------------------+
; NUM_BITS         ; 8       ; Signed Integer                       ;
; PWM_PERIOD       ; 1000    ; Signed Integer                       ;
; PWM_COUNT_PERIOD ; 1000    ; Signed Integer                       ;
; DUTY_MAX         ; 255     ; Signed Integer                       ;
; DUTY_MAX_BITS    ; 8       ; Signed Integer                       ;
; STEP_TIME        ; 2500000 ; Signed Integer                       ;
+------------------+---------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo_Controller:SVC|PWM_Gen:gen ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                                     ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                                     ;
; PWM_PERIOD       ; 1000  ; Signed Integer                                     ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo_Controller:SVC|PWM_Counter:count ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                                           ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                                           ;
; PWM_PERIOD       ; 1000  ; Signed Integer                                           ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                                           ;
; SAMPLE_PERIOD    ; 10000 ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo_Controller:SVC|Step_Controller:step ;
+------------------+---------+-----------------------------------------------------------+
; Parameter Name   ; Value   ; Type                                                      ;
+------------------+---------+-----------------------------------------------------------+
; NUM_BITS         ; 8       ; Signed Integer                                            ;
; STEP_TIME        ; 2500000 ; Signed Integer                                            ;
; CLK_COUNTER_SIZE ; 22      ; Signed Integer                                            ;
+------------------+---------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_Counter:cnt2 ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; DUTY_MAX         ; 255   ; Signed Integer                     ;
; DUTY_MAX_BITS    ; 8     ; Signed Integer                     ;
; PWM_PERIOD       ; 5     ; Signed Integer                     ;
; CLK_COUNTER_SIZE ; 30    ; Signed Integer                     ;
; SAMPLE_PERIOD    ; 10000 ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PWM_Counter:cnt2"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pwm_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo_Controller:SVC|Step_Controller:step"                                                                                              ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; output_value ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "output_value[7..1]" have no fanouts ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo_Controller:SVC|PWM_Gen:gen"                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DUTY_NUM ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "DUTY_NUM[7..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:on_chip_uart"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 20 19:33:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ServoControllerTest -c ServoControllerTest
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver
Warning (10335): Unrecognized synthesis attribute "iob" at ../Library/uart.v(26)
Warning (10275): Verilog HDL Module Instantiation warning at uart.v(225): ignored dangling comma in List of Port Connections
Info (12021): Found 6 design units, including 6 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart.v
    Info (12023): Found entity 1: uart
    Info (12023): Found entity 2: PWM_Gen
    Info (12023): Found entity 3: PWM_Counter
    Info (12023): Found entity 4: PWM_Counter2
    Info (12023): Found entity 5: Step_Controller
    Info (12023): Found entity 6: Servo_Controller
Info (12021): Found 1 design units, including 1 entities, in source file servocontrollertest.v
    Info (12023): Found entity 1: ServoControllerTest
Warning (10236): Verilog HDL Implicit Net warning at uart.v(202): created implicit net for "output_value"
Warning (10236): Verilog HDL Implicit Net warning at ServoControllerTest.v(51): created implicit net for "FPGA_SERIAL_RX"
Warning (10236): Verilog HDL Implicit Net warning at ServoControllerTest.v(68): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at ServoControllerTest.v(76): created implicit net for "FPGA_SERIAL_TX"
Info (12127): Elaborating entity "ServoControllerTest" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ServoControllerTest.v(88): truncated value with size 8 to match size of target (6)
Warning (10034): Output port "I2C_SCLK" at ServoControllerTest.v(21) has no driver
Info (12128): Elaborating entity "uart" for hierarchy "uart:on_chip_uart"
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart:on_chip_uart|uart_transmitter:uatransmit"
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart:on_chip_uart|uart_receiver:uareceive"
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "PWM_Counter" for hierarchy "PWM_Counter:cnt1"
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Servo_Controller" for hierarchy "Servo_Controller:SVC"
Info (12128): Elaborating entity "PWM_Gen" for hierarchy "Servo_Controller:SVC|PWM_Gen:gen"
Warning (10230): Verilog HDL assignment warning at uart.v(79): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart.v(82): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "PWM_Counter" for hierarchy "Servo_Controller:SVC|PWM_Counter:count"
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Step_Controller" for hierarchy "Servo_Controller:SVC|Step_Controller:step"
Warning (10036): Verilog HDL or VHDL warning at uart.v(160): object "compare" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart.v(169): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at uart.v(170): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "PWM_Counter" for hierarchy "PWM_Counter:cnt2"
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (8)
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIOH0[5]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIOH0[1]" has no driver
    Warning (13040): Bidir "GPIOH0[3]" has no driver
    Warning (13040): Bidir "GPIOH0[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "GPIOH0[2]" has no driver
    Warning (13040): Bidir "GPIOH0[4]" has no driver
    Warning (13040): Bidir "GPIOH0[6]" has no driver
    Warning (13040): Bidir "GPIOH0[8]" has no driver
    Warning (13040): Bidir "GPIOH0[9]" has no driver
    Warning (13040): Bidir "GPIOH0[10]" has no driver
    Warning (13040): Bidir "GPIOH0[11]" has no driver
    Warning (13040): Bidir "GPIOH0[12]" has no driver
    Warning (13040): Bidir "GPIOH0[13]" has no driver
    Warning (13040): Bidir "GPIOH0[14]" has no driver
    Warning (13040): Bidir "GPIOH0[15]" has no driver
    Warning (13040): Bidir "GPIOH0[16]" has no driver
    Warning (13040): Bidir "GPIOH0[17]" has no driver
    Warning (13040): Bidir "GPIOH0[18]" has no driver
    Warning (13040): Bidir "GPIOH0[19]" has no driver
    Warning (13040): Bidir "GPIOH0[20]" has no driver
    Warning (13040): Bidir "GPIOH0[21]" has no driver
    Warning (13040): Bidir "GPIOH0[22]" has no driver
    Warning (13040): Bidir "GPIOH0[23]" has no driver
    Warning (13040): Bidir "GPIOH0[24]" has no driver
    Warning (13040): Bidir "GPIOH0[25]" has no driver
    Warning (13040): Bidir "GPIOH0[26]" has no driver
    Warning (13040): Bidir "GPIOH0[27]" has no driver
    Warning (13040): Bidir "GPIOH0[28]" has no driver
    Warning (13040): Bidir "GPIOH0[29]" has no driver
    Warning (13040): Bidir "GPIOH0[30]" has no driver
    Warning (13040): Bidir "GPIOH0[31]" has no driver
    Warning (13040): Bidir "GPIOH0[32]" has no driver
    Warning (13040): Bidir "GPIOH0[33]" has no driver
    Warning (13040): Bidir "GPIOH1[0]" has no driver
    Warning (13040): Bidir "GPIOH1[1]" has no driver
    Warning (13040): Bidir "GPIOH1[2]" has no driver
    Warning (13040): Bidir "GPIOH1[3]" has no driver
    Warning (13040): Bidir "GPIOH1[4]" has no driver
    Warning (13040): Bidir "GPIOH1[5]" has no driver
    Warning (13040): Bidir "GPIOH1[6]" has no driver
    Warning (13040): Bidir "GPIOH1[7]" has no driver
    Warning (13040): Bidir "GPIOH1[8]" has no driver
    Warning (13040): Bidir "GPIOH1[9]" has no driver
    Warning (13040): Bidir "GPIOH1[10]" has no driver
    Warning (13040): Bidir "GPIOH1[11]" has no driver
    Warning (13040): Bidir "GPIOH1[12]" has no driver
    Warning (13040): Bidir "GPIOH1[13]" has no driver
    Warning (13040): Bidir "GPIOH1[14]" has no driver
    Warning (13040): Bidir "GPIOH1[15]" has no driver
    Warning (13040): Bidir "GPIOH1[16]" has no driver
    Warning (13040): Bidir "GPIOH1[17]" has no driver
    Warning (13040): Bidir "GPIOH1[18]" has no driver
    Warning (13040): Bidir "GPIOH1[19]" has no driver
    Warning (13040): Bidir "GPIOH1[20]" has no driver
    Warning (13040): Bidir "GPIOH1[21]" has no driver
    Warning (13040): Bidir "GPIOH1[22]" has no driver
    Warning (13040): Bidir "GPIOH1[23]" has no driver
    Warning (13040): Bidir "GPIOH1[24]" has no driver
    Warning (13040): Bidir "GPIOH1[25]" has no driver
    Warning (13040): Bidir "GPIOH1[26]" has no driver
    Warning (13040): Bidir "GPIOH1[27]" has no driver
    Warning (13040): Bidir "GPIOH1[28]" has no driver
    Warning (13040): Bidir "GPIOH1[29]" has no driver
    Warning (13040): Bidir "GPIOH1[30]" has no driver
    Warning (13040): Bidir "GPIOH1[31]" has no driver
    Warning (13040): Bidir "GPIOH1[32]" has no driver
    Warning (13040): Bidir "GPIOH1[33]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIOH0[0]~synth"
    Warning (13010): Node "GPIOH0[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
Warning (18029): Output pin "LED[7]" driven by bidirectional pin "GPIOH0[3]" cannot be tri-stated
Warning (18029): Output pin "LED[6]" driven by bidirectional pin "GPIOH0[7]" cannot be tri-stated
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIOH0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIOH0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIOH1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIOH1_IN[1]"
Info (21057): Implemented 363 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 82 bidirectional pins
    Info (21061): Implemented 258 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Tue Feb 20 19:33:49 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


