

================================================================
== Vivado HLS Report for 'leading_ones_log2'
================================================================
* Date:           Thu Apr  8 05:50:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.033 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_V)" [Multiplexor/leading_ones_log2.cpp:15]   --->   Operation 3 'read' 'din_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.47ns)   --->   "%flag = icmp ne i32 %din_V_read, 0" [Multiplexor/leading_ones_log2.cpp:17]   --->   Operation 4 'icmp' 'flag' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %din_V_read, i32 16, i32 31)" [Multiplexor/leading_ones_log2.cpp:23]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1355 = trunc i32 %din_V_read to i16" [Multiplexor/leading_ones_log2.cpp:23]   --->   Operation 6 'trunc' 'trunc_ln1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.42ns)   --->   "%icmp_ln883 = icmp eq i16 %trunc_ln, 0" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 7 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%select_ln25 = select i1 %icmp_ln883, i16 %trunc_ln1355, i16 %trunc_ln" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 8 'select' 'select_ln25' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %select_ln25 to i8" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 9 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln25, i32 8, i32 15)" [Multiplexor/leading_ones_log2.cpp:22]   --->   Operation 10 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln883_1 = icmp eq i8 %trunc_ln2, 0" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 11 'icmp' 'icmp_ln883_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.24ns)   --->   "%select_ln25_2 = select i1 %icmp_ln883_1, i8 %trunc_ln25, i8 %trunc_ln2" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 12 'select' 'select_ln25_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i8 %select_ln25_2 to i4" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 13 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln25_2, i32 4, i32 7)" [Multiplexor/leading_ones_log2.cpp:22]   --->   Operation 14 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%select_ln25_1 = select i1 %icmp_ln883, i5 0, i5 -16" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 15 'select' 'select_ln25_1' <Predicate = (icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%select_ln26 = select i1 %icmp_ln883, i5 8, i5 -8" [Multiplexor/leading_ones_log2.cpp:26]   --->   Operation 16 'select' 'select_ln26' <Predicate = (!icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %icmp_ln883_1, i5 %select_ln25_1, i5 %select_ln26" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 17 'select' 'select_ln25_3' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln883_2 = icmp eq i4 %trunc_ln1503_1, 0" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 18 'icmp' 'icmp_ln883_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln25_4 = select i1 %icmp_ln883_2, i4 %trunc_ln25_1, i4 %trunc_ln1503_1" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 19 'select' 'select_ln25_4' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%or_ln25 = or i5 %select_ln25_3, 4" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 20 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln25_5 = select i1 %icmp_ln883_2, i5 %select_ln25_3, i5 %or_ln25" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 21 'select' 'select_ln25_5' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln25_4, i32 2, i32 3)" [Multiplexor/leading_ones_log2.cpp:22]   --->   Operation 22 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln883_3 = icmp eq i2 %trunc_ln1503_2, 0" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 23 'icmp' 'icmp_ln883_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_6)   --->   "%or_ln25_1 = or i5 %select_ln25_5, 2" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 24 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln25_6 = select i1 %icmp_ln883_3, i5 %select_ln25_5, i5 %or_ln25_1" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 25 'select' 'select_ln25_6' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln25_4, i32 1)" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln25_4, i32 3)" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 27 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%select_ln25_7 = select i1 %icmp_ln883_3, i1 %tmp, i1 %tmp_1" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 28 'select' 'select_ln25_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%trunc_ln25_2 = trunc i5 %select_ln25_6 to i1" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 29 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln25_2 = or i1 %trunc_ln25_2, %select_ln25_7" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 30 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln25_6, i32 1, i32 4)" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_2, i1 %or_ln25_2)" [Multiplexor/leading_ones_log2.cpp:25]   --->   Operation 32 'bitconcatenate' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i5 } undef, i1 %flag, 0" [Multiplexor/leading_ones_log2.cpp:33]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i5 } %mrv, i5 %ssdm_int_V_write_ass, 1" [Multiplexor/leading_ones_log2.cpp:33]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret { i1, i5 } %mrv_1" [Multiplexor/leading_ones_log2.cpp:33]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.03ns
The critical path consists of the following:
	wire read on port 'din_V' (Multiplexor/leading_ones_log2.cpp:15) [2]  (0 ns)
	'icmp' operation ('icmp_ln883', Multiplexor/leading_ones_log2.cpp:25) [6]  (2.43 ns)
	'select' operation ('select_ln25', Multiplexor/leading_ones_log2.cpp:25) [7]  (0.805 ns)
	'icmp' operation ('icmp_ln883_1', Multiplexor/leading_ones_log2.cpp:25) [11]  (1.55 ns)
	'select' operation ('select_ln25_2', Multiplexor/leading_ones_log2.cpp:25) [13]  (1.25 ns)

 <State 2>: 5.49ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln883_2', Multiplexor/leading_ones_log2.cpp:25) [17]  (1.3 ns)
	'select' operation ('select_ln25_4', Multiplexor/leading_ones_log2.cpp:25) [18]  (1.02 ns)
	'icmp' operation ('icmp_ln883_3', Multiplexor/leading_ones_log2.cpp:25) [22]  (0.959 ns)
	'select' operation ('select_ln25_6', Multiplexor/leading_ones_log2.cpp:25) [24]  (1.22 ns)
	'or' operation ('or_ln25_2', Multiplexor/leading_ones_log2.cpp:25) [29]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
