Classic Timing Analyzer report for Problem2_17201066
Sun Nov 07 19:55:31 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.599 ns                                       ; D[3]      ; W[3]~reg0 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.133 ns                                       ; W[0]~reg0 ; W[0]      ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.624 ns                                      ; load      ; W[4]~reg0 ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[4]~reg0 ; W[0]~reg0 ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[4]~reg0 ; W[0]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[3]~reg0 ; W[4]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[2]~reg0 ; W[3]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[1]~reg0 ; W[2]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; W[0]~reg0 ; W[1]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.417 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 3.599 ns   ; D[3] ; W[3]~reg0 ; Clk      ;
; N/A   ; None         ; 3.512 ns   ; D[1] ; W[1]~reg0 ; Clk      ;
; N/A   ; None         ; 3.267 ns   ; D[0] ; W[0]~reg0 ; Clk      ;
; N/A   ; None         ; 3.182 ns   ; D[4] ; W[4]~reg0 ; Clk      ;
; N/A   ; None         ; 3.153 ns   ; load ; W[1]~reg0 ; Clk      ;
; N/A   ; None         ; 3.121 ns   ; D[2] ; W[2]~reg0 ; Clk      ;
; N/A   ; None         ; 3.027 ns   ; load ; W[0]~reg0 ; Clk      ;
; N/A   ; None         ; 2.873 ns   ; load ; W[3]~reg0 ; Clk      ;
; N/A   ; None         ; 2.870 ns   ; load ; W[2]~reg0 ; Clk      ;
; N/A   ; None         ; 2.863 ns   ; load ; W[4]~reg0 ; Clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.133 ns   ; W[0]~reg0 ; W[0] ; Clk        ;
; N/A   ; None         ; 6.855 ns   ; W[2]~reg0 ; W[2] ; Clk        ;
; N/A   ; None         ; 5.333 ns   ; W[3]~reg0 ; W[3] ; Clk        ;
; N/A   ; None         ; 5.317 ns   ; W[4]~reg0 ; W[4] ; Clk        ;
; N/A   ; None         ; 5.146 ns   ; W[1]~reg0 ; W[1] ; Clk        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -2.624 ns ; load ; W[4]~reg0 ; Clk      ;
; N/A           ; None        ; -2.631 ns ; load ; W[2]~reg0 ; Clk      ;
; N/A           ; None        ; -2.634 ns ; load ; W[3]~reg0 ; Clk      ;
; N/A           ; None        ; -2.788 ns ; load ; W[0]~reg0 ; Clk      ;
; N/A           ; None        ; -2.882 ns ; D[2] ; W[2]~reg0 ; Clk      ;
; N/A           ; None        ; -2.914 ns ; load ; W[1]~reg0 ; Clk      ;
; N/A           ; None        ; -2.943 ns ; D[4] ; W[4]~reg0 ; Clk      ;
; N/A           ; None        ; -3.028 ns ; D[0] ; W[0]~reg0 ; Clk      ;
; N/A           ; None        ; -3.273 ns ; D[1] ; W[1]~reg0 ; Clk      ;
; N/A           ; None        ; -3.360 ns ; D[3] ; W[3]~reg0 ; Clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Nov 07 19:55:30 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Problem2_17201066 -c Problem2_17201066 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 500.0 MHz between source register "W[4]~reg0" and destination register "W[0]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.429 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W[4]~reg0'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X19_Y25_N0; Fanout = 1; COMB Node = 'W~60'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.429 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W[0]~reg0'
            Info: Total cell delay = 0.208 ns ( 48.48 % )
            Info: Total interconnect delay = 0.221 ns ( 51.52 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W[4]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "W[3]~reg0" (data pin = "D[3]", clock pin = "Clk") is 3.599 ns
    Info: + Longest pin to register delay is 5.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 1; PIN Node = 'D[3]'
        Info: 2: + IC(4.625 ns) + CELL(0.378 ns) = 5.830 ns; Loc. = LCCOMB_X19_Y25_N30; Fanout = 1; COMB Node = 'W~63'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.985 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 2; REG Node = 'W[3]~reg0'
        Info: Total cell delay = 1.360 ns ( 22.72 % )
        Info: Total interconnect delay = 4.625 ns ( 77.28 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 2; REG Node = 'W[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
Info: tco from clock "Clk" to destination pin "W[0]" through register "W[0]~reg0" is 7.133 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.563 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W[0]~reg0'
        Info: 2: + IC(2.611 ns) + CELL(1.952 ns) = 4.563 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'W[0]'
        Info: Total cell delay = 1.952 ns ( 42.78 % )
        Info: Total interconnect delay = 2.611 ns ( 57.22 % )
Info: th for register "W[4]~reg0" (data pin = "load", clock pin = "Clk") is -2.624 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W[4]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 5; PIN Node = 'load'
        Info: 2: + IC(4.178 ns) + CELL(0.154 ns) = 5.094 ns; Loc. = LCCOMB_X19_Y25_N16; Fanout = 1; COMB Node = 'W~64'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.249 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W[4]~reg0'
        Info: Total cell delay = 1.071 ns ( 20.40 % )
        Info: Total interconnect delay = 4.178 ns ( 79.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sun Nov 07 19:55:31 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


