

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">spi_dma_sam3.c</div>  </div>
</div>
<div class="contents">
<a href="spi__dma__sam3_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cfg__spi__dma_8h.html" title="Configuration file for spi dma module.">cfg/cfg_spi_dma.h</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="hw__spi__dma_8h.html" title="SPI DMA driver hardware-specific definitions.">hw/hw_spi_dma.h</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="io_2kfile_8h.html">io/kfile.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;<a class="code" href="fifobuf_8h.html">struct/fifobuf.h</a>&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &lt;<a class="code" href="kfile__fifo_8h.html" title="KFile interface over a FIFO buffer.">struct/kfile_fifo.h</a>&gt;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;<a class="code" href="timer_8h.html">drv/timer.h</a>&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;<a class="code" href="spi__dma_8h.html" title="SPI driver with DMA.">drv/spi_dma.h</a>&gt;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="preprocessor">#include &lt;<a class="code" href="attr_8h.html" title="CPU-specific attributes.">cpu/attr.h</a>&gt;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="preprocessor">#include &lt;string.h&gt;</span> <span class="comment">/* memset */</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="spi__dma__sam3_8c.html#aca5132831081f7ef3da5520f61de7190">00058</a> <span class="keywordtype">void</span> <a class="code" href="spi__dma__at91_8c.html#aca5132831081f7ef3da5520f61de7190" title="Set the clock rate for SPI bus.">spi_dma_setclock</a>(uint32_t rate)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> &amp;= ~<a class="code" href="at91__spi_8h.html#a5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>;
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>((uint8_t)<a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate));
<a name="l00063"></a>00063     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> |= <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate) &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>;
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 <span class="keyword">static</span> <span class="keywordtype">int</span> spi_dma_flush(UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structKFile.html" title="Context data for callback functions which operate on pseudo files.">KFile</a> *, fd))
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="comment">/* Wait for DMA to finish */</span>
<a name="l00070"></a>00070     <span class="keywordflow">while</span> (!(<a class="code" href="sam3__spi_8h.html#a2461be1ade1e6f4c9332082078af0447" title="SPI Status Register Read-only Reset=0x000000F0.">SPI0_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#acd8fc892c61ebf85184a5c94b6019c5c" title="TX buffer empty.">SPI_TXBUFE</a>)))
<a name="l00071"></a>00071         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <span class="comment">/* Wait until last bit has been shifted out */</span>
<a name="l00074"></a>00074     <span class="keywordflow">while</span> (!(<a class="code" href="sam3__spi_8h.html#a2461be1ade1e6f4c9332082078af0447" title="SPI Status Register Read-only Reset=0x000000F0.">SPI0_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a" title="Transmission register empty.">SPI_TXEMPTY</a>)))
<a name="l00075"></a>00075         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="keywordflow">return</span> 0;
<a name="l00078"></a>00078 }
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="keyword">static</span> <span class="keywordtype">size_t</span> spi_dma_write(<span class="keyword">struct</span> <a class="code" href="structKFile.html" title="Context data for callback functions which operate on pseudo files.">KFile</a> *fd, <span class="keyword">const</span> <span class="keywordtype">void</span> *_buf, <span class="keywordtype">size_t</span> size)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     SPI0_PTCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#a1c7916c7631f1870c0887d6cf1640692" title="Transmitter Transfer Disable.">PDC_PTCR_TXTDIS</a>);
<a name="l00083"></a>00083     SPI0_TPR = (reg32_t)_buf;
<a name="l00084"></a>00084     SPI0_TCR = size;
<a name="l00085"></a>00085     SPI0_PTCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#ae3108f189843f462dbd619deeb82a83e" title="Transmitter Transfer Enable.">PDC_PTSR_TXTEN</a>);
<a name="l00086"></a>00086     spi_dma_flush(fd);
<a name="l00087"></a>00087     <span class="keywordflow">return</span> size;
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="comment">/*</span>
<a name="l00092"></a>00092 <span class="comment"> * Dummy buffer used to transmit 0xff chars while receiving data.</span>
<a name="l00093"></a>00093 <span class="comment"> * This buffer is completetly constant and the compiler should allocate it</span>
<a name="l00094"></a>00094 <span class="comment"> * in flash memory.</span>
<a name="l00095"></a>00095 <span class="comment"> */</span>
<a name="l00096"></a>00096 <span class="keyword">static</span> <span class="keyword">const</span> uint8_t tx_dummy_buf[<a class="code" href="cfg__spi__dma_8h.html#adeaf9c4d02a0b5e7c26d3427c0b22cdd" title="Max size received for each DMA transfer [bytes].">CONFIG_SPI_DMA_MAX_RX</a>] = { [0 ... (<a class="code" href="cfg__spi__dma_8h.html#adeaf9c4d02a0b5e7c26d3427c0b22cdd" title="Max size received for each DMA transfer [bytes].">CONFIG_SPI_DMA_MAX_RX</a> - 1)] = 0xFF };
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="keyword">static</span> <span class="keywordtype">size_t</span> spi_dma_read(UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structKFile.html" title="Context data for callback functions which operate on pseudo files.">KFile</a> *, fd), <span class="keywordtype">void</span> *_buf, <span class="keywordtype">size_t</span> size)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="keywordtype">size_t</span> count, total_rx = 0;
<a name="l00101"></a>00101     uint8_t *buf = (uint8_t *)_buf;
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <span class="keywordflow">while</span> (size)
<a name="l00104"></a>00104     {
<a name="l00105"></a>00105         count = MIN(size, (<span class="keywordtype">size_t</span>)<a class="code" href="cfg__spi__dma_8h.html#adeaf9c4d02a0b5e7c26d3427c0b22cdd" title="Max size received for each DMA transfer [bytes].">CONFIG_SPI_DMA_MAX_RX</a>);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         SPI0_PTCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#a1c7916c7631f1870c0887d6cf1640692" title="Transmitter Transfer Disable.">PDC_PTCR_TXTDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#a01a76598122214f6b73d4268c2f13baf" title="Receiver Transfer Disable.">PDC_PTCR_RXTDIS</a>);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109         SPI0_RPR = (reg32_t)buf;
<a name="l00110"></a>00110         SPI0_RCR = count;
<a name="l00111"></a>00111         SPI0_TPR = (reg32_t)tx_dummy_buf;
<a name="l00112"></a>00112         SPI0_TCR = count;
<a name="l00113"></a>00113 
<a name="l00114"></a>00114         <span class="comment">/* Avoid reading the previous sent char */</span>
<a name="l00115"></a>00115         *buf = <a class="code" href="sam3__spi_8h.html#a17ca665865f69ca3690aa2e71a18fbd9" title="SPI Receive Data Register Read-only Reset=0x0.">SPI0_RDR</a>;
<a name="l00116"></a>00116 
<a name="l00117"></a>00117         <span class="comment">/* Start transfer */</span>
<a name="l00118"></a>00118         SPI0_PTCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#ac287c1fa7fcf46b6d55df2f991c2c549" title="Receiver Transfer Enable.">PDC_PTCR_RXTEN</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#afad9714f6bdad780be8344afb4ea2fbd" title="Transmitter Transfer Enable.">PDC_PTCR_TXTEN</a>);
<a name="l00119"></a>00119 
<a name="l00120"></a>00120         <span class="comment">/* wait for transfer to finish */</span>
<a name="l00121"></a>00121         <span class="keywordflow">while</span> (!(<a class="code" href="sam3__spi_8h.html#a2461be1ade1e6f4c9332082078af0447" title="SPI Status Register Read-only Reset=0x000000F0.">SPI0_SR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#abde28d7b97a355ea7f1e72a273f1b19f" title="End of RX buffer.">SPI_ENDRX</a>)))
<a name="l00122"></a>00122             <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00123"></a>00123 
<a name="l00124"></a>00124         size -= count;
<a name="l00125"></a>00125         total_rx += count;
<a name="l00126"></a>00126         buf += count;
<a name="l00127"></a>00127     }
<a name="l00128"></a>00128     SPI0_PTCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#a01a76598122214f6b73d4268c2f13baf" title="Receiver Transfer Disable.">PDC_PTCR_RXTDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__pdc_8h.html#a1c7916c7631f1870c0887d6cf1640692" title="Transmitter Transfer Disable.">PDC_PTCR_TXTDIS</a>);
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <span class="keywordflow">return</span> total_rx;
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="preprocessor">#define SPI_DMA_IRQ_PRIORITY 4</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="spi__dma__sam3_8c.html#ad72d309195f90f47c463c1042d1c798f">00135</a> <span class="keywordtype">void</span> <a class="code" href="spi__dma__at91_8c.html#ad72d309195f90f47c463c1042d1c798f" title="Init DMA SPI driver.">spi_dma_init</a>(SpiDma *spi)
<a name="l00136"></a>00136 {
<a name="l00137"></a>00137     <span class="comment">/* Disable PIO on SPI pins */</span>
<a name="l00138"></a>00138     <a class="code" href="sam3__pio_8h.html#a5f995a869c97e633de77b4a8576c7ab4" title="PIO disable register address.">PIOA_PDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#aa2b8526851d1264c435fe955294a5a45" title="U(S)ART I/O pins.">SPI0_SPCK</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#a16ce69be83444ff939653090fb7fa151" title="U(S)ART I/O pins.">SPI0_MOSI</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3_8h.html#aabba8137ea69a9180bedb49e83873988" title="U(S)ART I/O pins.">SPI0_MISO</a>);
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <span class="comment">/* Reset device */</span>
<a name="l00141"></a>00141     <a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c" title="Single SPI Register Addresses.">SPI0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#ab67d8fc9dba20b5f7c43feb5df7e658d" title="Software reset.">SPI_SWRST</a>);
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     <span class="comment">/*</span>
<a name="l00144"></a>00144 <span class="comment">     * Set SPI to master mode, fixed peripheral select, chip select directly connected to a peripheral device,</span>
<a name="l00145"></a>00145 <span class="comment">     * SPI clock set to MCK, mode fault detection disabled, loopback disable, NPCS0 active, Delay between CS = 0</span>
<a name="l00146"></a>00146 <span class="comment">     */</span>
<a name="l00147"></a>00147     <a class="code" href="sam3__spi_8h.html#a998a552558ff599584f0f8cda39d00d9" title="SPI Mode Register Read/Write Reset=0x0.">SPI0_MR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>);
<a name="l00148"></a>00148 
<a name="l00149"></a>00149     <span class="comment">/*</span>
<a name="l00150"></a>00150 <span class="comment">     * Set SPI mode.</span>
<a name="l00151"></a>00151 <span class="comment">     * At reset clock division factor is set to 0, that is</span>
<a name="l00152"></a>00152 <span class="comment">     * *forbidden*. Set SPI clock to minimum to keep it valid.</span>
<a name="l00153"></a>00153 <span class="comment">     */</span>
<a name="l00154"></a>00154     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <span class="comment">/* Disable all irqs */</span>
<a name="l00157"></a>00157     <a class="code" href="sam3__spi_8h.html#a279e5df465359d473c9404fdd450c4a4" title="SPI Interrupt Disable Register Write-only.">SPI0_IDR</a> = 0xFFFFFFFF;
<a name="l00158"></a>00158     <span class="comment">/* Enable SPI clock. */</span>
<a name="l00159"></a>00159     <a class="code" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(SPI0_ID);
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <span class="comment">/* Enable SPI */</span>
<a name="l00162"></a>00162     <a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c" title="Single SPI Register Addresses.">SPI0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a871bf672ae2d310ce3376b87dc73f341" title="SPI enable.">SPI_SPIEN</a>);
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <a class="code" href="group__debug.html#ga5ae59b9945c3ef623af1719976ef3a1f" title="This macro can be used to conditionally exclude one or more statements conditioned on _DEBUG...">DB</a>(spi-&gt;fd._type = KFT_SPIDMA);
<a name="l00165"></a>00165     spi-&gt;fd.write = spi_dma_write;
<a name="l00166"></a>00166     spi-&gt;fd.read = spi_dma_read;
<a name="l00167"></a>00167     spi-&gt;fd.flush = spi_dma_flush;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     SPI_DMA_STROBE_INIT();
<a name="l00170"></a>00170 }
</pre></div></div>
</div>


