// Seed: 3387118168
module module_0 #(
    parameter id_6 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  static logic [id_6 : 1] id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd44,
    parameter id_16 = 32'd26,
    parameter id_18 = 32'd22
) (
    input tri id_0
    , id_11,
    input supply1 id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input wire id_8,
    output tri1 id_9
);
  wire _id_12;
  wire id_13;
  tri0 id_14, id_15;
  assign id_15 = -1;
  assign id_14 = id_0;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13,
      id_15,
      id_11,
      id_16,
      id_15
  );
  wire [id_16 : 1] id_17;
  logic [1 : -1] _id_18 = id_8, id_19;
  wire [id_12  +  id_18 : -1] id_20;
  assign id_20 = !1;
  assign id_20 = id_20;
  parameter id_21 = id_16;
  parameter id_22 = id_21;
endmodule
