// Seed: 3738678458
module module_0 #(
    parameter id_6 = 32'd78,
    parameter id_7 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  defparam id_6.id_7 = id_6;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4
);
  assign id_3 = 1;
  wire id_6, id_7, id_8;
  wire id_9;
  tri0 id_10 = 1;
  assign id_0 = id_2;
endmodule
module module_3 (
    output uwire id_0,
    input  logic id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    output wand  id_5,
    output logic id_6
);
  always @(negedge id_3) begin
    id_6 <= (id_1);
  end
  assign id_0 = 1;
  module_2(
      id_0, id_2, id_3, id_0, id_3
  );
  wire id_8;
endmodule
