Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 23 21:07:13 2021
| Host         : 612-30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_control_sets_placed.rpt
| Design       : calculator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      7 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |            8 |
| Yes          | No                    | Yes                    |              48 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------+------------------+------------------+----------------+
|       Clock Signal       |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 |                                         |                  |                1 |              1 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/button_t2_out      |                  |                1 |              1 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/led_ca_i_1_n_0     |                  |                1 |              7 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/led_en[7]_i_1_n_0  | rst_IBUF         |                6 |             16 |
|  u_clk_div/inst/clk_out1 |                                         | rst_IBUF         |                7 |             22 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/temp[31]_i_1_n_0   |                  |                6 |             32 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/cal_result[31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+


