#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun  8 10:27:59 2019
# Process ID: 5639
# Current directory: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3
# Command line: vivado Tiny_Yolo_v3.xpr
# Log file: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/vivado.log
# Journal file: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Tiny_Yolo_v3.xpr
INFO: [Project 1-313] Project file moved from '/home/xavier/MSc_Project/Tiny_Yolo_v3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'yolo_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
yolo_sys_auto_pc_0
yolo_sys_rst_ps7_0_100M_0
yolo_sys_axi_gpio_0_0
yolo_sys_ps7_0_axi_periph_0

INFO: [Project 1-230] Project 'Tiny_Yolo_v3.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 6448.898 ; gain = 118.559 ; free physical = 2681 ; free virtual = 14250
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <yolo_sys> from BD file </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6575.504 ; gain = 34.559 ; free physical = 2490 ; free virtual = 14131
upgrade_ip [get_ips  {yolo_sys_axi_gpio_0_0 yolo_sys_rst_ps7_0_100M_0 yolo_sys_ps7_0_axi_periph_0}] -log ip_upgrade.log
Upgrading '/home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded yolo_sys_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded yolo_sys_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded yolo_sys_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
Wrote  : </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd> 
INFO: [BD 41-2124] The block design file </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ui/bd_f66f0987.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {yolo_sys_axi_gpio_0_0 yolo_sys_rst_ps7_0_100M_0 yolo_sys_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/yolo_sys.bd> 
Wrote  : </home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ui/bd_f66f0987.ui> 
reset_run synth_1
reset_run yolo_sys_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'yolo_sys.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/synth/yolo_sys.v
VHDL Output written to : /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/sim/yolo_sys.v
VHDL Output written to : /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/hdl/yolo_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_auto_pc_0/yolo_sys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/hw_handoff/yolo_sys.hwh
Generated Block Design Tcl file /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/hw_handoff/yolo_sys_bd.tcl
Generated Hardware Definition File /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/synth/yolo_sys.hwdef
[Sat Jun  8 10:31:20 2019] Launched yolo_sys_processing_system7_0_0_synth_1, yolo_sys_axi_gpio_0_0_synth_1, yolo_sys_rst_ps7_0_100M_0_synth_1, yolo_sys_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
yolo_sys_processing_system7_0_0_synth_1: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/yolo_sys_processing_system7_0_0_synth_1/runme.log
yolo_sys_axi_gpio_0_0_synth_1: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/yolo_sys_axi_gpio_0_0_synth_1/runme.log
yolo_sys_rst_ps7_0_100M_0_synth_1: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/yolo_sys_rst_ps7_0_100M_0_synth_1/runme.log
yolo_sys_auto_pc_0_synth_1: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/yolo_sys_auto_pc_0_synth_1/runme.log
synth_1: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/synth_1/runme.log
[Sat Jun  8 10:31:20 2019] Launched impl_1...
Run output will be captured here: /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 6863.148 ; gain = 230.254 ; free physical = 2258 ; free virtual = 13967
file mkdir /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk
file copy -force /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper.sysdef /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk/yolo_sys_wrapper.hdf

launch_sdk -workspace /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk -hwspec /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk/yolo_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk -hwspec /home/xavier/MSc_Project/git_v/Tiny_YOLO_v3_ZYNQ/sw/Tiny_Yolo_v3/Tiny_Yolo_v3.sdk/yolo_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 10:56:52 2019...
