Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 10 10:21:33 2024
| Host         : 252e5dd47964 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file counter_10000_control_sets_placed.rpt
| Design       : counter_10000
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              75 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              39 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal          |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                  |                                       |                  |                2 |              2 |         1.00 |
|  U_fnd_controller/U_clk_div/CLK |                                       | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                  | U_counter_tick/min_reg[3]_i_1_n_0     | reset_IBUF       |                3 |              4 |         1.33 |
|  U_Btn_RunStop/r_clk_reg_n_0    |                                       | reset_IBUF       |                1 |              8 |         8.00 |
|  U_Btn_Clear/r_clk_reg_n_0      |                                       | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                  | U_counter_tick/counter_reg[9]_i_1_n_0 | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                  | U_control_unit/E[0]                   | reset_IBUF       |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                  |                                       | reset_IBUF       |               18 |             57 |         3.17 |
+---------------------------------+---------------------------------------+------------------+------------------+----------------+--------------+


