#place Mutex  mk(<..>)
#place Idle0 mk(<..>)
#place Wait0
#place Update0
#place Mess0
#place Ack0
#place Idle1 mk(<..>)
#place Wait1
#place Update1
#place Mess1
#place Ack1
#place Idle2 mk(<..>)
#place Wait2
#place Update2
#place Mess2
#place Ack2
#place Idle3 mk(<..>)
#place Wait3
#place Update3
#place Mess3
#place Ack3
#place Idle4 mk(<..>)
#place Wait4
#place Update4
#place Mess4
#place Ack4
#place Idle5 mk(<..>)
#place Wait5
#place Update5
#place Mess5
#place Ack5
#place Idle6 mk(<..>)
#place Wait6
#place Update6
#place Mess6
#place Ack6
#place Idle7 mk(<..>)
#place Wait7
#place Update7
#place Mess7
#place Ack7
#place Idle8 mk(<..>)
#place Wait8
#place Update8
#place Mess8
#place Ack8
#trans T1_0
in {Idle0:<..>;Mutex:<..>;}
out {Wait0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_0
in {Wait0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle0:<..>;Mutex:<..>;}
#endtr
#trans T3_0
in {Idle0:<..>;Mess0:<..>;}
out {Update0:<..>;}
#endtr
#trans T4_0
in {Update0:<..>;}
out {Idle0:<..>;Ack0:<..>;}
#endtr
#trans T1_1
in {Idle1:<..>;Mutex:<..>;}
out {Wait1:<..>;Mess0:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_1
in {Wait1:<..>;Ack0:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle1:<..>;Mutex:<..>;}
#endtr
#trans T3_1
in {Idle1:<..>;Mess1:<..>;}
out {Update1:<..>;}
#endtr
#trans T4_1
in {Update1:<..>;}
out {Idle1:<..>;Ack1:<..>;}
#endtr
#trans T1_2
in {Idle2:<..>;Mutex:<..>;}
out {Wait2:<..>;Mess0:<..>;Mess1:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_2
in {Wait2:<..>;Ack0:<..>;Ack1:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle2:<..>;Mutex:<..>;}
#endtr
#trans T3_2
in {Idle2:<..>;Mess2:<..>;}
out {Update2:<..>;}
#endtr
#trans T4_2
in {Update2:<..>;}
out {Idle2:<..>;Ack2:<..>;}
#endtr
#trans T1_3
in {Idle3:<..>;Mutex:<..>;}
out {Wait3:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_3
in {Wait3:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle3:<..>;Mutex:<..>;}
#endtr
#trans T3_3
in {Idle3:<..>;Mess3:<..>;}
out {Update3:<..>;}
#endtr
#trans T4_3
in {Update3:<..>;}
out {Idle3:<..>;Ack3:<..>;}
#endtr
#trans T1_4
in {Idle4:<..>;Mutex:<..>;}
out {Wait4:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_4
in {Wait4:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle4:<..>;Mutex:<..>;}
#endtr
#trans T3_4
in {Idle4:<..>;Mess4:<..>;}
out {Update4:<..>;}
#endtr
#trans T4_4
in {Update4:<..>;}
out {Idle4:<..>;Ack4:<..>;}
#endtr
#trans T1_5
in {Idle5:<..>;Mutex:<..>;}
out {Wait5:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess6:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_5
in {Wait5:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack6:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle5:<..>;Mutex:<..>;}
#endtr
#trans T3_5
in {Idle5:<..>;Mess5:<..>;}
out {Update5:<..>;}
#endtr
#trans T4_5
in {Update5:<..>;}
out {Idle5:<..>;Ack5:<..>;}
#endtr
#trans T1_6
in {Idle6:<..>;Mutex:<..>;}
out {Wait6:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess7:<..>;Mess8:<..>;}
#endtr
#trans T2_6
in {Wait6:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack7:<..>;Ack8:<..>;}
out {Idle6:<..>;Mutex:<..>;}
#endtr
#trans T3_6
in {Idle6:<..>;Mess6:<..>;}
out {Update6:<..>;}
#endtr
#trans T4_6
in {Update6:<..>;}
out {Idle6:<..>;Ack6:<..>;}
#endtr
#trans T1_7
in {Idle7:<..>;Mutex:<..>;}
out {Wait7:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess8:<..>;}
#endtr
#trans T2_7
in {Wait7:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack8:<..>;}
out {Idle7:<..>;Mutex:<..>;}
#endtr
#trans T3_7
in {Idle7:<..>;Mess7:<..>;}
out {Update7:<..>;}
#endtr
#trans T4_7
in {Update7:<..>;}
out {Idle7:<..>;Ack7:<..>;}
#endtr
#trans T1_8
in {Idle8:<..>;Mutex:<..>;}
out {Wait8:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;Mess5:<..>;Mess6:<..>;Mess7:<..>;}
#endtr
#trans T2_8
in {Wait8:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;Ack5:<..>;Ack6:<..>;Ack7:<..>;}
out {Idle8:<..>;Mutex:<..>;}
#endtr
#trans T3_8
in {Idle8:<..>;Mess8:<..>;}
out {Update8:<..>;}
#endtr
#trans T4_8
in {Update8:<..>;}
out {Idle8:<..>;Ack8:<..>;}
#endtr
