{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 22:27:51 2013 " "Info: Processing started: Thu Apr 18 22:27:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_jin " "Info: Detected ripple clock \"clock:inst\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clock:inst1\|clk_jin " "Info: Detected ripple clock \"clock:inst1\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst1\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:inst\|count\[2\] register clock:inst\|clk_jin 185.39 MHz 5.394 ns Internal " "Info: Clock \"clk\" has Internal fmax of 185.39 MHz between source register \"clock:inst\|count\[2\]\" and destination register \"clock:inst\|clk_jin\" (period= 5.394 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.165 ns + Longest register register " "Info: + Longest register to register delay is 5.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|count\[2\] 1 REG LC_X26_Y9_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y9_N7; Fanout = 12; REG Node = 'clock:inst\|count\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { clock:inst|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.564 ns) 1.323 ns clock:inst\|add~473 2 COMB LC_X25_Y9_N3 2 " "Info: 2: + IC(0.759 ns) + CELL(0.564 ns) = 1.323 ns; Loc. = LC_X25_Y9_N3; Fanout = 2; COMB Node = 'clock:inst\|add~473'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.323 ns" { clock:inst|count[2] clock:inst|add~473 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.501 ns clock:inst\|add~478 3 COMB LC_X25_Y9_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 1.501 ns; Loc. = LC_X25_Y9_N4; Fanout = 2; COMB Node = 'clock:inst\|add~478'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "0.178 ns" { clock:inst|add~473 clock:inst|add~478 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.122 ns clock:inst\|add~466 4 COMB LC_X25_Y9_N6 5 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 2.122 ns; Loc. = LC_X25_Y9_N6; Fanout = 5; COMB Node = 'clock:inst\|add~466'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "0.621 ns" { clock:inst|add~478 clock:inst|add~466 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.590 ns) 3.154 ns clock:inst\|LessThan~540 5 COMB LC_X25_Y9_N7 3 " "Info: 5: + IC(0.442 ns) + CELL(0.590 ns) = 3.154 ns; Loc. = LC_X25_Y9_N7; Fanout = 3; COMB Node = 'clock:inst\|LessThan~540'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.032 ns" { clock:inst|add~466 clock:inst|LessThan~540 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.478 ns) 5.165 ns clock:inst\|clk_jin 6 REG LC_X21_Y10_N2 7 " "Info: 6: + IC(1.533 ns) + CELL(0.478 ns) = 5.165 ns; Loc. = LC_X21_Y10_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.011 ns" { clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.431 ns ( 47.07 % ) " "Info: Total cell delay = 2.431 ns ( 47.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.734 ns ( 52.93 % ) " "Info: Total interconnect delay = 2.734 ns ( 52.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "5.165 ns" { clock:inst|count[2] clock:inst|add~473 clock:inst|add~478 clock:inst|add~466 clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.165 ns" { clock:inst|count[2] clock:inst|add~473 clock:inst|add~478 clock:inst|add~466 clock:inst|LessThan~540 clock:inst|clk_jin } { 0.000ns 0.759ns 0.000ns 0.000ns 0.442ns 1.533ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.590ns 0.478ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.032 ns - Smallest " "Info: - Smallest clock skew is 0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns clock:inst\|clk_jin 2 REG LC_X21_Y10_N2 7 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X21_Y10_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.473 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.942 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.910 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.711 ns) 2.910 ns clock:inst\|count\[2\] 2 REG LC_X26_Y9_N7 12 " "Info: 2: + IC(0.730 ns) + CELL(0.711 ns) = 2.910 ns; Loc. = LC_X26_Y9_N7; Fanout = 12; REG Node = 'clock:inst\|count\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.441 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.91 % ) " "Info: Total cell delay = 2.180 ns ( 74.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 25.09 % ) " "Info: Total interconnect delay = 0.730 ns ( 25.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.910 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 0.730ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.942 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.910 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 0.730ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "5.165 ns" { clock:inst|count[2] clock:inst|add~473 clock:inst|add~478 clock:inst|add~466 clock:inst|LessThan~540 clock:inst|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.165 ns" { clock:inst|count[2] clock:inst|add~473 clock:inst|add~478 clock:inst|add~466 clock:inst|LessThan~540 clock:inst|clk_jin } { 0.000ns 0.759ns 0.000ns 0.000ns 0.442ns 1.533ns } { 0.000ns 0.564ns 0.178ns 0.621ns 0.590ns 0.478ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.942 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 clock:inst|clk_jin } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.910 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.910 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 0.730ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register selector:inst4\|n\[1\] register selector:inst4\|num\[0\] 253.42 MHz 3.946 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 253.42 MHz between source register \"selector:inst4\|n\[1\]\" and destination register \"selector:inst4\|num\[0\]\" (period= 3.946 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.685 ns + Longest register register " "Info: + Longest register to register delay is 3.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selector:inst4\|n\[1\] 1 REG LC_X25_Y14_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y14_N5; Fanout = 18; REG Node = 'selector:inst4\|n\[1\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { selector:inst4|n[1] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.590 ns) 1.809 ns selector:inst4\|Mux~2444 2 COMB LC_X24_Y14_N5 1 " "Info: 2: + IC(1.219 ns) + CELL(0.590 ns) = 1.809 ns; Loc. = LC_X24_Y14_N5; Fanout = 1; COMB Node = 'selector:inst4\|Mux~2444'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.809 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.442 ns) 2.656 ns selector:inst4\|Mux~2445 3 COMB LC_X24_Y14_N4 1 " "Info: 3: + IC(0.405 ns) + CELL(0.442 ns) = 2.656 ns; Loc. = LC_X24_Y14_N4; Fanout = 1; COMB Node = 'selector:inst4\|Mux~2445'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "0.847 ns" { selector:inst4|Mux~2444 selector:inst4|Mux~2445 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.607 ns) 3.685 ns selector:inst4\|num\[0\] 4 REG LC_X24_Y14_N0 7 " "Info: 4: + IC(0.422 ns) + CELL(0.607 ns) = 3.685 ns; Loc. = LC_X24_Y14_N0; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.029 ns" { selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 44.48 % ) " "Info: Total cell delay = 1.639 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.046 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "3.685 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.685 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } { 0.000ns 1.219ns 0.405ns 0.422ns } { 0.000ns 0.590ns 0.442ns 0.607ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 13 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns selector:inst4\|num\[0\] 2 REG LC_X24_Y14_N0 7 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X24_Y14_N0; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.493 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 13 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns selector:inst4\|n\[1\] 2 REG LC_X25_Y14_N5 18 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y14_N5; Fanout = 18; REG Node = 'selector:inst4\|n\[1\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.493 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "3.685 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.685 ns" { selector:inst4|n[1] selector:inst4|Mux~2444 selector:inst4|Mux~2445 selector:inst4|num[0] } { 0.000ns 1.219ns 0.405ns 0.422ns } { 0.000ns 0.590ns 0.442ns 0.607ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "2.962 ns" { scan_clk selector:inst4|n[1] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[1] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk finalout Hour:inst2\|clk_jin 17.212 ns register " "Info: tco from clock \"clk\" to destination pin \"finalout\" through register \"Hour:inst2\|clk_jin\" is 17.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.106 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.935 ns) 3.166 ns clock:inst\|clk_jin 2 REG LC_X21_Y10_N2 7 " "Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X21_Y10_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "1.697 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.232 ns) + CELL(0.935 ns) 8.333 ns clock:inst1\|clk_jin 3 REG LC_X27_Y14_N7 6 " "Info: 3: + IC(4.232 ns) + CELL(0.935 ns) = 8.333 ns; Loc. = LC_X27_Y14_N7; Fanout = 6; REG Node = 'clock:inst1\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "5.167 ns" { clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.062 ns) + CELL(0.711 ns) 13.106 ns Hour:inst2\|clk_jin 4 REG LC_X23_Y15_N2 1 " "Info: 4: + IC(4.062 ns) + CELL(0.711 ns) = 13.106 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "4.773 ns" { clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/Hour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 30.90 % ) " "Info: Total cell delay = 4.050 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.056 ns ( 69.10 % ) " "Info: Total interconnect delay = 9.056 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "13.106 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "13.106 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.762ns 4.232ns 4.062ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/Hour.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.882 ns + Longest register pin " "Info: + Longest register to pin delay is 3.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Hour:inst2\|clk_jin 1 REG LC_X23_Y15_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "" { Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock 1/Hour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(2.108 ns) 3.882 ns finalout 2 PIN PIN_201 0 " "Info: 2: + IC(1.774 ns) + CELL(2.108 ns) = 3.882 ns; Loc. = PIN_201; Fanout = 0; PIN Node = 'finalout'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "3.882 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock 1/MyClock.bdf" { { 96 680 856 112 "finalout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 54.30 % ) " "Info: Total cell delay = 2.108 ns ( 54.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 45.70 % ) " "Info: Total interconnect delay = 1.774 ns ( 45.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "3.882 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.882 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 1.774ns } { 0.000ns 2.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "13.106 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "13.106 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.762ns 4.232ns 4.062ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock 1/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock 1/" "" "3.882 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.882 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 1.774ns } { 0.000ns 2.108ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 22:27:52 2013 " "Info: Processing ended: Thu Apr 18 22:27:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
