# Pipelined Processor

This repository contains a Verilog implementation of a **pipelined processor** with **2-stage, 3-stage, and 4-stage pipeline variants**.  
The processor executes instructions in a pipeline, allowing overlapping of different phases of multiple instructions â€” thereby improving throughput.

---

## ðŸ”¹Features

- **2-Stage pipeline:**  
  - **Fetch/Execute**
  
- **3-Stage pipeline:**  
  - **Fetch â†’ Decode â†’ Execute**
  
- **4-Stage pipeline:**  
  - **Fetch â†’ Decode â†’ Execute â†’ Memory**
  
- Support for **hazard handling**, **stall**, and **forwarding** mechanisms.
- Separate modules for **control**, **datapath components**, and **hazard detection**.

---

## ðŸ”¹Directory Structure
â”œâ”€â”€ 2 Stage/
â”‚ â”œâ”€ ALU.v
â”‚ â”œâ”€ ControlUnit.v
â”‚ â”œâ”€ ExecuteUnit.v
â”‚ â”œâ”€ FetchUnit.v
â”‚ â”œâ”€ Hazard.v
â”‚ â”œâ”€ InstructionMemory.v
â”‚ â”œâ”€ Latch_FetchExecute.v
â”‚ â”œâ”€ MemoryUnit.v
â”‚ â”œâ”€ OperandFetchUnit.v
â”‚ â”œâ”€ processorCore.v
â”‚ â”œâ”€ RegisterFile.v
â”‚ â””â”€ out.vvp
â”œâ”€â”€ 3 Stage/
â”‚ â”œâ”€ ALU.v
â”‚ â”œâ”€ ControlUnit.v
â”‚ â”œâ”€ ExecuteUnit.v
â”‚ â”œâ”€ FetchUnit.v
â”‚ â”œâ”€ Hazard.v
â”‚ â”œâ”€ InstructionMemory.v
â”‚ â”œâ”€ Latch_FetchDecode.v
â”‚ â”œâ”€ Latch_DecodeExecute.v
â”‚ â”œâ”€ MemoryUnit.v
â”‚ â”œâ”€ OperandFetchUnit.v
â”‚ â”œâ”€ processorCore.v
â”‚ â”œâ”€ RegisterFile.v
â”‚ â””â”€ out.vvp
â”œâ”€â”€ 4 Stage/
â”‚ â”œâ”€ ALU.v
â”‚ â”œâ”€ ControlUnit.v
â”‚ â”œâ”€ ExecuteUnit.v
â”‚ â”œâ”€ FetchUnit.v
â”‚ â”œâ”€ Hazard.v
â”‚ â”œâ”€ InstructionMemory.v
â”‚ â”œâ”€ Latch_FetchDecode.v
â”‚ â”œâ”€ Latch_DecodeExecute.v
â”‚ â”œâ”€ Latch_ExecuteMemory.v
â”‚ â”œâ”€ MemoryUnit.v
â”‚ â”œâ”€ OperandFetchUnit.v
â”‚ â”œâ”€ processorCore.v
â”‚ â”œâ”€ RegisterFile.v
â”‚ â””â”€ out.vvp
â””â”€ README.md