.TH "C:/Users/mmitr/STM32CubeIDE/workspace_1.6.0/STM32F407VGT_Bootloader/Core/Inc/main.h" 3 "Thu Aug 5 2021" "STM32F407VGT_BL" \" -*- nroff -*-
.ad l
.nh
.SH NAME
C:/Users/mmitr/STM32CubeIDE/workspace_1.6.0/STM32F407VGT_Bootloader/Core/Inc/main.h \- : Header for \fBmain\&.c\fP file\&. This file contains the common defines of the application\&.  

.SH SYNOPSIS
.br
.PP
\fC#include 'stm32f4xx_hal\&.h'\fP
.br

.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBCS_I2C_SPI_Pin\fP   GPIO_PIN_3"
.br
.ti -1c
.RI "#define \fBCS_I2C_SPI_GPIO_Port\fP   GPIOE"
.br
.ti -1c
.RI "#define \fBPC14_OSC32_IN_Pin\fP   GPIO_PIN_14"
.br
.ti -1c
.RI "#define \fBPC14_OSC32_IN_GPIO_Port\fP   GPIOC"
.br
.ti -1c
.RI "#define \fBPC15_OSC32_OUT_Pin\fP   GPIO_PIN_15"
.br
.ti -1c
.RI "#define \fBPC15_OSC32_OUT_GPIO_Port\fP   GPIOC"
.br
.ti -1c
.RI "#define \fBPH0_OSC_IN_Pin\fP   GPIO_PIN_0"
.br
.ti -1c
.RI "#define \fBPH0_OSC_IN_GPIO_Port\fP   GPIOH"
.br
.ti -1c
.RI "#define \fBPH1_OSC_OUT_Pin\fP   GPIO_PIN_1"
.br
.ti -1c
.RI "#define \fBPH1_OSC_OUT_GPIO_Port\fP   GPIOH"
.br
.ti -1c
.RI "#define \fBOTG_FS_PowerSwitchOn_Pin\fP   GPIO_PIN_0"
.br
.ti -1c
.RI "#define \fBOTG_FS_PowerSwitchOn_GPIO_Port\fP   GPIOC"
.br
.ti -1c
.RI "#define \fBB1_Pin\fP   GPIO_PIN_0"
.br
.ti -1c
.RI "#define \fBB1_GPIO_Port\fP   GPIOA"
.br
.ti -1c
.RI "#define \fBBOOT1_Pin\fP   GPIO_PIN_2"
.br
.ti -1c
.RI "#define \fBBOOT1_GPIO_Port\fP   GPIOB"
.br
.ti -1c
.RI "#define \fBApp_Pin\fP   GPIO_PIN_7"
.br
.ti -1c
.RI "#define \fBApp_GPIO_Port\fP   GPIOE"
.br
.ti -1c
.RI "#define \fBLD4_Pin\fP   GPIO_PIN_12"
.br
.ti -1c
.RI "#define \fBLD4_GPIO_Port\fP   GPIOD"
.br
.ti -1c
.RI "#define \fBLD3_Pin\fP   GPIO_PIN_13"
.br
.ti -1c
.RI "#define \fBLD3_GPIO_Port\fP   GPIOD"
.br
.ti -1c
.RI "#define \fBLD5_Pin\fP   GPIO_PIN_14"
.br
.ti -1c
.RI "#define \fBLD5_GPIO_Port\fP   GPIOD"
.br
.ti -1c
.RI "#define \fBLD6_Pin\fP   GPIO_PIN_15"
.br
.ti -1c
.RI "#define \fBLD6_GPIO_Port\fP   GPIOD"
.br
.ti -1c
.RI "#define \fBOTG_FS_DM_Pin\fP   GPIO_PIN_11"
.br
.ti -1c
.RI "#define \fBOTG_FS_DM_GPIO_Port\fP   GPIOA"
.br
.ti -1c
.RI "#define \fBOTG_FS_DP_Pin\fP   GPIO_PIN_12"
.br
.ti -1c
.RI "#define \fBOTG_FS_DP_GPIO_Port\fP   GPIOA"
.br
.ti -1c
.RI "#define \fBSWDIO_Pin\fP   GPIO_PIN_13"
.br
.ti -1c
.RI "#define \fBSWDIO_GPIO_Port\fP   GPIOA"
.br
.ti -1c
.RI "#define \fBSWCLK_Pin\fP   GPIO_PIN_14"
.br
.ti -1c
.RI "#define \fBSWCLK_GPIO_Port\fP   GPIOA"
.br
.ti -1c
.RI "#define \fBAudio_RST_Pin\fP   GPIO_PIN_4"
.br
.ti -1c
.RI "#define \fBAudio_RST_GPIO_Port\fP   GPIOD"
.br
.ti -1c
.RI "#define \fBOTG_FS_OverCurrent_Pin\fP   GPIO_PIN_5"
.br
.ti -1c
.RI "#define \fBOTG_FS_OverCurrent_GPIO_Port\fP   GPIOD"
.br
.in -1c
.SS "Functions"

.in +1c
.ti -1c
.RI "void \fBError_Handler\fP (void)"
.br
.RI "This function is executed in case of error occurrence\&. "
.in -1c
.SH "Detailed Description"
.PP 
: Header for \fBmain\&.c\fP file\&. This file contains the common defines of the application\&. 


.PP
\fBAttention\fP
.RS 4

.RE
.PP
.SS "(C) Copyright (c) 2021 STMicroelectronics\&. All rights reserved\&."
.PP
This software component is licensed by ST under Ultimate Liberty license SLA0044, the 'License'; You may not use this file except in compliance with the License\&. You may obtain a copy of the License at: www\&.st\&.com/SLA0044 
.SH "Macro Definition Documentation"
.PP 
.SS "#define App_GPIO_Port   GPIOE"

.SS "#define App_Pin   GPIO_PIN_7"

.SS "#define Audio_RST_GPIO_Port   GPIOD"

.SS "#define Audio_RST_Pin   GPIO_PIN_4"

.SS "#define B1_GPIO_Port   GPIOA"

.SS "#define B1_Pin   GPIO_PIN_0"

.SS "#define BOOT1_GPIO_Port   GPIOB"

.SS "#define BOOT1_Pin   GPIO_PIN_2"

.SS "#define CS_I2C_SPI_GPIO_Port   GPIOE"

.SS "#define CS_I2C_SPI_Pin   GPIO_PIN_3"

.SS "#define LD3_GPIO_Port   GPIOD"

.SS "#define LD3_Pin   GPIO_PIN_13"

.SS "#define LD4_GPIO_Port   GPIOD"

.SS "#define LD4_Pin   GPIO_PIN_12"

.SS "#define LD5_GPIO_Port   GPIOD"

.SS "#define LD5_Pin   GPIO_PIN_14"

.SS "#define LD6_GPIO_Port   GPIOD"

.SS "#define LD6_Pin   GPIO_PIN_15"

.SS "#define OTG_FS_DM_GPIO_Port   GPIOA"

.SS "#define OTG_FS_DM_Pin   GPIO_PIN_11"

.SS "#define OTG_FS_DP_GPIO_Port   GPIOA"

.SS "#define OTG_FS_DP_Pin   GPIO_PIN_12"

.SS "#define OTG_FS_OverCurrent_GPIO_Port   GPIOD"

.SS "#define OTG_FS_OverCurrent_Pin   GPIO_PIN_5"

.SS "#define OTG_FS_PowerSwitchOn_GPIO_Port   GPIOC"

.SS "#define OTG_FS_PowerSwitchOn_Pin   GPIO_PIN_0"

.SS "#define PC14_OSC32_IN_GPIO_Port   GPIOC"

.SS "#define PC14_OSC32_IN_Pin   GPIO_PIN_14"

.SS "#define PC15_OSC32_OUT_GPIO_Port   GPIOC"

.SS "#define PC15_OSC32_OUT_Pin   GPIO_PIN_15"

.SS "#define PH0_OSC_IN_GPIO_Port   GPIOH"

.SS "#define PH0_OSC_IN_Pin   GPIO_PIN_0"

.SS "#define PH1_OSC_OUT_GPIO_Port   GPIOH"

.SS "#define PH1_OSC_OUT_Pin   GPIO_PIN_1"

.SS "#define SWCLK_GPIO_Port   GPIOA"

.SS "#define SWCLK_Pin   GPIO_PIN_14"

.SS "#define SWDIO_GPIO_Port   GPIOA"

.SS "#define SWDIO_Pin   GPIO_PIN_13"

.SH "Function Documentation"
.PP 
.SS "void Error_Handler (void)"

.PP
This function is executed in case of error occurrence\&. 
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for STM32F407VGT_BL from the source code\&.
