<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>IC设计中的DC综合学习记录——模板记录 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="IC设计中的DC综合学习记录——模板记录" />
<meta property="og:description" content="一名优秀的IC设计工程师需要懂综合，清楚自己设计的代码与底层的电路的对应关系，明白综合工具对代码的优化方案从而设计出更优PPA（performance，power，area）的电路。同时综合在代码和实际门级电路之间扮演着重要的角色，DC是用于将RTL代码转换成可用于布局布线的网表文件，而可用于布局布线的网表文件需要满足时序要求、面积要求、功耗要求。DC综合可以先从必要的步骤开始，再针对具体的error和warning、violation进行分析解决，若需要增加约束、设置再增加，但前提是需要将所有的error和warning、violation都报出来。
下面记录一种参考模板，在相应的路径下新建一个SYN的文件夹用于存放不同工程的与综合相关的文件。
目录
1 DC综合的总体介绍
2 read_rtl.tcl
3 setup_lib.tcl
4 sta_rules.tcl
5 opt_rules.tcl
6 setup_dc.tcl 7 run_dc.tcl
1 DC综合的总体介绍 &gt;mkdir SYN
&gt;cd SYN
SYN&gt;ls
project1 project2 project3
SYN&gt;cd project1
/SYN/project1&gt;ls
logs outputs reports scripts project1_flist
/SYN/project1&gt;cd scripts
/SYN/project1&gt;ls
opt_rules.tcl read_rtl.tcl run_dc.tcl setup_dc.tcl setup_lib.tcl sta_rules.tcl
按照综合步骤对以上文件进行说明或者举例说明。综合的基础步骤如下所示：
1 读入需要综合的rtl文件，即编写的rtl代码的.v文件——read_rtl.tcl，并生成相应的log文件
2 读入与底层电路对应的.db库文件——setup_lib.tcl，并生成相应的log文件（S家的脚本中可能没有这一个显示的步骤，因为它可以通过执行时自动加载.synopsys_setup.setup的隐形文件（文件名可能记不清楚了，待后续想起来再修改），这种方式有它的好处，但推崇显示的表示，即可让后来人一看就清楚，且修改库文件找起来也方便）
3 将读入的.v文件和.db文件link起来，并生成相应的log文件
4 读入设置综合模式或模型的文件——setup_dc.tcl
5 读入设置约束（包括时钟约束、输入输出约束等约束）的文件——sta_rules.tcl，并生成相应的log文件
6 读入设置优化的文件——opt_rules.tcl
7 进行compile之前的check，包括timing和design的check，生成相应的log文件
8 进行compile
9 进行compile之后的check，包括timing和design的check，生成相应的log文件
10 修改命名规则和使修改后的命名规则生效
11 生成相应的文件和报告
以上11个基础步骤对应下图中画红色下划线的语句
12 执行脚本文件——run_dc." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/7051a2654128ac5d336a52d2811d93a4/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-06-25T14:00:37+08:00" />
<meta property="article:modified_time" content="2022-06-25T14:00:37+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">IC设计中的DC综合学习记录——模板记录</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>一名优秀的IC设计工程师需要懂综合，清楚自己设计的代码与底层的电路的对应关系，明白综合工具对代码的优化方案从而设计出更优PPA（performance，power，area）的电路。同时综合在代码和实际门级电路之间扮演着重要的角色，DC是用于将RTL代码转换成可用于布局布线的网表文件，而可用于布局布线的网表文件需要满足时序要求、面积要求、功耗要求。DC综合可以先从必要的步骤开始，再针对具体的error和warning、violation进行分析解决，若需要增加约束、设置再增加，但前提是需要将所有的error和warning、violation都报出来。</p> 
<p></p> 
<p>下面记录一种参考模板，在相应的路径下新建一个SYN的文件夹用于存放不同工程的与综合相关的文件。</p> 
<p id="main-toc"><strong>目录</strong></p> 
<p id="1%20DC%E7%BB%BC%E5%90%88%E7%9A%84%E6%80%BB%E4%BD%93%E4%BB%8B%E7%BB%8D-toc" style="margin-left:0px;"><a href="#1%20DC%E7%BB%BC%E5%90%88%E7%9A%84%E6%80%BB%E4%BD%93%E4%BB%8B%E7%BB%8D" rel="nofollow">1 DC综合的总体介绍</a></p> 
<p id="read_rtl.tcl-toc" style="margin-left:0px;"><a href="#read_rtl.tcl" rel="nofollow">2 read_rtl.tcl</a></p> 
<p id="setup_lib.tcl-toc" style="margin-left:0px;"><a href="#setup_lib.tcl" rel="nofollow">3 setup_lib.tcl</a></p> 
<p id="sta_rules.tcl-toc" style="margin-left:0px;"><a href="#sta_rules.tcl" rel="nofollow">4 sta_rules.tcl</a></p> 
<p id="opt_rules.tcl-toc" style="margin-left:0px;"><a href="#opt_rules.tcl" rel="nofollow">5 opt_rules.tcl</a></p> 
<p id="setup_dc.tcl%C2%A0-toc" style="margin-left:0px;"><a href="#setup_dc.tcl%C2%A0" rel="nofollow">6 setup_dc.tcl </a></p> 
<p id="run_dc.tcl-toc" style="margin-left:0px;"><a href="#run_dc.tcl" rel="nofollow">7 run_dc.tcl</a></p> 
<p id="-toc" style="margin-left:0px;"></p> 
<hr id="hr-toc"> 
<p></p> 
<p></p> 
<h2 id="1%20DC%E7%BB%BC%E5%90%88%E7%9A%84%E6%80%BB%E4%BD%93%E4%BB%8B%E7%BB%8D">1 DC综合的总体介绍</h2> 
<p>&gt;mkdir SYN</p> 
<p>&gt;cd SYN</p> 
<p>SYN&gt;ls</p> 
<p>project1 project2 project3</p> 
<p>SYN&gt;cd project1</p> 
<p>/SYN/project1&gt;ls</p> 
<p>logs outputs reports scripts project1_flist</p> 
<p>/SYN/project1&gt;cd scripts</p> 
<p>/SYN/project1&gt;ls</p> 
<p>opt_rules.tcl read_rtl.tcl run_dc.tcl setup_dc.tcl setup_lib.tcl sta_rules.tcl</p> 
<p>按照综合步骤对以上文件进行说明或者举例说明。综合的基础步骤如下所示：</p> 
<p>1 读入需要综合的rtl文件，即编写的rtl代码的.v文件——read_rtl.tcl，并生成相应的log文件</p> 
<p>2 读入与底层电路对应的.db库文件——setup_lib.tcl，并生成相应的log文件（S家的脚本中可能没有这一个显示的步骤，因为它可以通过执行时自动加载.synopsys_setup.setup的隐形文件（文件名可能记不清楚了，待后续想起来再修改），这种方式有它的好处，但推崇显示的表示，即可让后来人一看就清楚，且修改库文件找起来也方便）</p> 
<p>3 将读入的.v文件和.db文件link起来，并生成相应的log文件</p> 
<p>4 读入设置综合模式或模型的文件——setup_dc.tcl</p> 
<p>5 读入设置约束（包括时钟约束、输入输出约束等约束）的文件——sta_rules.tcl，并生成相应的log文件</p> 
<p>6 读入设置优化的文件——opt_rules.tcl</p> 
<p>7 进行compile之前的check，包括timing和design的check，生成相应的log文件</p> 
<p>8 进行compile</p> 
<p>9 进行compile之后的check，包括timing和design的check，生成相应的log文件</p> 
<p>10 修改命名规则和使修改后的命名规则生效</p> 
<p>11 生成相应的文件和报告</p> 
<p>以上11个基础步骤对应下图中画红色下划线的语句</p> 
<p><img alt="" height="405" src="https://images2.imgbox.com/0c/2a/M2mFc9pn_o.png" width="636"></p> 
<p><img alt="" height="443" src="https://images2.imgbox.com/db/a0/6aphLPIk_o.png" width="654"></p> 
<p><img alt="" height="360" src="https://images2.imgbox.com/03/ce/P0wblkRe_o.png" width="661"></p> 
<p><img alt="" height="147" src="https://images2.imgbox.com/15/52/glUFkGxq_o.png" width="256"></p> 
<p>12 执行脚本文件——run_dc.tcl</p> 
<p>注：project1_flist文件夹中是一个要综合的RTL.v的flist清单，下面会说明。</p> 
<p>在以上7种文件都准备好后，在terminal中之行如下的操作命令</p> 
<p>/SYN&gt;dc_shell-t </p> 
<p>dc_shell&gt;source scripts/run_dc.tcl</p> 
<p>或者以上两条指令合成一条指令，如下：</p> 
<p>/SYN&gt;dc_shell-t -f scripts/run_dc.tcl</p> 
<p>待运行结束后，可以输入report_timing，report_area等命令用以查看综合后的时序报告、面积报告。退出综合命令界面使用exit命令。</p> 
<p>此时可以在logs，outputs，reports文件夹中查看综合执行记录、综合输出结果和综合报告。其中reports中有综合后的面积报告、时序报告；outputs中有.vg（后缀也可以改写为.v，可根据自己的习惯使用）的门级网表文件、.sdc的静态时序约束报告，标准延时约束文件、包含基本的布局物理信息的.ddc文件，为方便退出后再次恢复之前DC执行的命令、状态等的文件、标记DC优化处理信息并用于形式验证的.svf文件、从前端到后端的.saifmap的映射文件（需要确认一下）。</p> 
<p>综合的网表文件中需要确：认每条路径都被约束了，即不存在unconstrained的路径；不存在setup violation；不存在设计意图之外的combinational loop；不存在设计意图之外的latch；无assign语句；网表中无“SEQGEN”的通用表示。</p> 
<h2 id="read_rtl.tcl"><strong>2 read_rtl.tcl</strong></h2> 
<p>source /project/xiaoming/view2/vision.flist</p> 
<p>analyze -format verilog $top_flist</p> 
<p>elaborate $top_design</p> 
<p>上面的<strong>vision.flist</strong>如下所示：</p> 
<p>set top_flist{ \</p> 
<p>/project/xiaoming/view2/RTL/module1.v \</p> 
<p>/project/xiaoming/view2/RTL/module2.v \</p> 
<p>-f /project/xiaoming/common/common.f \</p> 
<p>/project/xiaoming/view2/RTL/module3.v \</p> 
<p>}</p> 
<p></p> 
<h2 id="setup_lib.tcl"><strong>3 setup_lib.tcl</strong></h2> 
<p>set search_path "$search_path WORK \</p> 
<p>.   \</p> 
<p>/xiaoming/view2/RTL_file_directory \</p> 
<p>/xiaoming/view2/lib_file_directory \</p> 
<p>/xiaoming/view2/db_file_directory \</p> 
<p>"</p> 
<p>set synthetic_library dw_foundation.sldb</p> 
<p>set target_library "1st.db \</p> 
<p>2nd.db \</p> 
<p>3rd.db \</p> 
<p>4th.db \</p> 
<p>"</p> 
<p>set link_library "* $target_library"</p> 
<p>set link_library "* $link_library rom1.db"</p> 
<p>set link_library "* $link_library rom2.db"</p> 
<p>set link_library "* $link_library ram1.db"</p> 
<p>set link_library "* $link_library ram2.db"</p> 
<p>set symbol_library generic.sdb</p> 
<p>define_design_lib WORK -path ./WORK</p> 
<p>注：关于black box的库文件，如ram、rom的库文件不放在target library中，而是放在link library中。</p> 
<h2 id="sta_rules.tcl"><strong>4 sta_rules.tcl</strong></h2> 
<p>####设置需要的时钟周期</p> 
<p>set clk1_period 3.78</p> 
<p>set clk2_period 10</p> 
<p>#####Creat clock port (默认时钟的占空比为50%，如存在其他占空比需要进行设置。这里使用的是命令是create_clock，可以查找该命令的使用规则)</p> 
<p>creat_clock clock_a -period $clk2_period [get_port i_input_a]</p> 
<p>creat_clock clock_b -period $clk2_period [get_port i_input_b] </p> 
<p>creat_clock clock_c -period $clk1_period [get_port i_input_c]</p> 
<p>#########creat virtual clock （如果需要的话，虚拟时钟不需要Port）</p> 
<p>creat_clock -name virtual_clock -period $clk4_period</p> 
<p>##########generated clock （模块内部存在时钟生成模块，即用端口输入时钟生成其他需要的时钟的模块。这里使用的是create_generated_clock命令）</p> 
<p>create_generated_clock -divide_by 2 -name "gen_clk1" -source clock_c [get_pins u_module_a/o_clk1] -master clock_c </p> 
<p>###function mode （比如scan和dft）</p> 
<p>set_case_analysis 0 scan_reg_sel</p> 
<p>set_case_analysis 0 scan_reg_rst_b</p> 
<p>set_case_analysis 0 dft_mode</p> 
<p>#####################</p> 
<p>###clock group 设置clocks之间的关系，同步/异步，logically/physically (这里用到的命令是set_clock_groups)</p> 
<p>###########################</p> 
<p>set_clock_groups -logically exclusive</p> 
<p>                         -group [get_clocks {clock_b}] \</p> 
<p>                        -group [get_clocks {clock_c}] \</p> 
<p>                        -group [get_clocks {clock_d1 clock_d2 clock_d3}] \</p> 
<p>                       -group [get_clocks {clock_e1 clock_e2 clock_e3 clock_e4 clock_e5}] </p> 
<p></p> 
<p>##set clock uncertainty </p> 
<p>###############################</p> 
<p>set CLK2_UNC [expr $clk2_period*0.2]</p> 
<p>set CLK1_UNC [expr $clk1_period*0.2]</p> 
<p></p> 
<p>set_clock_uncertainty $CLK2_UNC -setup [get_clocks clock_a]</p> 
<p>set_clock_uncertainty $CLK1_UNC -setup [get_clock clock_b]</p> 
<p></p> 
<p>#################################</p> 
<p>##Inputs / Outputs</p> 
<p>#####################################</p> 
<p>set input1_delay_min [expr $clk3_period*0.3]</p> 
<p>set input1_delay_max [expr $clk3_period*0.4]</p> 
<p>set output1_delay_min [expr $clk2_period*0.3]</p> 
<p>set output1_delay_max [expr $clk2_period*0.4]</p> 
<p></p> 
<p>set s0_in_portlist {<!-- --></p> 
<p>s0_in_1 \</p> 
<p>s0_in_2 \</p> 
<p>s0_in_3 \</p> 
<p>}</p> 
<p>set s0_out_portlist {<!-- --></p> 
<p>s0_out_1 \</p> 
<p>s0_out_2 \</p> 
<p>s0_out_3 \</p> 
<p>}</p> 
<p></p> 
<p>set_input_delay -add_delay $input1_delay_min -clock clock_f -min [get_ports $s0_in_portlist]</p> 
<p>set_input_delay -add_delay $input1_delay_max -clock clock_f -max [get_ports $s0_in_portlist]</p> 
<p>set_output_delay -add_delay $output1_delay_min -clock clock_a -min [get_port $s0_out_portlist]</p> 
<p>set_output_delay -add_delay $output1_delay_max -clock clock_a -max [get_port $s0_out_portlist]</p> 
<p></p> 
<h2 id="opt_rules.tcl"><strong>5 opt_rules.tcl</strong></h2> 
<p> set dont_use_list "\</p> 
<p>*/*TIE* \</p> 
<p>*/DEL* \</p> 
<p>*/*DF*CSN* \</p> 
<p>"</p> 
<p>foreach cell $dont_use_list {<!-- --></p> 
<p>set_dont_use [get_lib_cells $cell]</p> 
<p>}</p> 
<p>set_driving_cell -lib_cell BUFFD16BWP7T30P140 -pin Z -no_design_rule [all_inputs]</p> 
<p></p> 
<p>#output load</p> 
<p>set port_load [expr 5*[load_of tcbn22ullbwp7t30p14ssg0p72v125c_ccs/BUFFD16BWP7T30P140/I]]</p> 
<p>set_load $port_load [all_outputs]</p> 
<p>###################</p> 
<p>#clock gate</p> 
<p>##################</p> 
<p>set_clock_gating_check -setup 0.45 -hold 0.3</p> 
<p>####################</p> 
<p>#wire load </p> 
<p>##################</p> 
<p>set auto_wire_load_selection false</p> 
<p>remove_attribute [get_libs] default_wire_load</p> 
<p>remove_wire_load_model [get_designs]</p> 
<p>set_wire_load_model -name ZeroWireload</p> 
<p>set_wire_load_mode top</p> 
<p>###########################</p> 
<p>#Operating environment</p> 
<p>##############################</p> 
<p>set_operating_conditions ssg0p72v125c</p> 
<p>###################################</p> 
<p>#DRC rule</p> 
<p>###############################</p> 
<p>set_max_fanout 35 [all_designs]</p> 
<p>set_clock_transition 0.2 [all_clocks]</p> 
<p>set_max_transition 0.2 [current_design]</p> 
<p>#############################</p> 
<p>#area optimization</p> 
<p>#############################</p> 
<p>set_max_area 0</p> 
<p>#########################################</p> 
<p>#dont touch</p> 
<p>################################</p> 
<p>#set_dont_touch u_pmu_cgu/x_STD_OCC_ae_buf/x_STD_OCC_clkbuf</p> 
<p>#set_ideal_network [all_clocks]</p> 
<p>set_dont_touch_network  [all_clocks]</p> 
<p>#set_dont_touch [get_cells u_alg_te_top/u_tpu_chnbfu/ASIC_*]</p> 
<p></p> 
<h2 id="setup_dc.tcl%C2%A0"><strong>6 setup_dc.tcl </strong></h2> 
<p>set_app_var case_analysis_with_logic_constants true</p> 
<p>set_app_var compile_seqmap_propagate_high_effort true</p> 
<p>set_app_var compile_auto_ungroup_count_leaf_cells false</p> 
<p>set_app_var compile_enable_register_merging false</p> 
<p>set_app_var compile_state_reachability_high_effort_merge false</p> 
<p>set_app_var hdlin_infer_multibit default_all</p> 
<p>set enable_recovery_removal_arcs true</p> 
<p></p> 
<h2 id="run_dc.tcl"><strong>7 run_dc.tcl</strong></h2> 
<p>set hostname [sh hostname]</p> 
<p>set starttime [clock seconds]</p> 
<p>#####ENV propagation###########</p> 
<p>set top_design [getenv "DESIGN_TOP"]</p> 
<p></p> 
<p>#################################</p> 
<p>###Pre setup</p> 
<p>#################################</p> 
<p>if {![file exists ../$SYN_WA/logs]} {exec mkdir ../$SYN_WA/logs;}</p> 
<p>if{![file exists ../$SYN_WA/reports]} {exec mkdir ../$SYN_WA/reports;}</p> 
<p>if {![file exists ../$SYN_WA/outputs]} {exec mkdir ../$SYN_WA/outputs;}</p> 
<p>set_svf ../$SYN_WA/outputs/${top_design}.svf</p> 
<p></p> 
<p>source -e -v ../../SYN/scripts/setup_dc.tcl</p> 
<p>source -e -v ../../SYN/scripts/setup_lib.tcl &gt; ../$SYN_WA/logs/setup_lib.log</p> 
<p></p> 
<p>######################################</p> 
<p>###Read and Elaborate Design</p> 
<p>#######################################</p> 
<p>source -e -v ../../SYN/scripts/read_rtl.tcl &gt; ../$SYN_WA/logs/read_rtl_list.log</p> 
<p>set_compile_directives [get_designs {syn_reset_reg}] -constant_propagation false</p> 
<p></p> 
<p>current_design ${$top_design}</p> 
<p>set verilogout_no_tri true</p> 
<p>set_register_merging [current_design] false</p> 
<p>set_critical_range 0.72 [current_design]</p> 
<p>set_leakage_optimization false</p> 
<p>link &gt; ../$SYN_WA/logs/link_check.log</p> 
<p></p> 
<p>set uniquify_naming_style "${top_design}_%s_%d"</p> 
<p>uniquify -force</p> 
<p></p> 
<p>check_design &gt; ../$SYN_WA/reports/check_design.rpt</p> 
<p>set_attribute [get_libs "tcbn22ullbwp7t35p140hvt*"] default_threshold_voltage_group 7t35p140hvt -type string</p> 
<p>set_attribute [get_libs "tcbn22ullbwp7t30p140mblvt*"] default_threshold_voltage_group 7t30p140mblvt -type string</p> 
<p></p> 
<p>###############################################</p> 
<p>####Optimization Constraints</p> 
<p>################################################</p> 
<p></p> 
<p>source -e -v ../../SYN/scripts/sta_ruls.tcl &gt;../$SYN_WA/logs/vision_sdc.log</p> 
<p>source -e -v ../../SYN/scripts/opt_rules.tcl &gt;../$SYN_WA/logs/opt_rules.log</p> 
<p>write_sdc -nosplit -version 2.0 ../$SYN_WA/outputs/${top_design}.sdc</p> 
<p></p> 
<p>check_timing &gt; ../$SYN_WA/reports/check_timing_beforecompile.rpt</p> 
<p></p> 
<p>############################################</p> 
<p>##Compile Design and Optimization Design</p> 
<p>###########################################</p> 
<p>set_app_var verilogout_equation false</p> 
<p>set_fixmultiple_port_nets -all -feedthroughs -buffer_constant [get_desgins *]</p> 
<p>set_flatten -design *post_disc_code_error*</p> 
<p>set_flatten -design *post_calc_dft*</p> 
<p>set_flatten -design *post_disc_phase_error*</p> 
<p>set_flatten -design *post_crossdot*</p> 
<p></p> 
<p>compile_ultra -scan -no_autoungroup -no_seq_output_inversion -gate_clock</p> 
<p>check_design &gt; ../$SYN_WA/reports/check_design_aftercompile.rpt</p> 
<p></p> 
<p>define_name_rules verilog -last_restricted _ -remove_chars</p> 
<p>change_names -rule verilog -hier</p> 
<p>write -f ddc -hier -output ../$SYN_WA/outputs/${top_design}_pre.ddc</p> 
<p>write -f verilog -hier -output ../$SYN_WA/outputs/${top_design}.vg</p> 
<p>write_sdc -nosplit -version 2.0 ../$SYN_WA/outputs/${top_design}.sdc</p> 
<p></p> 
<p>report_area -hierarchy -nosplit &gt;../$SYN_WA/reports/debug_area.summary.rpt</p> 
<p>report_area -hierarchy &gt; ../$SYN_WA/reports/debug_area.rpt</p> 
<p>report_timing -nworst 1000 -net -cap -transition &gt; ../$SYN_WA/reports/report_timing.rpt</p> 
<p>check_timing &gt; ../$SYN_WA/reports/check_timing.rpt</p> 
<p>report_constraint -all_violatiors -nosplit &gt; ../$SYN_WA/reports/debug_timing.summary.rpt</p> 
<p>report_constraint -all_violators -verbose &gt;../$SYN_WA/reports/debug_timing.rpt</p> 
<p>report_area &gt; ../$SYN_WA/reports/${top_design}-compile.area</p> 
<p>report_cell &gt; ../$SYN_WA/reports/${top_design}-compile.cell</p> 
<p>report_clock &gt; ../$SYN_WA/reports/${top_design}-compile.clocks</p> 
<p>report_power &gt; ../$SYN_WA/reports/${top_design}-compile.power</p> 
<p>report_power -hier -level 1 &gt; ../$SYN_WA/reports/${top_design}-compile_level1.power</p> 
<p>report_power -hierarchy -level 1 &gt; ../$SYN_WA/reports/${top_design}-compile_hier.power</p> 
<p>report_qor &gt; ../$SYN_WA/reports/${top_design}-compile.qor</p> 
<p>report_resources &gt; ../$SYN_WA/reports/${top_design}-compile_resources</p> 
<p>report_clock_gating &gt; ../$SYN_WA/reports/${top_design}-compile_clockgate</p> 
<p>report_clock_gating_check &gt; ../$SYN_WA/reports/${top_design}-compile_clockgate_check</p> 
<p>report_clock_gating -ungated &gt; ../$SYN_WA/logs/clock_gating_ungated.log</p> 
<p>report_clock_gating -hier &gt; ../$SYN_WA/logs/clock_gating_check.log</p> 
<p>report_threshold_voltage_group &gt; ../$SYN_WA/reports/threshold_voltage_group.rpt</p> 
<p>source ../../update_tag.tcl</p> 
<p>update_tag SYN_TAG</p> 
<p>date</p> 
<p>exit</p> 
<p>个人学习记录，如有侵权请联系删除，如有错误欢迎指出、拍砖。</p> 
<h2></h2> 
<p></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/058e9482969f02acc10a632588577475/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">UE4-Actor基础知识</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/52e0a04b504aa499a92fda2a12230fef/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">【链表】使用链表做加法</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>