[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-5",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.34)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2544,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-5_amd64.deb",
	"size": 658190,
	"md5": "55714cb5a4c969463c459e318af06fb0",
	"sha1": "f7463c0e5daf1eb7c6058a2c27e8f3feae3dfb5e",
	"sha256": "fbd4f71416eba75ab0576da2c493aa6f178702d11c97ba128001e672c58c30e0",
	"sha512": "560c4c78d2a36060e05a0075b99411646978114902fb49bd0f41288c8c070bf6bcc204a74f73feb1a620a367a88c2d1b5aec7fc44b38451fc4da8f1b60c7916b",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}]