Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tt_um_openram_top
Die area:                 ( 0 0 ) ( 334880 225760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1013
Number of terminals:      45
Number of snets:          4
Number of nets:           656

[WARNING DRT-0418] Term SRAM/din0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[7] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[15] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[16] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[22] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[32] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/clk0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/spare_wen0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[5] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[6] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[17] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[20] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[23] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[25] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[26] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[31] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[32] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 65.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 25853.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4222.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 298.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 325.
[INFO DRT-0033] via3 shape region query size = 588.
[INFO DRT-0033] met4 shape region query size = 315.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 209 pins.
[INFO DRT-0081]   Complete 58 unique inst patterns.
[INFO DRT-0084]   Complete 384 groups.
#scanned instances     = 1013
#unique  instances     = 65
#stdCellGenAp          = 1225
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 749
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1986
#instTermValidViaApCnt = 0
#macroGenAp            = 163
#macroValidPlanarAp    = 125
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 143.78 (MB), peak = 143.78 (MB)

[INFO DRT-0157] Number of guides:     5553

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 32 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1545.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1385.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 843.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 204.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 145.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2533 vertical wires in 1 frboxes and 1589 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 246 vertical wires in 1 frboxes and 484 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 161.25 (MB), peak = 161.25 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 161.25 (MB), peak = 161.25 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 161.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 201.89 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 200.25 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:00, memory = 195.46 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:01, memory = 218.55 (MB).
    Completing 60% with 106 violations.
    elapsed time = 00:00:01, memory = 209.19 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:01, memory = 209.19 (MB).
    Completing 80% with 106 violations.
    elapsed time = 00:00:01, memory = 244.32 (MB).
    Completing 90% with 189 violations.
    elapsed time = 00:00:02, memory = 238.39 (MB).
    Completing 100% with 220 violations.
    elapsed time = 00:00:02, memory = 246.29 (MB).
[INFO DRT-0199]   Number of violations = 309.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        2     41      5      0      1
Min Hole             0      3      0      0      0
Recheck              0     46     19      9     15
Short                0    159      9      0      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:02, memory = 603.76 (MB), peak = 603.76 (MB)
Total wire length = 31580 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12941 um.
Total wire length on LAYER met2 = 10213 um.
Total wire length on LAYER met3 = 6702 um.
Total wire length on LAYER met4 = 1724 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4679.
Up-via summary (total 4679):

-----------------------
 FR_MASTERSLICE       0
            li1    1875
           met1    2407
           met2     242
           met3     155
           met4       0
-----------------------
                   4679


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 309 violations.
    elapsed time = 00:00:00, memory = 603.76 (MB).
    Completing 20% with 309 violations.
    elapsed time = 00:00:00, memory = 631.76 (MB).
    Completing 30% with 211 violations.
    elapsed time = 00:00:00, memory = 621.27 (MB).
    Completing 40% with 211 violations.
    elapsed time = 00:00:01, memory = 635.02 (MB).
    Completing 50% with 211 violations.
    elapsed time = 00:00:01, memory = 636.64 (MB).
    Completing 60% with 211 violations.
    elapsed time = 00:00:01, memory = 636.64 (MB).
    Completing 70% with 211 violations.
    elapsed time = 00:00:01, memory = 654.77 (MB).
    Completing 80% with 211 violations.
    elapsed time = 00:00:02, memory = 648.39 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:02, memory = 654.52 (MB).
    Completing 100% with 67 violations.
    elapsed time = 00:00:02, memory = 654.52 (MB).
[INFO DRT-0199]   Number of violations = 69.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        8      4      0      2
Recheck              1      1      0      0
Short               49      3      1      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:03, memory = 654.64 (MB), peak = 658.14 (MB)
Total wire length = 31300 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12745 um.
Total wire length on LAYER met2 = 10163 um.
Total wire length on LAYER met3 = 6738 um.
Total wire length on LAYER met4 = 1654 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4638.
Up-via summary (total 4638):

-----------------------
 FR_MASTERSLICE       0
            li1    1875
           met1    2376
           met2     238
           met3     149
           met4       0
-----------------------
                   4638


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 69 violations.
    elapsed time = 00:00:00, memory = 654.64 (MB).
    Completing 20% with 69 violations.
    elapsed time = 00:00:00, memory = 672.52 (MB).
    Completing 30% with 72 violations.
    elapsed time = 00:00:00, memory = 673.89 (MB).
    Completing 40% with 72 violations.
    elapsed time = 00:00:00, memory = 673.89 (MB).
    Completing 50% with 72 violations.
    elapsed time = 00:00:00, memory = 678.77 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:00, memory = 678.77 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:01, memory = 683.52 (MB).
    Completing 80% with 64 violations.
    elapsed time = 00:00:01, memory = 685.39 (MB).
    Completing 90% with 64 violations.
    elapsed time = 00:00:01, memory = 685.39 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:01, memory = 685.39 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2
Metal Spacing        6      1
Min Hole             2      0
Short               48      2
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 688.27 (MB), peak = 688.27 (MB)
Total wire length = 31282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12767 um.
Total wire length on LAYER met2 = 10131 um.
Total wire length on LAYER met3 = 6722 um.
Total wire length on LAYER met4 = 1660 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4666.
Up-via summary (total 4666):

-----------------------
 FR_MASTERSLICE       0
            li1    1875
           met1    2401
           met2     241
           met3     149
           met4       0
-----------------------
                   4666


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 688.27 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 688.27 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:00, memory = 688.27 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 688.27 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:00, memory = 699.27 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:00, memory = 699.27 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 699.27 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:00, memory = 728.27 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:00, memory = 730.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 733.14 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:00, memory = 733.14 (MB), peak = 733.14 (MB)
Total wire length = 31255 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12589 um.
Total wire length on LAYER met2 = 10135 um.
Total wire length on LAYER met3 = 6870 um.
Total wire length on LAYER met4 = 1660 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4709.
Up-via summary (total 4709):

-----------------------
 FR_MASTERSLICE       0
            li1    1875
           met1    2424
           met2     261
           met3     149
           met4       0
-----------------------
                   4709


[INFO DRT-0198] Complete detail routing.
Total wire length = 31255 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12589 um.
Total wire length on LAYER met2 = 10135 um.
Total wire length on LAYER met3 = 6870 um.
Total wire length on LAYER met4 = 1660 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4709.
Up-via summary (total 4709):

-----------------------
 FR_MASTERSLICE       0
            li1    1875
           met1    2424
           met2     261
           met3     149
           met4       0
-----------------------
                   4709


[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:08, memory = 733.14 (MB), peak = 733.14 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Antenna cell                             33      82.58
  Buffer                                    2      10.01
  Clock buffer                             21     491.72
  Timing Repair Buffer                    168    1485.17
  Clock inverter                           10      93.84
  Sequential cell                         144    3677.28
  Multi-Input combinational cell          272    2892.77
  Total                                  1013   61652.35
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.sdc'…
