`timescale 1ns / 1ps


module CPU(
	input		clk,
	input		rst,
	output 		halt
	);
	
	// Split the instructions
	// Instruction-related wires
	wire [31:0]		inst;
	wire [5:0]		opcode;
	wire [4:0]		rs;
	wire [4:0]		rt;
	wire [4:0]		rd;
	wire [4:0]		shamt;
	wire [5:0]		funct;
	wire [15:0]		immi;
	wire [25:0]		immj;

	// Control-related wires
	wire			RegDst;
	wire			Jump;
	wire 			Branch;
	wire 			JR;
	wire			MemRead;
	wire			MemtoReg;
	wire 			MemWrite;
	wire			ALUSrc;
	wire			SignExtend;
	wire			RegWrite;
	wire [3:0]		ALUOp;
	wire			SavePC;

	// Sign extend the immediate
	wire [31:0]		ext_imm;

	// RF-related wires
	wire [4:0]		rd_addr1;
	wire [4:0]		rd_addr2;
	wire [31:0]		rd_data1;
	wire [31:0]		rd_data2;
	reg [4:0]		wr_addr;
	reg [31:0]		wr_data;

	// MEM-related wires
	wire [31:0]		mem_addr;
	wire [31:0]		mem_write_data;
	wire [31:0]		mem_read_data;

	// ALU-related wires
	wire [31:0]		operand1;
	wire [31:0]		operand2;
	wire [31:0]		alu_result;

	// Define PC
	reg [31:0]	PC;
	reg [31:0]	PC_next;

	// Define the wires

	assign halt				= (inst == 32'b0);

	always @(*) begin
		case (ALUOp)
			

		endcase
	end


	// Update the Clock
	always @(posedge clk) begin
		if (rst)	PC <= 0;
		else begin
			PC <= PC_next;
		end
	end
	

	CTRL ctrl (
		//input
		.opcode = opcode;
		.funct = funct;
		//output
		.RegDst = RegDst;
		.Jump = Jump;
		.Branch = Branch;
		.JR = JR;
		.MemRead = MemRead;
		.MemtoReg = MemtoReg;
		.MemWrite = MemWrite;
		.ALUSrc = ALUSrc;
		.SignExtend = SignExtend;
		.RegWrite = RegWrite;
		.ALUOp = ALUOp;
		.SavePC = SavePC;
	);

	RF rf (
		//input
		.clk = clk;
		.rst = rst;
		//read related
		.rd_addr1 = rd_addr1;
		.rd_addr2 = rd_addr2;
		//write related
		.RegWrite = RegWrite;
		.wr_addr = wr_addr;
		.wr_data = wr_data;
		//output
		.rd_data1 = rd_data1;
		.rd_data2 = rd_data2;
	);

	MEM mem (
		//instmem input
		.clk = clk;
		.rst = rst;
		.inst_addr = PC;
		//instmem output
		.inst = inst;
		
		//datamem input
		.mem_addr = mem_addr;
		.MemWrite = MemWrite;
		.mem_write_data = mem_write_data;
		//datamem output
		.mem_read_data = mem_read_data;
	);
	
	ALU alu (
		//input
		.operand1 = operand1;
		.operand2 = operand2;
		.shamt = shamt;
		.funct = funct;
		//output
		.alu_result = alu_result;
	);
	
endmodule
