<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>15-inch PowerBook G4 Developer Note: Architecture</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="Architecture"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>    
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP40003165-CH206" title="Architecture"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Guides</a> &gt; <a href="../../../../../HardwareDrivers/index.html#//apple_ref/doc/uid/TP30000440-TP40003576" target="_top">Hardware &amp; Drivers</a> &gt; <a href="../../../../../HardwareDrivers/AppleHardware-date.html#//apple_ref/doc/uid/TP30000440-TP40003576-TP30000519" target="_top">Apple Hardware</a> &gt; <a href="../0Preface/Q16C_preface.html#//apple_ref/doc/uid/TP40003165-CH204-DontLinkElementID_3">15-inch PowerBook G4 Developer Note</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../1Overview/Q16c_overview.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../3Input-Output/Q16c_inout.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <hr />
        
        
        <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_7" title="Architecture"></a><h1><a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF101" title="Architecture"></a>Architecture</h1><p>This chapter describes the architecture of the 15-inch PowerBook G4. It includes information about the major components on the main logic board: the microprocessor, the main IC, and the buses that connect them to each other and to the I/O interfaces. </p>


<!-- This template is being used for both PDF and HTML. -->

    
    <h4>In this section:</h4>
    
    
    <p class="blockquote">
    
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF102">Block Diagram and Buses</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF105">Microprocessor and Cache</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF108">Intrepid 2 Controller Functions and Buses</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-CJBJHCAB">Sudden Motion Sensor</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-BBCEEHJI">AirPort Extreme and Bluetooth Module</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF125">CardBus Controller IC</a>
				
			<br/>
			
        
			
			
				<a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF117">PCI USB 2.0 Controller</a>
				
			<br/>
			
        

    </p><br/>

<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF102" title="Block Diagram and Buses"></a><h2>Block Diagram and Buses</h2>
<p>This section is an overview of the major ICs and buses on the computer’s main logic board. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF103" title="Block Diagram"></a><h3>Block Diagram</h3>
<p><span class="content_text"><a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF126">Figure 2-1</a></span> is a simplified block diagram of the main logic board. The diagram shows the input and output connectors, the Intrepid 2 IC, and the major buses. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_50"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_51"></a></p>
<br/><div><a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF126" title="Figure 2-1Block diagram "></a><p><strong>Figure 2-1&nbsp;&nbsp;</strong>Block diagram </p><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_52"></a><img src = "../Art/050761031705_01.gif" alt = "Block diagram" width="625" height="654"></div><br/>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF104" title="Main IC and Buses"></a><h3>Main IC and Buses</h3>
<p>The architecture of the 15-inch PowerBook G4 is designed around the PowerPC G4 microprocessor and the Intrepid 2 IC, which provides the functions of a memory controller and an I/O device controller. </p>
<p>The PowerPC G4 microprocessor is connected to the Intrepid 2 IC by a MaxBus. The bus clock speed is 167 MHz. Additional buses implemented by the Intrepid 2 IC are summarized in Table 2-1, which is in the section <span class="content_text"><a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF108">“Intrepid 2 Controller Functions and Buses.”</a></span> <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_53"></a></p>
<p>The Intrepid 2 IC has a 32-bit PCI bus with a bus clock speed of 33 MHz. The PCI bus also connects to the Boot ROM, the CardBus controller, and AirPort Extreme. The Intrepid 2 IC has other buses that connect with the hard disk drive, the optical drive, the power controller IC, the audio IC, and the internal modem module. </p>
<p>Each of the components listed here is described in one of the following sections. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF105" title="Microprocessor and Cache"></a><h2>Microprocessor and Cache</h2>
<p>The microprocessor communicates with the rest of the system by way of a 64-bit MaxBus bus to the Intrepid 2 IC. The microprocessor has a separate bus to its internal second-level cache. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF106" title="PowerPC G4 Microprocessor"></a><h3>PowerPC G4 Microprocessor</h3>
<p>The PowerPC G4 microprocessor used in the 15-inch PowerBook G4 has many powerful features, including an efficient pipelined system bus called MaxBus. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_54"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_55"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_56"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_57"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_58"></a></p>
<p>Features of the PowerPC G4 include</p>
<ul class="spaceabove"><li class="li"><p>32-bit PowerPC implementation </p></li>
<li class="li"><p>superscalar PowerPC core </p></li>
<li class="li"><p>Velocity Engine (AltiVec technology): 128-bit-wide vector execution unit </p></li>
<li class="li"><p>dual 32 KB instruction and data caches </p></li>
<li class="li"><p>an on-chip level 2 (L2) cache consisting of 512 KB with a clock speed ratio of 1:1 </p></li>
<li class="li"><p>high bandwidth MaxBus (also compatible with 60x bus) </p></li>
<li class="li"><p>fully symmetric multiprocessing capability </p></li></ul>
<p>The PowerPC G4 microprocessor in the 15-inch PowerBook G4 runs at a clock speed of 1.67 GHz. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF107" title="Level 2 Cache "></a><h3>Level 2 Cache </h3><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_59"></a>
<p>The data storage for the L2 cache consists of 512 KB of fast static RAM that is built into the microprocessor chip along with the cache controller and tag storage. The built-in L2 cache runs at the same clock speed as the microprocessor.</p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF108" title="Intrepid 2 Controller Functions and Buses "></a><h2>Intrepid 2 Controller Functions and Buses </h2>
<p>The Intrepid 2 IC provides the functions of a memory controller and an I/O device controller in the 15-inch PowerBook G4.</p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_8" title="Note"></a><p><strong>Note:</strong>&nbsp; In the device tree, the I/O controller is named “mac-io”.</p></div>
<p>In addition to the buses listed in <span class="content_text"><a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF127">Table 2-1</a></span>, the Intrepid 2 IC also has separate interfaces to the physical layer (PHY) ICs for Ethernet and FireWire, and an I2C (inter-IC control bus) interface that is used for configuring the memory subsystem.<a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_60"></a> </p><a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF127" title="Table 2-1Buses supported by the Intrepid 2 IC with DDR2 RAM"></a><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5">
<caption class="tablecaption"><strong>Table 2-1&nbsp;&nbsp;</strong>Buses supported by the Intrepid 2 IC with DDR2 RAM</caption>

<tr>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Bus</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Destinations</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Width of data path</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Bus clock speed </p></th>
</tr>


<tr>
<td  scope="row"><p>MaxBus </p></td>
<td ><p>Microprocessor</p></td>
<td ><p>64 bits</p></td>
<td ><p>167 MHz </p></td>
</tr>
<tr>
<td  scope="row"><p>Memory </p></td>
<td ><p>System RAM</p></td>
<td ><p>64 bits</p></td>
<td ><p>333 MHz </p></td>
</tr>
<tr>
<td  scope="row"><p>PCI </p></td>
<td ><p>AirPort Extreme,  PC Card/CardBus,  Boot ROM, USB 2.0 controller</p></td>
<td ><p>32 bits</p></td>
<td ><p>33 MHz </p></td>
</tr>
<tr>
<td  scope="row"><p>AGP4X </p></td>
<td ><p>Graphics IC</p></td>
<td ><p>32 bits</p></td>
<td ><p>133 MHz </p></td>
</tr>
<tr>
<td  scope="row"><p>Ultra DMA ATA-100</p></td>
<td ><p>Hard drive</p></td>
<td ><p>16 bits</p></td>
<td ><p>100 MBps</p></td>
</tr>
<tr>
<td  scope="row"><p>Ultra DMA ATA-100</p></td>
<td ><p>SuperDrive</p></td>
<td ><p>16 bits</p></td>
<td ><p>16.7 MBps</p></td>
</tr>

</table></div>
<p>The following sections describe the subsystems that are connected to the Intrepid 2 IC. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF109" title="System RAM"></a><h3>System RAM</h3>
<p>The memory subsystem in the 15-inch PowerBook G4 supports two slots for 200-pin, PC2-4200 DDR2 SDRAM SO-DIMMs (small-outline dual inline memory modules) running at 333 MHz. The data bus to the RAM and DIMM is 64 bits wide, and the memory interface is synchronized to the MaxBus bus interface at 167 MHz. See <span class="content_text"><a href="../4Expansion/Q16c_expan.html#//apple_ref/doc/uid/TP40003165-CH208-TPXREF102">“RAM Expansion Slots.”</a></span></p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF110" title="Boot ROM "></a><h3>Boot ROM </h3><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_61"></a>
<p>The boot ROM is connected to the Intrepid 2 IC by way of the high byte of the PCI bus plus three additional control signals: chip select, write enable, and output enable. The boot ROM is a 1 MB by 8 bit device. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_62"></a></p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF111" title="FireWire Controller"></a><h3>FireWire Controller</h3>
<p>The Intrepid 2 IC FireWire controller supports IEEE 1394a FireWire 400 for a maximum data rate of 400 Mbps (50 MBps) and IEEE 1394b FireWire 800 for a maximum data rate of 800 Mbps (100 MBps). The Intrepid 2 IC provides DMA (direct memory access) support for the FireWire interface.<a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_63"></a> </p>
<p>The controller in the Intrepid 2 IC implements the FireWire link layer. A physical layer IC, called a PHY, implements the electrical signaling protocol of the FireWire interface and provides the electrical signals to the port. For more information, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF105">“FireWire Ports.”</a></span> </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF112" title="Ethernet Controller "></a><h3>Ethernet Controller </h3>
<p>The Intrepid 2 IC includes an Ethernet media access controller (MAC) that implements the link layer. The Intrepid 2 IC provides DB-DMA support for the Ethernet interface. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_64"></a></p>
<p>The Ethernet controller in the Intrepid 2 IC is connected to a PHY interface IC that provides the electrical signals to the port. The PHY is capable of operating in either 10BASE-T, 100BASE-T, or 1000BASE-T mode. The actual speed of the link is automatically negotiated by the PHY and the hub or switch to which it is connected. For more information, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF109">“Ethernet Port.”</a></span> </p>
<p>The PHY supports Auto-MDIX, which allows the use of straight-through cables in crossover situations (and conversely). For more information, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF109">“Ethernet Port.”</a></span> </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF113" title="Video Display Subsystem "></a><h3>Video Display Subsystem </h3><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_65"></a>
<p>The video display subsystem contains the graphics controller IC with 128 MB memory with dual link DVI functionality. The ATI Mobility Radeon 9700 graphics IC contains 2D and 3D acceleration engines, front-end and back-end scalers, a CRT controller, and an AGP4x bus interface with bus master capability. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_66"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_67"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_68"></a></p>
<p>The features of the ATI Mobility Radeon 9700 include   </p>
<ul class="spaceabove"><li class="li"><p>support for 128 MB of DDR video memory with dual link DVI functionality and 128-bit interface</p></li>
<li class="li"><p>2D and 3D graphics acceleration</p></li>
<li class="li"><p>transform acceleration</p></li>
<li class="li"><p>lighting acceleration</p></li>
<li class="li"><p>video acceleration </p></li>
<li class="li"><p>support for MPEG decoding</p></li>
<li class="li"><p>support for video mirror mode</p></li>
<li class="li"><p>support for dual-display mode</p></li>
<li class="li"><p>S-video output for a TV monitor</p></li>
<li class="li"><p>support for programmable pixel and vertex shading</p></li></ul>
<p>The interface between the graphics IC and the rest of the system is an <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_69"></a>AGP4x bus on the Intrepid 2 IC. To give the graphics IC fast access to system memory, the AGP bus has separate address and data lines and supports deeply pipelined read and write operations. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_70"></a>  </p>
<p>The graphics IC uses a graphics address remapping table (GART) to translate AGP logical addresses into physical addresses. The graphics driver software can allocate memory in both the graphics SDRAM and the main memory. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_71"></a></p>
<p>The graphics IC supports the built-in flat-panel display and an external monitor. The external monitor can either mirror the built-in display or show additional desktop space (dual-display mode). For information about the displays and supported resolutions, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF135">“Flat-Panel Display”</a></span> and <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF136">“External Monitors.”</a></span> </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF115" title="DMA Support"></a><h3>DMA Support</h3>
<p>The Intrepid 2 IC provides DB-DMA (descriptor-based direct memory access) support for the following I/O channels: <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_72"></a></p>
<ul class="spaceabove"><li class="li"><p>Ultra DMA ATA interface to the the internal hard drive</p></li>
<li class="li"><p>I2S interface to the built-in modem</p></li>
<li class="li"><p>I2S channel to the audio IC</p></li></ul>
<p>The DB-DMA system provides a scatter-gather process based on memory resident data structures that describe the data transfers. The DMA engine is enhanced to allow bursting of data files for improved performance. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF116" title="Interrupt Support"></a><h3>Interrupt Support</h3><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_73"></a>
<p>The Intrepid 2 IC has an interrupt controller (MPIC) that handles interrupts generated within the IC as well as external interrupts, such as those from the Ethernet and FireWire controllers. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF129" title="USB Interface "></a><h3>USB Interface </h3><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_74"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_75"></a>
<p>The internal USB 1.1 devices are connected via the PCI USB controller; see <span class="content_text"><a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF117">“PCI USB 2.0 Controller.”</a></span></p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF118" title="Ultra DMA/100 Interface "></a><h3>Ultra DMA/100 Interface </h3>
<p>The Intrepid 2 IC provides an Ultra DMA/100 channel that is connected to the internal hard disk drive. The Intrepid 2 IC provides DB-DMA (descriptor-based direct memory access) support for the Ultra DMA interface. The internal hard disk drive is connected as cable-select in an ATA Device 0/1 configuration. For more information, refer to <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF117">“Hard Disk Drive.”</a></span></p>
<p><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_76"></a>The SuperDrive and optional Combo drive are ATAPI drives and are cable-selected in an ATA device configuration. For more information, refer to <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-BBCEBJGG">“Combo Drive”</a></span> and <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF114">“SuperDrive.”</a></span></p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF120" title="Modem Support "></a><h3>Modem Support </h3>
<p>The internal modem is connected to an internal I2S port. The Intrepid 2 IC provides DB-DMA support for the modem interface. The modem provides digital call progress signals to the audio circuitry.   <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_77"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_78"></a></p>
<p>The internal modem is a separate module that contains the data pump IC and the interface to the telephone line (DAA). For more information about the modem, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF110">“Internal Modem.”</a></span> </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF121" title="Audio Circuitry "></a><h3>Audio Circuitry </h3>
<p>The audio circuitry is connected to the Intrepid 2 IC by a standard I2S (inter-IC sound) bus. The Intrepid 2 IC provides DB-DMA (descriptor-based direct memory access) support for the I2S port. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_79"></a></p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_9" title="Note"></a><p><strong>Note:</strong>&nbsp; In the device tree, the audio circuitry is named “sound”.</p></div>
<p>The audio circuitry includes a signal processing IC that handles the equalization and volume control functions and a codec IC that performs A-to-D and D-to-A conversion. </p>
<p>All audio is handled digitally inside the computer. The audio circuitry performs digital-to-analog conversion for the audio signals to the internal speakers. </p>
<p>For a description of the features of the audio system, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF140">“Audio System.”</a></span></p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF122" title="Power Controller"></a><h3>Power Controller</h3>
<p>The 15-inch PowerBook G4 can operate from a 15 volt power outlet on an airline, but for safety reasons, the computer will not allow battery charging. In order for the computer to detect the connection to airline power, the airline power cable should have a sense resistor of 24.3K ohms (+/- 1%) connected between the power plug's shell and ground.</p>
<p>The 15-inch PowerBook G4 has a variable speed fan control circuit and a thermal circuit that will force the unit to sleep and slow down the processor if the processor temperature exceeds 85 degrees Celsius. The circuit remains active during sleep so that it can continue to poll the temperature. </p>
<p><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_80"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_81"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_82"></a>The power management controller is a custom IC (PMU05), which controls the Sudden Motion Sensor (SMS), ambient light sensor (ALS), keyboard backlit LED, and the sleep LED. When the 15-inch PowerBook G4 is on and the LCD is off, the sleep LED emits a steady light (no pulsing) to indicate power to the system. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_83"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_84"></a></p>
<p>The PMU05 also supports several power-saving modes of operation, including idle, doze, and sleep. For more information, see <span class="content_text"><a href="../1Overview/Q16c_overview.html#//apple_ref/doc/uid/TP40003165-CH205-TPXREF109">“Power Management.”</a></span></p><div class="notebox"><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_10" title="Note"></a><p><strong>Note:</strong>&nbsp; In the device tree, the power controller is named “via-pmu”.</p></div>
<p>The process to reset the PMU is listed below.</p>
<ol class="ol"><li class="li"><p>If the computer is on, turn it off.</p></li>
<li class="li"><p>Disconnect the AC Adapter and remove the battery.</p></li>
<li class="li"><p>Press and hold down the power button for 5 seconds, and then release.</p></li>
<li class="li"><p>Wait 5 seconds.</p></li>
<li class="li"><p>Connect the battery and AC Adapter.</p></li>
<li class="li"><p>Press the power button to restart the computer.</p></li></ol>
<a name="//apple_ref/doc/uid/TP40003165-CH206-CJBJHCAB" title="Sudden Motion Sensor"></a><h2>Sudden Motion Sensor</h2>
<p><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_85"></a>The Sudden Motion Sensor (SMS) helps to detect an accidental drop or fall by sensing a change in position and accelerated movement of the 15-inch PowerBook G4. In the event of a drop, the SMS parks the hard drive heads to help lessen the risk of damage to the hard drive on impact. When the SMS senses that the PowerBook position is once again stable, it unlocks the hard drive heads and the system is up and running within seconds.</p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-BBCEEHJI" title="AirPort Extreme and Bluetooth Module "></a><h2>AirPort Extreme and Bluetooth Module </h2><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_86"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_87"></a>
<p>The 15-inch PowerBook G4 has a combined, internal AirPort Extreme and Bluetooth 2.0 + EDR module. The antennas are built into the system, one on either side of the display. </p>
<p>The 54 Mbps AirPort Extreme wireless LAN is connected via the PCI bus. For information about operation, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF111">“AirPort Extreme.”</a></span> </p>
<p><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_88"></a>Bluetooth is connected via a USB 1.1 bus. For more information on Bluetooth technology, refer to <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF182">Table 3-13</a></span>.</p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF125" title="CardBus Controller IC"></a><h2>CardBus Controller IC</h2><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_89"></a>
<p>The interface to the PC Card slot is connected to the PCI bus. The CardBus controller IC is a PCI1510A device made by Texas Instruments. It supports both 16-bit PC Cards and 32-bit CardBus Cards. </p>
<a name="//apple_ref/doc/uid/TP40003165-CH206-TPXREF117" title="PCI USB 2.0 Controller"></a><h2>PCI USB 2.0 Controller</h2>
<p>The 15-inch PowerBook G4 CPU uses a PCI USB controller with one Enhanced Host Controller Interface (EHCI) function and two Open Host Controller Interface (OHCI) functions. The controller supports two external USB 2.0 ports, the trackpad, keyboard, and Bluetooth. </p>
<p>The two external USB ports comply with the Universal Serial Bus Specification 2.0. The USB register set complies with the EHCI and OHCI specifications. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_90"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_91"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_92"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_93"></a><a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_94"></a>For more information, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF102">“USB 2.0 Ports.”</a></span></p>
<p>The two external USB 2.0 connectors support USB devices with data transfer rates of up to 480 Mbps. For more information about the connectors, see <span class="content_text"><a href="../3Input-Output/Q16c_inout.html#//apple_ref/doc/uid/TP40003165-CH207-TPXREF103">“USB Connectors.”</a></span> <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_95"></a></p>
<p>USB 2.0 devices connected to the 15-inch PowerBook G4 are required to support USB-suspend mode as defined in the USB specification. For additional reference information, see <span class="content_text"><a href="../aReferences/Q16c_ref.html#//apple_ref/doc/uid/TP40003165-CH209-TPXREF113">“USB Interface.”</a></span> </p>
<p>The USB ports on the 15-inch PowerBook G4 comply with the Universal Serial Bus Speciﬁcation 2.0. The USB controllers comply with the EHCI specification; the companion controllers comply with the OHCI specification. <a name="//apple_ref/doc/uid/TP40003165-CH206-DontLinkElementID_96"></a>The internal USB 1.1 interface complies with the OHCI specification, see <span class="content_text"><a href="Q16c_arch.html#//apple_ref/doc/uid/TP40003165-CH206-TPXREF129">“USB Interface.”</a></span></p>

        <br /><br /> 
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../1Overview/Q16c_overview.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../3Input-Output/Q16c_inout.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2003, 2005 Apple Computer, Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2005-10-27<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G4/15inchPowerBookG4/2Architecture/Q16c_arch.html%3Fid%3DTP40003165-1.0&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G4/15inchPowerBookG4/2Architecture/Q16c_arch.html%3Fid%3DTP40003165-1.0&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G4/15inchPowerBookG4/2Architecture/Q16c_arch.html%3Fid%3DTP40003165-1.0&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>