# Multicycle RISC-V CPU

Implementation of a simple multicycle RISC-V CPU (RV321) with interrupts in verilog. This work was done in the context of CS-200 Computer Architecture at EPFL. The C++ files where provided by the teaching team.
