# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Beat-The-Clock.srcs/sources_1/imports/PPL--Beat-the-clock/BeatTheClock/BeatTheClock.srcs/sources_1/new/bothplayersready.vhd" \
"../../../../Beat-The-Clock.srcs/sim_1/imports/PPL--Beat-the-clock/BeatTheClock/BeatTheClock.srcs/sim_1/new/bothplayersready_tb.vhd" \

# Do not sort compile order
nosort
