#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028c332fbd50 .scope module, "test_program_counter" "test_program_counter" 2 41;
 .timescale 0 0;
v0000028c33343ad0_0 .var "PC_in", 3 0;
v0000028c33343b70_0 .net "Q", 3 0, L_0000028c33396090;  1 drivers
v0000028c33343c10_0 .var "clk", 0 0;
v0000028c333444c0_0 .var "counter_enable", 0 0;
v0000028c33344560_0 .var "input_enable", 0 0;
v0000028c33396f90_0 .var "output_enable", 0 0;
v0000028c33396450_0 .var "reset", 0 0;
S_0000028c332feb00 .scope module, "pc" "program_counter" 2 46, 2 1 0, S_0000028c332fbd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "counter_enable";
    .port_info 4 /INPUT 1 "output_enable";
    .port_info 5 /INPUT 1 "input_enable";
    .port_info 6 /INPUT 4 "PC_in";
v0000028c333132d0_0 .var "PC", 3 0;
v0000028c332f9e20_0 .net "PC_in", 3 0, v0000028c33343ad0_0;  1 drivers
v0000028c332fbee0_0 .net "Q", 3 0, L_0000028c33396090;  alias, 1 drivers
o0000028c3334d028 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000028c33337a60_0 name=_ivl_0
v0000028c33337b00_0 .net "clk", 0 0, v0000028c33343c10_0;  1 drivers
v0000028c332fec90_0 .net "counter_enable", 0 0, v0000028c333444c0_0;  1 drivers
v0000028c332fed30_0 .net "input_enable", 0 0, v0000028c33344560_0;  1 drivers
v0000028c332fedd0_0 .net "output_enable", 0 0, v0000028c33396f90_0;  1 drivers
v0000028c332fee70_0 .net "reset", 0 0, v0000028c33396450_0;  1 drivers
E_0000028c332fb490 .event posedge, v0000028c33337b00_0;
E_0000028c332fae10 .event anyedge, v0000028c332fee70_0;
L_0000028c33396090 .functor MUXZ 4, o0000028c3334d028, v0000028c333132d0_0, v0000028c33396f90_0, C4<>;
    .scope S_0000028c332feb00;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c333132d0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000028c332feb00;
T_1 ;
    %wait E_0000028c332fae10;
    %load/vec4 v0000028c332fee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c333132d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028c333132d0_0;
    %assign/vec4 v0000028c333132d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028c332feb00;
T_2 ;
    %wait E_0000028c332fb490;
    %load/vec4 v0000028c332fec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000028c333132d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028c333132d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028c332fed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028c332f9e20_0;
    %assign/vec4 v0000028c333132d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028c333132d0_0;
    %assign/vec4 v0000028c333132d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028c332fbd50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33396450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c333444c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33396f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33344560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028c33343ad0_0, 0, 4;
    %vpi_call 2 66 "$monitor", "Time: %0t | Q: %b | clk: %b | reset: %b | counter_enable: %b | output_enable: %b | input_enable: %b | PC_in: %b", $time, v0000028c33343b70_0, v0000028c33343c10_0, v0000028c33396450_0, v0000028c333444c0_0, v0000028c33396f90_0, v0000028c33344560_0, v0000028c33343ad0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33396450_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33396450_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c333444c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33396f90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33396f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c333444c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c33396f90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33343c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c33396f90_0, 0, 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\components\design\program-counter.v";
