
---------- Begin Simulation Statistics ----------
final_tick                                13655039375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    281                       # Simulator instruction rate (inst/s)
host_mem_usage                                8023020                       # Number of bytes of host memory used
host_op_rate                                      288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29406.40                       # Real time elapsed on the host
host_tick_rate                                 341028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8273405                       # Number of instructions simulated
sim_ops                                       8463869                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010028                       # Number of seconds simulated
sim_ticks                                 10028404375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.061379                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  392094                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403965                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                540                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3632                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            405550                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3836                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  441199                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          565                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2699719                       # Number of instructions committed
system.cpu.committedOps                       2741489                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.167186                       # CPI: cycles per instruction
system.cpu.discardedOps                          8850                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1494340                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81336                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           745570                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2631567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315738                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      487                       # number of quiesce instructions executed
system.cpu.numCycles                          8550513                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       487                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1885367     68.77%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1174      0.04%     68.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90066      3.29%     72.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                764882     27.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2741489                       # Class of committed instruction
system.cpu.quiesceCycles                      7494934                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5918946                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        711053                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              223719                       # Transaction distribution
system.membus.trans_dist::ReadResp             227970                       # Transaction distribution
system.membus.trans_dist::WriteReq             132328                       # Transaction distribution
system.membus.trans_dist::WriteResp            132328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
system.membus.trans_dist::WriteClean              108                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3910                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           287                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       351232                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        351232                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       703814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       713486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       702464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       702464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1427641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       253696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       253696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66898                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22799442                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1063097                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000661                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025707                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1062394     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     703      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1063097                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1795471053                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9728250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11408234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1961625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7759605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1368811100                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20335250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       256000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       256000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       450305                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       450305                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4802                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1404928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1412610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10714                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22489562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2394055000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1915044866                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1218305000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       223232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       223232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       128000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       128000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       702464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       702464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       433591                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       433591    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       433591                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1012132125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1244160000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24444928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14286848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23724032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4319232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       446464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2805760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1620689333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816879704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2437569037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    941045419                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1424638204                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2365683624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2561734753                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2241517908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4803252661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       253696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       254912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       253696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       253696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3964                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3983                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25297743                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121256                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25418999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25297743                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25297743                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25297743                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121256                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25418999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14313088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8216832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       223232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              223642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128388                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1424638204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2616568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1427254772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2476167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816879704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            819355871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2476167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2241517908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2616568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2246610643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    351095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338081750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             136928                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128388                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8021                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7204984270                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1117520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13071964270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   208496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223641                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128388                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  197768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.142210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.689435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.772541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          561      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596      2.50%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316      1.32%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          326      1.37%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          368      1.54%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.43%     10.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          336      1.41%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          462      1.94%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20546     86.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1693.234848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    680.999847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.79%      3.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.76%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     32.58%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     57.58%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.52%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     972.643939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    830.032716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.576349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.30%      5.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.79%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14304256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8216896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14313024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8216832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1426.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       819.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1427.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    819.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10028259375                       # Total gap between requests
system.mem_ctrls.avgGap                      28487.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14278080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8191040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1423763887.662338256836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2610185.930002449080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2578276.566554985940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816783976.164702773094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       223232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13055502625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16461645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9196743000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174167812750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40248.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23702945.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1360686.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5362916265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    542430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4123663735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 974                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           487                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9619152.977413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2411003.594277                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          487    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5638750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11977125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             487                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8970511875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4684527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1344839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1344839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1344839                       # number of overall hits
system.cpu.icache.overall_hits::total         1344839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3964                       # number of overall misses
system.cpu.icache.overall_misses::total          3964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    172643125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    172643125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    172643125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    172643125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1348803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1348803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1348803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1348803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43552.756054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43552.756054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43552.756054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43552.756054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3964                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    166664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    166664750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166664750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42044.588799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42044.588799                       # average overall mshr miss latency
system.cpu.icache.replacements                   3763                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1344839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1344839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    172643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    172643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1348803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1348803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43552.756054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43552.756054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    166664750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166664750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42044.588799                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.508331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1464312                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3763                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            389.134201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.508331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2701570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2701570                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148332                       # number of overall hits
system.cpu.dcache.overall_hits::total          148332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          557                       # number of overall misses
system.cpu.dcache.overall_misses::total           557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40084125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40084125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40084125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40084125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003741                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71964.317774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71964.317774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71964.317774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71964.317774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.dcache.writebacks::total               280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4815                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4815                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30757500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30757500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10554000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10554000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71863.317757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71863.317757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71863.317757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71863.317757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.900312                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.900312                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73503.194888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73503.194888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          487                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          487                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21254625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21254625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74057.926829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74057.926829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21671.457906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21671.457906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17077625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17077625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69990.266393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69990.266393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4328                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4328                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9502875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9502875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67396.276596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67396.276596                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       351232                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       351232                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3663067250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3663067250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10429.195660                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10429.195660                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68306                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68306                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       282926                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       282926                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3538669553                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3538669553                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12507.403183                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12507.403183                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.327931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10293                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.239252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.327931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3405841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3405841                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13655039375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13655126250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    281                       # Simulator instruction rate (inst/s)
host_mem_usage                                8023020                       # Number of bytes of host memory used
host_op_rate                                      288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29406.48                       # Real time elapsed on the host
host_tick_rate                                 341030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8273414                       # Number of instructions simulated
sim_ops                                       8463884                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010028                       # Number of seconds simulated
sim_ticks                                 10028491250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.059945                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  392095                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403972                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                541                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3634                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            405550                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3836                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  441208                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12718                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          565                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2699728                       # Number of instructions committed
system.cpu.committedOps                       2741504                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.167227                       # CPI: cycles per instruction
system.cpu.discardedOps                          8857                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1494361                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81336                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           745571                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2631660                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315734                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      487                       # number of quiesce instructions executed
system.cpu.numCycles                          8550652                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       487                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1885375     68.77%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1174      0.04%     68.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90072      3.29%     72.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                764882     27.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2741504                       # Class of committed instruction
system.cpu.quiesceCycles                      7494934                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5918992                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        711055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              223719                       # Transaction distribution
system.membus.trans_dist::ReadResp             227971                       # Transaction distribution
system.membus.trans_dist::WriteReq             132328                       # Transaction distribution
system.membus.trans_dist::WriteResp            132328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          281                       # Transaction distribution
system.membus.trans_dist::WriteClean              108                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3910                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           288                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       351232                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        351232                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       703817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       713489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       702464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       702464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1427644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       253696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       253696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        67026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22799570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1063098                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000661                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025707                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1062395     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     703      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1063098                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1795478303                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9728250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11408234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1961625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7765355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1368811100                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20335250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       256000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       256000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       450305                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       450305                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4802                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1404928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1412610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10714                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22489562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2394055000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1915044866                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1218305000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       223232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       223232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       128000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       128000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       702464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       702464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22478848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       433591                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       433591    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       433591                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1012132125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1244160000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24444928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14286848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23724032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4319232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       446464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2805760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1620675294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816872628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2437547921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    941037267                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1424625863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2365663130                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2561712561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2241498491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4803211051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       253696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       254912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       253696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       253696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3964                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3983                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25297524                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121255                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25418779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25297524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25297524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25297524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121255                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25418779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14313152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8216896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       223232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              223643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          389                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128389                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1424625863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2622927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1427248790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2482527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816872628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            819355155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2482527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2241498491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2622927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2246603945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    351095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338081750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             136928                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128389                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128389                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8021                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7204984270                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1117525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13071990520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   208497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128389                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  197768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.142210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.689435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.772541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          561      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596      2.50%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316      1.32%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          326      1.37%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          368      1.54%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.43%     10.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          336      1.41%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          462      1.94%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20546     86.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1693.234848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    680.999847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.79%      3.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.76%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     32.58%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     57.58%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.52%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     972.643939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    830.032716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.576349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.30%      5.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.79%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14304320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8216896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14313088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8216896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1426.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       819.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1427.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    819.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10028516875                       # Total gap between requests
system.mem_ctrls.avgGap                      28487.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14278080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8191040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1423751553.854125261307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2616545.135839850176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2578254.231412925757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816776900.513324975967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       223232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          389                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13055502625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16487895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9196743000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174167812750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40214.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23642012.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1360686.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5362916265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    542430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4123750610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 974                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           487                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9619152.977413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2411003.594277                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          487    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5638750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11977125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             487                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8970598750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4684527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1344851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1344851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1344851                       # number of overall hits
system.cpu.icache.overall_hits::total         1344851                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3964                       # number of overall misses
system.cpu.icache.overall_misses::total          3964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    172643125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    172643125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    172643125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    172643125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1348815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1348815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1348815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1348815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43552.756054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43552.756054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43552.756054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43552.756054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3964                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    166664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    166664750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166664750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42044.588799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42044.588799                       # average overall mshr miss latency
system.cpu.icache.replacements                   3763                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1344851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1344851                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    172643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    172643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1348815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1348815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43552.756054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43552.756054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    166664750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166664750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42044.588799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42044.588799                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.508388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2927196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            708.592593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.508388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2701594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2701594                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148337                       # number of overall hits
system.cpu.dcache.overall_hits::total          148337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          558                       # number of overall misses
system.cpu.dcache.overall_misses::total           558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40144125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40144125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40144125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40144125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71942.876344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71942.876344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71942.876344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71942.876344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          281                       # number of writebacks
system.cpu.dcache.writebacks::total               281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4815                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4815                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30816250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30816250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30816250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30816250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10554000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10554000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002881                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71832.750583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71832.750583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71832.750583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71832.750583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.900312                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.900312                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    428                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73460.191083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73460.191083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          487                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          487                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21313375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21313375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74004.774306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74004.774306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21671.457906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21671.457906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17077625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17077625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69990.266393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69990.266393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4328                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4328                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9502875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9502875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67396.276596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67396.276596                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       351232                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       351232                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3663067250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3663067250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10429.195660                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10429.195660                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68306                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68306                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       282926                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       282926                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3538669553                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3538669553                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12507.403183                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12507.403183                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.327123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              153463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.911890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.327123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3405866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3405866                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13655126250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
