git clone --depth 1 --no-tags https://github.com/souktha/vga_draw_graph.git f:/verilog_sva_gh_scraper/data/full_repos/54279338
git clone --depth 1 --no-tags https://github.com/jschmidt1224/DVLSIReceiver.git f:/verilog_sva_gh_scraper/data/full_repos/54281654
git clone --depth 1 --no-tags https://github.com/Sarafim/melexis-labs.git f:/verilog_sva_gh_scraper/data/full_repos/52208974
git clone --depth 1 --no-tags https://github.com/felipe-spengler/Works.git f:/verilog_sva_gh_scraper/data/full_repos/53018150
git clone --depth 1 --no-tags https://github.com/Prats08/AWGN-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/54345685
git clone --depth 1 --no-tags https://github.com/quanuw/ee371lab1.git f:/verilog_sva_gh_scraper/data/full_repos/55263632
git clone --depth 1 --no-tags https://github.com/zstechly/mercury_baseboard.git f:/verilog_sva_gh_scraper/data/full_repos/54550439
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/SUME-BlinkLED.git f:/verilog_sva_gh_scraper/data/full_repos/54480615
git clone --depth 1 --no-tags https://github.com/Noelpc/Proy_1_grupo_5_Sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/54231183
git clone --depth 1 --no-tags https://github.com/sharukhhasan/SISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/54853541
git clone --depth 1 --no-tags https://github.com/wallento/nexys4ddr.git f:/verilog_sva_gh_scraper/data/full_repos/48911324
git clone --depth 1 --no-tags https://github.com/adzil/vlsi-final.git f:/verilog_sva_gh_scraper/data/full_repos/48683485
git clone --depth 1 --no-tags https://github.com/garethcmurphy/fpga-filters.git f:/verilog_sva_gh_scraper/data/full_repos/50107788
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/CVGX_starter_kit_templates.git f:/verilog_sva_gh_scraper/data/full_repos/50061752
git clone --depth 1 --no-tags https://github.com/RudraNilBasu/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/51379812
git clone --depth 1 --no-tags https://github.com/connerjohnston631/riscv-hackbox.git f:/verilog_sva_gh_scraper/data/full_repos/53556633
git clone --depth 1 --no-tags https://github.com/luooove/LM96570Control_NEW.git f:/verilog_sva_gh_scraper/data/full_repos/52882650
git clone --depth 1 --no-tags https://github.com/m13253/dsdsynth.git f:/verilog_sva_gh_scraper/data/full_repos/53261628
git clone --depth 1 --no-tags https://github.com/mshr-h/stopwatch_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/47765321
git clone --depth 1 --no-tags https://github.com/SanjayRai/MMCM_servo_ultraScale.git f:/verilog_sva_gh_scraper/data/full_repos/48510386
git clone --depth 1 --no-tags https://github.com/mukulmk/VLIW-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/47843439
git clone --depth 1 --no-tags https://github.com/shinh/ppc.git f:/verilog_sva_gh_scraper/data/full_repos/48654402
git clone --depth 1 --no-tags https://github.com/ysarch-lab/verilog_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/51276512
git clone --depth 1 --no-tags https://github.com/theapi/de1-soc.git f:/verilog_sva_gh_scraper/data/full_repos/50724111
git clone --depth 1 --no-tags https://github.com/pwittich/mmaps_digitizer.git f:/verilog_sva_gh_scraper/data/full_repos/56242016
git clone --depth 1 --no-tags https://github.com/cainex/fr_lcdcontrol.git f:/verilog_sva_gh_scraper/data/full_repos/49522715
git clone --depth 1 --no-tags https://github.com/tnguyen306/CS3220.git f:/verilog_sva_gh_scraper/data/full_repos/51722421
git clone --depth 1 --no-tags https://github.com/CurrentlyAWey/CompArch_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/52289476
git clone --depth 1 --no-tags https://github.com/ilovaca/ece342_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/52559488
git clone --depth 1 --no-tags https://github.com/kjinxin/Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/49031025
git clone --depth 1 --no-tags https://github.com/yayouz/DBN.git f:/verilog_sva_gh_scraper/data/full_repos/51095033
git clone --depth 1 --no-tags https://github.com/Milleraj66/MIPS_CPU_16Bit_Behavioral.git f:/verilog_sva_gh_scraper/data/full_repos/51280940
git clone --depth 1 --no-tags https://github.com/jtmess/VerilogALU.git f:/verilog_sva_gh_scraper/data/full_repos/52192102
git clone --depth 1 --no-tags https://github.com/bbednarski9/371Project4.git f:/verilog_sva_gh_scraper/data/full_repos/52244914
git clone --depth 1 --no-tags https://github.com/neterudia/RonriSekei.git f:/verilog_sva_gh_scraper/data/full_repos/49914849
git clone --depth 1 --no-tags https://github.com/MagnesiumTeam/ADDFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/56142897
git clone --depth 1 --no-tags https://github.com/pbing/zscale_system.git f:/verilog_sva_gh_scraper/data/full_repos/53084274
git clone --depth 1 --no-tags https://github.com/broothie/Verilog-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/53691308
git clone --depth 1 --no-tags https://github.com/cameron-klales/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/55467923
git clone --depth 1 --no-tags https://github.com/Paty14/processador.git f:/verilog_sva_gh_scraper/data/full_repos/53503298
git clone --depth 1 --no-tags https://github.com/ngwy/EE396_Simple_Simon_Game.git f:/verilog_sva_gh_scraper/data/full_repos/53546387
git clone --depth 1 --no-tags https://github.com/kunhuahuang/16-bit-KH-s-controller-system.git f:/verilog_sva_gh_scraper/data/full_repos/53524981
git clone --depth 1 --no-tags https://github.com/mRasey/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/54885941
git clone --depth 1 --no-tags https://github.com/huangguimin/moto_2_DDA.git f:/verilog_sva_gh_scraper/data/full_repos/54863773
git clone --depth 1 --no-tags https://github.com/C-L-G/Video_Shift_Tap.git f:/verilog_sva_gh_scraper/data/full_repos/55947337
git clone --depth 1 --no-tags https://github.com/barry963/ViterbiDecoder_Parallel.git f:/verilog_sva_gh_scraper/data/full_repos/55788412
git clone --depth 1 --no-tags https://github.com/ypei92/revised_flappy_bird.git f:/verilog_sva_gh_scraper/data/full_repos/50544324
git clone --depth 1 --no-tags https://github.com/Hersh500/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/49413971
git clone --depth 1 --no-tags https://github.com/shnider42/comp-arch.git f:/verilog_sva_gh_scraper/data/full_repos/47596917
git clone --depth 1 --no-tags https://github.com/premswar/verilogcen598.git f:/verilog_sva_gh_scraper/data/full_repos/50801036
git clone --depth 1 --no-tags https://github.com/yugeorge/tx_data.git f:/verilog_sva_gh_scraper/data/full_repos/48096040
git clone --depth 1 --no-tags https://github.com/masson2013/jit_switch.git f:/verilog_sva_gh_scraper/data/full_repos/54493662
git clone --depth 1 --no-tags https://github.com/ash-aldujaili/frogger-arcade-game-fpga-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/54308737
git clone --depth 1 --no-tags https://github.com/dakodako/dsd-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/54030223
git clone --depth 1 --no-tags https://github.com/eslamomar/Alu-32bit-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/54342406
git clone --depth 1 --no-tags https://github.com/goyal-shubham/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/54369641
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proy_1_grupo_10_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/54090736
git clone --depth 1 --no-tags https://github.com/EarthPeopleTechnology/DUEPROLOGIC_FPGA_DEV_PROJECT_DVD.git f:/verilog_sva_gh_scraper/data/full_repos/54622043
git clone --depth 1 --no-tags https://github.com/andrewpeck/gem_cluster_packer.git f:/verilog_sva_gh_scraper/data/full_repos/48133080
git clone --depth 1 --no-tags https://github.com/mpolatcan/MP-MIPS-Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/48694522
git clone --depth 1 --no-tags https://github.com/fearmi/proyecto-PWM.git f:/verilog_sva_gh_scraper/data/full_repos/52244967
git clone --depth 1 --no-tags https://github.com/dsingh8924/ece554.git f:/verilog_sva_gh_scraper/data/full_repos/50468123
git clone --depth 1 --no-tags https://github.com/aniboy/test.git f:/verilog_sva_gh_scraper/data/full_repos/53619926
git clone --depth 1 --no-tags https://github.com/dpankova/dsp.git f:/verilog_sva_gh_scraper/data/full_repos/54677101
git clone --depth 1 --no-tags https://github.com/willtuna/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/54821377
git clone --depth 1 --no-tags https://github.com/MBeatrizMS/DPWM.git f:/verilog_sva_gh_scraper/data/full_repos/54248367
git clone --depth 1 --no-tags https://github.com/hardik-manocha/AES_dynamic_s_box.git f:/verilog_sva_gh_scraper/data/full_repos/55479191
git clone --depth 1 --no-tags https://github.com/Felipe2395/j1_espectro_uart.git f:/verilog_sva_gh_scraper/data/full_repos/47783942
git clone --depth 1 --no-tags https://github.com/brendabrandy/comparch_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/51347045
git clone --depth 1 --no-tags https://github.com/AkshitKumar/EE2702.git f:/verilog_sva_gh_scraper/data/full_repos/52858798
git clone --depth 1 --no-tags https://github.com/yks3456/cs350c-final.git f:/verilog_sva_gh_scraper/data/full_repos/53112849
git clone --depth 1 --no-tags https://github.com/hbk1517/slv2010.git f:/verilog_sva_gh_scraper/data/full_repos/53163191
git clone --depth 1 --no-tags https://github.com/jcallejat/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/53809235
git clone --depth 1 --no-tags https://github.com/yukunli/Study_coding_Data.git f:/verilog_sva_gh_scraper/data/full_repos/53039869
git clone --depth 1 --no-tags https://github.com/kashyapperla/Project273.git f:/verilog_sva_gh_scraper/data/full_repos/56264989
git clone --depth 1 --no-tags https://github.com/ibread/ibread.git f:/verilog_sva_gh_scraper/data/full_repos/55758833
git clone --depth 1 --no-tags https://github.com/umutozturk95/Morse_Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/49495776
git clone --depth 1 --no-tags https://github.com/hesitateYU/cobaltmips.git f:/verilog_sva_gh_scraper/data/full_repos/49372102
git clone --depth 1 --no-tags https://github.com/expoed/dvrk_eth1394.git f:/verilog_sva_gh_scraper/data/full_repos/48110522
git clone --depth 1 --no-tags https://github.com/HackLinux/Nexys4DDR_DMA_controller.git f:/verilog_sva_gh_scraper/data/full_repos/48934487
git clone --depth 1 --no-tags https://github.com/priyakapadia/Break-the-Bricks.git f:/verilog_sva_gh_scraper/data/full_repos/48398442
git clone --depth 1 --no-tags https://github.com/boehmerst/tta_fu.git f:/verilog_sva_gh_scraper/data/full_repos/48883178
git clone --depth 1 --no-tags https://github.com/b1ackturtle/DE0_Lesson.git f:/verilog_sva_gh_scraper/data/full_repos/48683869
git clone --depth 1 --no-tags https://github.com/liuyikcheng/EnahncedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/48615165
git clone --depth 1 --no-tags https://github.com/JKN0/deep-protoboard-leds7seg.git f:/verilog_sva_gh_scraper/data/full_repos/48277969
git clone --depth 1 --no-tags https://github.com/ljhcage/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/48378612
git clone --depth 1 --no-tags https://github.com/Jesus89/verilog-test.git f:/verilog_sva_gh_scraper/data/full_repos/50366303
git clone --depth 1 --no-tags https://github.com/hammashamzah/lsicontest-timHAF.git f:/verilog_sva_gh_scraper/data/full_repos/49695747
git clone --depth 1 --no-tags https://github.com/ysx001/Verilog-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/55873934
git clone --depth 1 --no-tags https://github.com/JerryBuilds/ProjectAmadeus.git f:/verilog_sva_gh_scraper/data/full_repos/55384541
git clone --depth 1 --no-tags https://github.com/monmon4/co_project.git f:/verilog_sva_gh_scraper/data/full_repos/48158333
git clone --depth 1 --no-tags https://github.com/cavapoo2/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/56806408
git clone --depth 1 --no-tags https://github.com/birdeclipse/yqiu21.git f:/verilog_sva_gh_scraper/data/full_repos/52336518
git clone --depth 1 --no-tags https://github.com/greengie/single-cycle-mip-control.git f:/verilog_sva_gh_scraper/data/full_repos/52623101
git clone --depth 1 --no-tags https://github.com/yaya0805/The_Romance_Between_Ghost_and_Numbers.git f:/verilog_sva_gh_scraper/data/full_repos/53594725
git clone --depth 1 --no-tags https://github.com/zhudhjen/ComputerSystemArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/53583389
git clone --depth 1 --no-tags https://github.com/KuangRD/VerilogHDL_Exercise.git f:/verilog_sva_gh_scraper/data/full_repos/53208051
git clone --depth 1 --no-tags https://github.com/dartelvis/SistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/53520430
git clone --depth 1 --no-tags https://github.com/Owlisen/z3sdram.git f:/verilog_sva_gh_scraper/data/full_repos/53810156
git clone --depth 1 --no-tags https://github.com/firdoussaleheen/virtualdisplay.git f:/verilog_sva_gh_scraper/data/full_repos/54678824
