
---------- Begin Simulation Statistics ----------
final_tick                                14810137500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847628                       # Number of bytes of host memory used
host_op_rate                                   100836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   281.11                       # Real time elapsed on the host
host_tick_rate                               52684198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25000003                       # Number of instructions simulated
sim_ops                                      28346190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014810                       # Number of seconds simulated
sim_ticks                                 14810137500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.954949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2289728                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2290760                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1092                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4479925                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              75782                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76072                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              290                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5575584                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  273088                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11712489                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11105616                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               820                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5553426                       # Number of branches committed
system.cpu.commit.bw_lim_events               1215710                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           30306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           96826                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             25015144                       # Number of instructions committed
system.cpu.commit.committedOps               28361331                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     28505644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.994937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.030978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19581066     68.69%     68.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3376866     11.85%     80.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1595625      5.60%     86.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       922991      3.24%     89.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       759411      2.66%     92.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       326265      1.14%     93.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       464377      1.63%     94.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       263333      0.92%     95.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1215710      4.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28505644                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               272436                       # Number of function calls committed.
system.cpu.commit.int_insts                  24653936                       # Number of committed integer instructions.
system.cpu.commit.loads                       4277508                       # Number of loads committed
system.cpu.commit.membars                       30270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20787      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         19226060     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          151201      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           47210      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           47208      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           41582      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          56693      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4277508     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4493079     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          28361331                       # Class of committed instruction
system.cpu.commit.refs                        8770587                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    497046                       # Number of committed Vector instructions.
system.cpu.committedInsts                    25000003                       # Number of Instructions Simulated
system.cpu.committedOps                      28346190                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.184811                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.184811                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9186544                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   275                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2286824                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               28486558                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13767748                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5420470                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2506                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   914                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                141452                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     5575584                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3713453                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      13534065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1154                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       25174880                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    5556                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188235                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           14981845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2638598                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.849921                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           28518720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.001054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.311430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22857272     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   591967      2.08%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   525770      1.84%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   728381      2.55%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   936187      3.28%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   502173      1.76%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   152463      0.53%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   246318      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1978189      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28518720                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1101556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  954                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5561342                       # Number of branches executed
system.cpu.iew.exec_nop                         15172                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.972402                       # Inst execution rate
system.cpu.iew.exec_refs                      9177227                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4532322                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10877                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4290289                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              30382                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               546                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4535777                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            28471715                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4644905                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1157                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28802826                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                392599                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2506                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                392230                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         33811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           219849                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       226876                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12776                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42696                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          782                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26109170                       # num instructions consuming a value
system.cpu.iew.wb_count                      28437295                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.527367                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13769126                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.960062                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28445046                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32769843                       # number of integer regfile reads
system.cpu.int_regfile_writes                18941073                       # number of integer regfile writes
system.cpu.ipc                               0.844017                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.844017                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20806      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19261292     66.87%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               151206      0.52%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                47269      0.16%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                47266      0.16%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                41622      0.14%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               56759      0.20%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4645130     16.13%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4532631     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28803984                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      570700                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019813                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   66787     11.70%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 154400     27.05%     38.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                349509     61.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               28816728                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           85642097                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27939938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28067955                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   28426161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  28803984                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               30382                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          110320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               162                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28518720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.010003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.775923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18972194     66.53%     66.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2445842      8.58%     75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2117231      7.42%     82.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1675188      5.87%     88.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1264460      4.43%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              868046      3.04%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              727626      2.55%     98.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              250774      0.88%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              197359      0.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28518720                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.972441                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 537150                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1055452                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       497357                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            499080                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            135625                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           105654                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4290289                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4535777                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                19521358                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 121081                       # number of misc regfile writes
system.cpu.numCycles                         29620276                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  343103                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              30286701                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    615                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13804293                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              45950492                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               28476503                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30370864                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5539451                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2189068                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2506                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2282587                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    84105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         32433292                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        6546780                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              91852                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    524468                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          30385                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           604339                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     55728331                       # The number of ROB reads
system.cpu.rob.rob_writes                    56929430                       # The number of ROB writes
system.cpu.timesIdled                          350810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   603200                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  249696                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       642096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1284685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78410                       # Transaction distribution
system.membus.trans_dist::CleanEvict              349                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80353                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15010                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       269500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 269500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11121472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11121472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95378                       # Request fanout histogram
system.membus.reqLayer0.occupancy           499785000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493484000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            560382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       191948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       507890                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            82192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           82192                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        508127                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1524144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       403130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1927274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     65025088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15871040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80896128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           78999                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5018240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           721588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 721347     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    241      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             721588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1263770500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         201678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         762190500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               507602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39609                       # number of demand (read+write) hits
system.l2.demand_hits::total                   547211                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              507602                       # number of overall hits
system.l2.overall_hits::.cpu.data               39609                       # number of overall hits
system.l2.overall_hits::total                  547211                       # number of overall hits
system.l2.demand_misses::.cpu.inst                525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              94838                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               525                       # number of overall misses
system.l2.overall_misses::.cpu.data             94838                       # number of overall misses
system.l2.overall_misses::total                 95363                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41395000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8237252500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8278647500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41395000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8237252500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8278647500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           508127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           134447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               642574                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          508127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          134447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              642574                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.705393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148408                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.705393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148408                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78847.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86856.033447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86811.944884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78847.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86856.033447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86811.944884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78410                       # number of writebacks
system.l2.writebacks::total                     78410                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         94838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        94838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95363                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7288872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7325017500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7288872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7325017500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.705393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.148408                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.705393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.148408                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68847.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76856.033447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76811.944884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68847.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76856.033447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76811.944884                       # average overall mshr miss latency
system.l2.replacements                          78999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113538                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       507889                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           507889                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       507889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       507889                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           80353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80353                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6909287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6909287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         82192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             82192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85986.677535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85986.677535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        80353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6105757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6105757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75986.677535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75986.677535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         507602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             507602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41395000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41395000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       508127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         508127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78847.619048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78847.619048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68847.619048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68847.619048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1327965000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1327965000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.277198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.277198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91678.633069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91678.633069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1183115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1183115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.277198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.277198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81678.633069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81678.633069                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15092.359536                       # Cycle average of tags in use
system.l2.tags.total_refs                     1284669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.468532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.372157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       110.895146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14976.092233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.914068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10372855                       # Number of tag accesses
system.l2.tags.data_accesses                 10372855                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6069632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5018240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5018240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           94838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78410                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78410                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2268716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         409829551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             412098267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2268716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2268716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      338838178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            338838178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      338838178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2268716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        409829551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            750936445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     94838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000755942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78410                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78410                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1540858500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  476815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3328914750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16157.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34907.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    82844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69782                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    526.524930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.032707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.283521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1615      7.65%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3425     16.22%     23.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3348     15.85%     39.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1886      8.93%     48.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2338     11.07%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2129     10.08%     69.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2130     10.09%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          737      3.49%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3511     16.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.366083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.786866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.375662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4680     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.741350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.711244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3014     64.37%     64.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.58%     64.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1491     31.85%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      3.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6103232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5016512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6103232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5018240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       412.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       338.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    412.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    338.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14809783500                       # Total gap between requests
system.mem_ctrls.avgGap                      85224.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6069632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5016512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2268716.276266847737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 409829550.873514831066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 338721500.728808224201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        94838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78410                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14539250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3314375500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298711832500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27693.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34947.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3809613.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             76248060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             40523010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           341270580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          205375680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1169045280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4070388240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2259397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8162248290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.125760                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5827946250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    494520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8487671250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             74548740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39623595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           339621240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          203783580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1169045280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3953558760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2357780160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8137961355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.485874                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6084226750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    494520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8231390750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      3205052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3205052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3205052                       # number of overall hits
system.cpu.icache.overall_hits::total         3205052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       508401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         508401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       508401                       # number of overall misses
system.cpu.icache.overall_misses::total        508401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6721305499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6721305499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6721305499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6721305499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3713453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3713453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3713453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3713453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136908                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13220.480485                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13220.480485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13220.480485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13220.480485                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          570                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       507890                       # number of writebacks
system.cpu.icache.writebacks::total            507890                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       508127                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       508127                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       508127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       508127                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6202006999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6202006999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6202006999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6202006999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.136834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.136834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136834                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12205.623789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12205.623789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12205.623789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12205.623789                       # average overall mshr miss latency
system.cpu.icache.replacements                 507890                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3205052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3205052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       508401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        508401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6721305499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6721305499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3713453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3713453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13220.480485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13220.480485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       508127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       508127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6202006999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6202006999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.136834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12205.623789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12205.623789                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.818447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3713179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            508127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.307581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.818447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7935033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7935033                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8293269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8293269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8307833                       # number of overall hits
system.cpu.dcache.overall_hits::total         8307833                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       242504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         242504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       244991                       # number of overall misses
system.cpu.dcache.overall_misses::total        244991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16304408124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16304408124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16304408124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16304408124                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8535773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8535773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8552824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8552824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67233.563669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67233.563669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66551.049320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66551.049320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2545693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.269596                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113538                       # number of writebacks
system.cpu.dcache.writebacks::total            113538                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108045                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108045                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108045                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108045                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       134459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       134459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       134461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       134461                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8909140337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8909140337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8909325337                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8909325337                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66259.159573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66259.159573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66259.549884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66259.549884                       # average overall mshr miss latency
system.cpu.dcache.replacements                 134206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3978901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3978901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        94061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4266401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4266401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4072962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4072962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45357.810357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45357.810357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        41662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        41662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1823151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1823151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34793.622016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34793.622016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4314368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4314368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       148430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12037594129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12037594129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4462798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4462798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81099.468632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81099.468632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        66383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        82047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        82047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7085589342                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7085589342                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86360.127025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86360.127025                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2487                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2487                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17051                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17051                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.145857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.145857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000117                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        15213                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15213                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data        15121                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15121                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    211824500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    211824500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        30334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        30334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.498484                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.498484                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14008.630382                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14008.630382                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data        15120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        15120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        30270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        30270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.659487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8487778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            134462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.123990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.659487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17361318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17361318                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14810137500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14810137500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
