
Finalv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071fc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001270  080073ac  080073ac  000083ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800861c  0800861c  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  0800861c  0800861c  0000961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008624  08008624  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008628  08008628  00009628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800862c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a080  2**0
                  CONTENTS
 10 .bss          00025d8c  20000080  20000080  0000a080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025e0c  20025e0c  0000a080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145fc  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032dc  00000000  00000000  0001e6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001450  00000000  00000000  00021988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa9  00000000  00000000  00022dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027062  00000000  00000000  00023d81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019001  00000000  00000000  0004ade3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2cc8  00000000  00000000  00063de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146aac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cdc  00000000  00000000  00146af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0014c7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007394 	.word	0x08007394

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08007394 	.word	0x08007394

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f002 fb2c 	bl	8002be0 <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 fc2c 	bl	8000de4 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 fbad 	bl	8000cec <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fcf4 	bl	8000f84 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f000 fe20 	bl	80011e0 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b03      	ldr	r3, [pc, #12]	@ (80005b0 <ApplicationInit+0x30>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005a6:	f000 f99b 	bl	80008e0 <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	2000011c 	.word	0x2000011c

080005b4 <check_grid_empty>:
		for (uint8_t col = 0; col<4; col++)
			gameGrid[row][col] = 0;
}

bool check_grid_empty()
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
	for (uint8_t row = 0; row < 4; row++)
 80005ba:	2300      	movs	r3, #0
 80005bc:	71fb      	strb	r3, [r7, #7]
 80005be:	e016      	b.n	80005ee <check_grid_empty+0x3a>
		for (uint8_t col = 0; col<3; col++)
 80005c0:	2300      	movs	r3, #0
 80005c2:	71bb      	strb	r3, [r7, #6]
 80005c4:	e00d      	b.n	80005e2 <check_grid_empty+0x2e>
			if (gameGrid[col][row] != 0)
 80005c6:	79ba      	ldrb	r2, [r7, #6]
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	490f      	ldr	r1, [pc, #60]	@ (8000608 <check_grid_empty+0x54>)
 80005cc:	0092      	lsls	r2, r2, #2
 80005ce:	4413      	add	r3, r2
 80005d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <check_grid_empty+0x28>
				return 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	e00f      	b.n	80005fc <check_grid_empty+0x48>
		for (uint8_t col = 0; col<3; col++)
 80005dc:	79bb      	ldrb	r3, [r7, #6]
 80005de:	3301      	adds	r3, #1
 80005e0:	71bb      	strb	r3, [r7, #6]
 80005e2:	79bb      	ldrb	r3, [r7, #6]
 80005e4:	2b02      	cmp	r3, #2
 80005e6:	d9ee      	bls.n	80005c6 <check_grid_empty+0x12>
	for (uint8_t row = 0; row < 4; row++)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	3301      	adds	r3, #1
 80005ec:	71fb      	strb	r3, [r7, #7]
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	2b03      	cmp	r3, #3
 80005f2:	d9e5      	bls.n	80005c0 <check_grid_empty+0xc>
	touchNum = 0;
 80005f4:	4b05      	ldr	r3, [pc, #20]	@ (800060c <check_grid_empty+0x58>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	801a      	strh	r2, [r3, #0]
	return 1;
 80005fa:	2301      	movs	r3, #1
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	200000a4 	.word	0x200000a4
 800060c:	200000a0 	.word	0x200000a0

08000610 <random_block>:

void random_block(uint16_t num, RNG_HandleTypeDef hrng)
{
 8000610:	b084      	sub	sp, #16
 8000612:	b590      	push	{r4, r7, lr}
 8000614:	b083      	sub	sp, #12
 8000616:	af00      	add	r7, sp, #0
 8000618:	4604      	mov	r4, r0
 800061a:	f107 001c 	add.w	r0, r7, #28
 800061e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000622:	4623      	mov	r3, r4
 8000624:	80fb      	strh	r3, [r7, #6]

	hrng.Instance = RNG;
 8000626:	4b32      	ldr	r3, [pc, #200]	@ (80006f0 <random_block+0xe0>)
 8000628:	61fb      	str	r3, [r7, #28]
	if (HAL_RNG_Init(&hrng) != HAL_OK)
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	4618      	mov	r0, r3
 8000630:	f005 fa36 	bl	8005aa0 <HAL_RNG_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <random_block+0x2e>
	{
		Error_Handler();
 800063a:	f001 fcab 	bl	8001f94 <Error_Handler>
	}

	num--;
 800063e:	88fb      	ldrh	r3, [r7, #6]
 8000640:	3b01      	subs	r3, #1
 8000642:	80fb      	strh	r3, [r7, #6]

	do
	{
		randomNumbery[num] = HAL_RNG_GetRandomNumber(&hrng)%4;
 8000644:	f107 031c 	add.w	r3, r7, #28
 8000648:	4618      	mov	r0, r3
 800064a:	f005 faa9 	bl	8005ba0 <HAL_RNG_GetRandomNumber>
 800064e:	4602      	mov	r2, r0
 8000650:	88fb      	ldrh	r3, [r7, #6]
 8000652:	f002 0203 	and.w	r2, r2, #3
 8000656:	4927      	ldr	r1, [pc, #156]	@ (80006f4 <random_block+0xe4>)
 8000658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		randomNumberx[num] = HAL_RNG_GetRandomNumber(&hrng)%3;
 800065c:	f107 031c 	add.w	r3, r7, #28
 8000660:	4618      	mov	r0, r3
 8000662:	f005 fa9d 	bl	8005ba0 <HAL_RNG_GetRandomNumber>
 8000666:	4601      	mov	r1, r0
 8000668:	88f8      	ldrh	r0, [r7, #6]
 800066a:	4b23      	ldr	r3, [pc, #140]	@ (80006f8 <random_block+0xe8>)
 800066c:	fba3 2301 	umull	r2, r3, r3, r1
 8000670:	085a      	lsrs	r2, r3, #1
 8000672:	4613      	mov	r3, r2
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	4413      	add	r3, r2
 8000678:	1aca      	subs	r2, r1, r3
 800067a:	4b20      	ldr	r3, [pc, #128]	@ (80006fc <random_block+0xec>)
 800067c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
	} while (gameGrid[randomNumberx[num]][randomNumbery[num]] != 0);
 8000680:	88fb      	ldrh	r3, [r7, #6]
 8000682:	4a1e      	ldr	r2, [pc, #120]	@ (80006fc <random_block+0xec>)
 8000684:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000688:	88fb      	ldrh	r3, [r7, #6]
 800068a:	491a      	ldr	r1, [pc, #104]	@ (80006f4 <random_block+0xe4>)
 800068c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000690:	491b      	ldr	r1, [pc, #108]	@ (8000700 <random_block+0xf0>)
 8000692:	0092      	lsls	r2, r2, #2
 8000694:	4413      	add	r3, r2
 8000696:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1d2      	bne.n	8000644 <random_block+0x34>

	gameGrid[randomNumberx[num]][randomNumbery[num]] = num + 1;
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	4a16      	ldr	r2, [pc, #88]	@ (80006fc <random_block+0xec>)
 80006a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006a6:	88fb      	ldrh	r3, [r7, #6]
 80006a8:	4912      	ldr	r1, [pc, #72]	@ (80006f4 <random_block+0xe4>)
 80006aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006ae:	88f9      	ldrh	r1, [r7, #6]
 80006b0:	3101      	adds	r1, #1
 80006b2:	b288      	uxth	r0, r1
 80006b4:	4912      	ldr	r1, [pc, #72]	@ (8000700 <random_block+0xf0>)
 80006b6:	0092      	lsls	r2, r2, #2
 80006b8:	4413      	add	r3, r2
 80006ba:	4602      	mov	r2, r0
 80006bc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	generate_block(randomNumberx[num], randomNumbery[num], num + 1);
 80006c0:	88fb      	ldrh	r3, [r7, #6]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	@ (80006fc <random_block+0xec>)
 80006c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006c8:	b298      	uxth	r0, r3
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	4a09      	ldr	r2, [pc, #36]	@ (80006f4 <random_block+0xe4>)
 80006ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d2:	b299      	uxth	r1, r3
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	3301      	adds	r3, #1
 80006d8:	b29b      	uxth	r3, r3
 80006da:	461a      	mov	r2, r3
 80006dc:	f000 f84c 	bl	8000778 <generate_block>



}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80006ea:	b004      	add	sp, #16
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	50060800 	.word	0x50060800
 80006f4:	200000ec 	.word	0x200000ec
 80006f8:	aaaaaaab 	.word	0xaaaaaaab
 80006fc:	200000bc 	.word	0x200000bc
 8000700:	200000a4 	.word	0x200000a4

08000704 <hide_numbers>:

void hide_numbers()
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
	for (uint16_t x = 0; x<3; x++)
 800070a:	2300      	movs	r3, #0
 800070c:	80fb      	strh	r3, [r7, #6]
 800070e:	e028      	b.n	8000762 <hide_numbers+0x5e>
		for (uint16_t y = 0; y<4; y++)
 8000710:	2300      	movs	r3, #0
 8000712:	80bb      	strh	r3, [r7, #4]
 8000714:	e01f      	b.n	8000756 <hide_numbers+0x52>
			if (gameGrid[x][y] != 0)
 8000716:	88fa      	ldrh	r2, [r7, #6]
 8000718:	88bb      	ldrh	r3, [r7, #4]
 800071a:	4916      	ldr	r1, [pc, #88]	@ (8000774 <hide_numbers+0x70>)
 800071c:	0092      	lsls	r2, r2, #2
 800071e:	4413      	add	r3, r2
 8000720:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d013      	beq.n	8000750 <hide_numbers+0x4c>
				LCD_Draw_Square_Fill(((x * 80)+ 2), ((y * 80) + 2), 76, LCD_COLOR_BLUE);
 8000728:	88fb      	ldrh	r3, [r7, #6]
 800072a:	461a      	mov	r2, r3
 800072c:	0092      	lsls	r2, r2, #2
 800072e:	4413      	add	r3, r2
 8000730:	011b      	lsls	r3, r3, #4
 8000732:	b29b      	uxth	r3, r3
 8000734:	3302      	adds	r3, #2
 8000736:	b298      	uxth	r0, r3
 8000738:	88bb      	ldrh	r3, [r7, #4]
 800073a:	461a      	mov	r2, r3
 800073c:	0092      	lsls	r2, r2, #2
 800073e:	4413      	add	r3, r2
 8000740:	011b      	lsls	r3, r3, #4
 8000742:	b29b      	uxth	r3, r3
 8000744:	3302      	adds	r3, #2
 8000746:	b299      	uxth	r1, r3
 8000748:	231f      	movs	r3, #31
 800074a:	224c      	movs	r2, #76	@ 0x4c
 800074c:	f000 fb0e 	bl	8000d6c <LCD_Draw_Square_Fill>
		for (uint16_t y = 0; y<4; y++)
 8000750:	88bb      	ldrh	r3, [r7, #4]
 8000752:	3301      	adds	r3, #1
 8000754:	80bb      	strh	r3, [r7, #4]
 8000756:	88bb      	ldrh	r3, [r7, #4]
 8000758:	2b03      	cmp	r3, #3
 800075a:	d9dc      	bls.n	8000716 <hide_numbers+0x12>
	for (uint16_t x = 0; x<3; x++)
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	3301      	adds	r3, #1
 8000760:	80fb      	strh	r3, [r7, #6]
 8000762:	88fb      	ldrh	r3, [r7, #6]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d9d3      	bls.n	8000710 <hide_numbers+0xc>
}
 8000768:	bf00      	nop
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	200000a4 	.word	0x200000a4

08000778 <generate_block>:
void generate_block	(uint16_t x, uint16_t y, uint16_t num)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	80fb      	strh	r3, [r7, #6]
 8000782:	460b      	mov	r3, r1
 8000784:	80bb      	strh	r3, [r7, #4]
 8000786:	4613      	mov	r3, r2
 8000788:	807b      	strh	r3, [r7, #2]
	LCD_Draw_Square_Fill((x * 80), (y * 80), 80, LCD_COLOR_BLACK);
 800078a:	88fb      	ldrh	r3, [r7, #6]
 800078c:	461a      	mov	r2, r3
 800078e:	0092      	lsls	r2, r2, #2
 8000790:	4413      	add	r3, r2
 8000792:	011b      	lsls	r3, r3, #4
 8000794:	b298      	uxth	r0, r3
 8000796:	88bb      	ldrh	r3, [r7, #4]
 8000798:	461a      	mov	r2, r3
 800079a:	0092      	lsls	r2, r2, #2
 800079c:	4413      	add	r3, r2
 800079e:	011b      	lsls	r3, r3, #4
 80007a0:	b299      	uxth	r1, r3
 80007a2:	2300      	movs	r3, #0
 80007a4:	2250      	movs	r2, #80	@ 0x50
 80007a6:	f000 fae1 	bl	8000d6c <LCD_Draw_Square_Fill>
	LCD_Draw_Square_Fill(((x * 80)+ 2), ((y * 80) + 2), 76, LCD_COLOR_BLUE);
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	461a      	mov	r2, r3
 80007ae:	0092      	lsls	r2, r2, #2
 80007b0:	4413      	add	r3, r2
 80007b2:	011b      	lsls	r3, r3, #4
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	3302      	adds	r3, #2
 80007b8:	b298      	uxth	r0, r3
 80007ba:	88bb      	ldrh	r3, [r7, #4]
 80007bc:	461a      	mov	r2, r3
 80007be:	0092      	lsls	r2, r2, #2
 80007c0:	4413      	add	r3, r2
 80007c2:	011b      	lsls	r3, r3, #4
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	3302      	adds	r3, #2
 80007c8:	b299      	uxth	r1, r3
 80007ca:	231f      	movs	r3, #31
 80007cc:	224c      	movs	r2, #76	@ 0x4c
 80007ce:	f000 facd 	bl	8000d6c <LCD_Draw_Square_Fill>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 fbf8 	bl	8000fc8 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80007d8:	482f      	ldr	r0, [pc, #188]	@ (8000898 <generate_block+0x120>)
 80007da:	f000 fc05 	bl	8000fe8 <LCD_SetFont>
	if (num > 9)
 80007de:	887b      	ldrh	r3, [r7, #2]
 80007e0:	2b09      	cmp	r3, #9
 80007e2:	d93e      	bls.n	8000862 <generate_block+0xea>
	{

		LCD_DisplayChar((x * 80) + 25, (y * 80) + 30, blockNums[num / 10] );
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	461a      	mov	r2, r3
 80007e8:	0092      	lsls	r2, r2, #2
 80007ea:	4413      	add	r3, r2
 80007ec:	011b      	lsls	r3, r3, #4
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	3319      	adds	r3, #25
 80007f2:	b298      	uxth	r0, r3
 80007f4:	88bb      	ldrh	r3, [r7, #4]
 80007f6:	461a      	mov	r2, r3
 80007f8:	0092      	lsls	r2, r2, #2
 80007fa:	4413      	add	r3, r2
 80007fc:	011b      	lsls	r3, r3, #4
 80007fe:	b29b      	uxth	r3, r3
 8000800:	331e      	adds	r3, #30
 8000802:	b299      	uxth	r1, r3
 8000804:	887b      	ldrh	r3, [r7, #2]
 8000806:	4a25      	ldr	r2, [pc, #148]	@ (800089c <generate_block+0x124>)
 8000808:	fba2 2303 	umull	r2, r3, r2, r3
 800080c:	08db      	lsrs	r3, r3, #3
 800080e:	b29b      	uxth	r3, r3
 8000810:	461a      	mov	r2, r3
 8000812:	4b23      	ldr	r3, [pc, #140]	@ (80008a0 <generate_block+0x128>)
 8000814:	5c9b      	ldrb	r3, [r3, r2]
 8000816:	461a      	mov	r2, r3
 8000818:	f000 fcba 	bl	8001190 <LCD_DisplayChar>
		LCD_DisplayChar((x * 80) + 35, (y * 80) + 30, blockNums[num % 10] );
 800081c:	88fb      	ldrh	r3, [r7, #6]
 800081e:	461a      	mov	r2, r3
 8000820:	0092      	lsls	r2, r2, #2
 8000822:	4413      	add	r3, r2
 8000824:	011b      	lsls	r3, r3, #4
 8000826:	b29b      	uxth	r3, r3
 8000828:	3323      	adds	r3, #35	@ 0x23
 800082a:	b298      	uxth	r0, r3
 800082c:	88bb      	ldrh	r3, [r7, #4]
 800082e:	461a      	mov	r2, r3
 8000830:	0092      	lsls	r2, r2, #2
 8000832:	4413      	add	r3, r2
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	b29b      	uxth	r3, r3
 8000838:	331e      	adds	r3, #30
 800083a:	b29c      	uxth	r4, r3
 800083c:	887a      	ldrh	r2, [r7, #2]
 800083e:	4b17      	ldr	r3, [pc, #92]	@ (800089c <generate_block+0x124>)
 8000840:	fba3 1302 	umull	r1, r3, r3, r2
 8000844:	08d9      	lsrs	r1, r3, #3
 8000846:	460b      	mov	r3, r1
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	440b      	add	r3, r1
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	b29b      	uxth	r3, r3
 8000852:	461a      	mov	r2, r3
 8000854:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <generate_block+0x128>)
 8000856:	5c9b      	ldrb	r3, [r3, r2]
 8000858:	461a      	mov	r2, r3
 800085a:	4621      	mov	r1, r4
 800085c:	f000 fc98 	bl	8001190 <LCD_DisplayChar>
	}
	else
	{
		LCD_DisplayChar((x * 80) + 30, (y * 80) + 30, blockNums[num] );
	}
}
 8000860:	e015      	b.n	800088e <generate_block+0x116>
		LCD_DisplayChar((x * 80) + 30, (y * 80) + 30, blockNums[num] );
 8000862:	88fb      	ldrh	r3, [r7, #6]
 8000864:	461a      	mov	r2, r3
 8000866:	0092      	lsls	r2, r2, #2
 8000868:	4413      	add	r3, r2
 800086a:	011b      	lsls	r3, r3, #4
 800086c:	b29b      	uxth	r3, r3
 800086e:	331e      	adds	r3, #30
 8000870:	b298      	uxth	r0, r3
 8000872:	88bb      	ldrh	r3, [r7, #4]
 8000874:	461a      	mov	r2, r3
 8000876:	0092      	lsls	r2, r2, #2
 8000878:	4413      	add	r3, r2
 800087a:	011b      	lsls	r3, r3, #4
 800087c:	b29b      	uxth	r3, r3
 800087e:	331e      	adds	r3, #30
 8000880:	b299      	uxth	r1, r3
 8000882:	887b      	ldrh	r3, [r7, #2]
 8000884:	4a06      	ldr	r2, [pc, #24]	@ (80008a0 <generate_block+0x128>)
 8000886:	5cd3      	ldrb	r3, [r2, r3]
 8000888:	461a      	mov	r2, r3
 800088a:	f000 fc81 	bl	8001190 <LCD_DisplayChar>
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	bd90      	pop	{r4, r7, pc}
 8000896:	bf00      	nop
 8000898:	2000000c 	.word	0x2000000c
 800089c:	cccccccd 	.word	0xcccccccd
 80008a0:	20000000 	.word	0x20000000

080008a4 <remove_block>:


void remove_block	(uint16_t x, uint16_t y)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	460a      	mov	r2, r1
 80008ae:	80fb      	strh	r3, [r7, #6]
 80008b0:	4613      	mov	r3, r2
 80008b2:	80bb      	strh	r3, [r7, #4]
	LCD_Draw_Square_Fill((x * 80), (y * 80), 80, LCD_COLOR_WHITE);
 80008b4:	88fb      	ldrh	r3, [r7, #6]
 80008b6:	461a      	mov	r2, r3
 80008b8:	0092      	lsls	r2, r2, #2
 80008ba:	4413      	add	r3, r2
 80008bc:	011b      	lsls	r3, r3, #4
 80008be:	b298      	uxth	r0, r3
 80008c0:	88bb      	ldrh	r3, [r7, #4]
 80008c2:	461a      	mov	r2, r3
 80008c4:	0092      	lsls	r2, r2, #2
 80008c6:	4413      	add	r3, r2
 80008c8:	011b      	lsls	r3, r3, #4
 80008ca:	b299      	uxth	r1, r3
 80008cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008d0:	2250      	movs	r2, #80	@ 0x50
 80008d2:	f000 fa4b 	bl	8000d6c <LCD_Draw_Square_Fill>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <LCDTouchScreenInterruptGPIOInit>:

// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80008f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f8:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80008fa:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80008fe:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 8000904:	2302      	movs	r3, #2
 8000906:	613b      	str	r3, [r7, #16]
    
    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000908:	2300      	movs	r3, #0
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <LCDTouchScreenInterruptGPIOInit+0x64>)
 800090e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000910:	4a0c      	ldr	r2, [pc, #48]	@ (8000944 <LCDTouchScreenInterruptGPIOInit+0x64>)
 8000912:	f043 0301 	orr.w	r3, r3, #1
 8000916:	6313      	str	r3, [r2, #48]	@ 0x30
 8000918:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <LCDTouchScreenInterruptGPIOInit+0x64>)
 800091a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091c:	f003 0301 	and.w	r3, r3, #1
 8000920:	603b      	str	r3, [r7, #0]
 8000922:	683b      	ldr	r3, [r7, #0]

    // GPIO Init      
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4619      	mov	r1, r3
 8000928:	4807      	ldr	r0, [pc, #28]	@ (8000948 <LCDTouchScreenInterruptGPIOInit+0x68>)
 800092a:	f002 fc5d 	bl	80031e8 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	@ 0x28
 8000930:	f002 fc0b 	bl	800314a <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000936:	4a06      	ldr	r2, [pc, #24]	@ (8000950 <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000938:	601a      	str	r2, [r3, #0]

}
 800093a:	bf00      	nop
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40020000 	.word	0x40020000
 800094c:	20000124 	.word	0x20000124
 8000950:	0600000f 	.word	0x0600000f

08000954 <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 800095a:	2028      	movs	r0, #40	@ 0x28
 800095c:	f002 fc03 	bl	8003166 <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 8000960:	2300      	movs	r3, #0
 8000962:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000964:	4b70      	ldr	r3, [pc, #448]	@ (8000b28 <EXTI15_10_IRQHandler+0x1d4>)
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800096a:	e006      	b.n	800097a <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 800096c:	204c      	movs	r0, #76	@ 0x4c
 800096e:	f001 fea6 	bl	80026be <STMPE811_Read>
 8000972:	4603      	mov	r3, r0
 8000974:	461a      	mov	r2, r3
 8000976:	4b6c      	ldr	r3, [pc, #432]	@ (8000b28 <EXTI15_10_IRQHandler+0x1d4>)
 8000978:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800097a:	4b6b      	ldr	r3, [pc, #428]	@ (8000b28 <EXTI15_10_IRQHandler+0x1d4>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d0f4      	beq.n	800096c <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 8000982:	200a      	movs	r0, #10
 8000984:	f000 fc42 	bl	800120c <ReadRegisterFromTouchModule>
 8000988:	4603      	mov	r3, r0
 800098a:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 800098c:	2100      	movs	r1, #0
 800098e:	200a      	movs	r0, #10
 8000990:	f000 fc4a 	bl	8001228 <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000994:	200b      	movs	r0, #11
 8000996:	f000 fc39 	bl	800120c <ReadRegisterFromTouchModule>
 800099a:	4603      	mov	r3, r0
 800099c:	461a      	mov	r2, r3
 800099e:	4b63      	ldr	r3, [pc, #396]	@ (8000b2c <EXTI15_10_IRQHandler+0x1d8>)
 80009a0:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 80009a2:	4b62      	ldr	r3, [pc, #392]	@ (8000b2c <EXTI15_10_IRQHandler+0x1d8>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 80009ac:	797b      	ldrb	r3, [r7, #5]
 80009ae:	4619      	mov	r1, r3
 80009b0:	200b      	movs	r0, #11
 80009b2:	f000 fc39 	bl	8001228 <WriteDataToTouchModule>
	
	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 80009b6:	2040      	movs	r0, #64	@ 0x40
 80009b8:	f000 fc28 	bl	800120c <ReadRegisterFromTouchModule>
 80009bc:	4603      	mov	r3, r0
 80009be:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 80009c0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	da01      	bge.n	80009cc <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80009c8:	2301      	movs	r3, #1
 80009ca:	71fb      	strb	r3, [r7, #7]
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d00f      	beq.n	80009f2 <EXTI15_10_IRQHandler+0x9e>
	{
		printf("\nPressed");
 80009d2:	4857      	ldr	r0, [pc, #348]	@ (8000b30 <EXTI15_10_IRQHandler+0x1dc>)
 80009d4:	f005 fe12 	bl	80065fc <iprintf>
		// May need to do numerous retries? 
		DetermineTouchPosition(&StaticTouchData);
 80009d8:	4856      	ldr	r0, [pc, #344]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 80009da:	f000 fc0c 	bl	80011f6 <DetermineTouchPosition>
		/* Touch valid */
		printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 80009de:	4b55      	ldr	r3, [pc, #340]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 80009e0:	881b      	ldrh	r3, [r3, #0]
 80009e2:	4619      	mov	r1, r3
 80009e4:	4b53      	ldr	r3, [pc, #332]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 80009e6:	885b      	ldrh	r3, [r3, #2]
 80009e8:	461a      	mov	r2, r3
 80009ea:	4853      	ldr	r0, [pc, #332]	@ (8000b38 <EXTI15_10_IRQHandler+0x1e4>)
 80009ec:	f005 fe06 	bl	80065fc <iprintf>
 80009f0:	e07a      	b.n	8000ae8 <EXTI15_10_IRQHandler+0x194>
		//LCD_Clear(0, LCD_COLOR_RED);

	}else{

		/* Touch not pressed */
		printf("\nNot pressed \n");
 80009f2:	4852      	ldr	r0, [pc, #328]	@ (8000b3c <EXTI15_10_IRQHandler+0x1e8>)
 80009f4:	f005 fe6a 	bl	80066cc <puts>

		correctCenterx = randomNumberx[touchNum] * 80 + 40;
 80009f8:	4b51      	ldr	r3, [pc, #324]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b51      	ldr	r3, [pc, #324]	@ (8000b44 <EXTI15_10_IRQHandler+0x1f0>)
 8000a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	0092      	lsls	r2, r2, #2
 8000a0a:	4413      	add	r3, r2
 8000a0c:	011b      	lsls	r3, r3, #4
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	3328      	adds	r3, #40	@ 0x28
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	4b4c      	ldr	r3, [pc, #304]	@ (8000b48 <EXTI15_10_IRQHandler+0x1f4>)
 8000a16:	801a      	strh	r2, [r3, #0]
		correctCentery = randomNumbery[touchNum] * 80 + 40;
 8000a18:	4b49      	ldr	r3, [pc, #292]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000a1a:	881b      	ldrh	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8000b4c <EXTI15_10_IRQHandler+0x1f8>)
 8000a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	461a      	mov	r2, r3
 8000a28:	0092      	lsls	r2, r2, #2
 8000a2a:	4413      	add	r3, r2
 8000a2c:	011b      	lsls	r3, r3, #4
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	3328      	adds	r3, #40	@ 0x28
 8000a32:	b29a      	uxth	r2, r3
 8000a34:	4b46      	ldr	r3, [pc, #280]	@ (8000b50 <EXTI15_10_IRQHandler+0x1fc>)
 8000a36:	801a      	strh	r2, [r3, #0]

		DetermineTouchPosition(&StaticTouchData);
 8000a38:	483e      	ldr	r0, [pc, #248]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 8000a3a:	f000 fbdc 	bl	80011f6 <DetermineTouchPosition>
		if (((StaticTouchData.x - correctCenterx) > -40) && ((StaticTouchData.x - correctCenterx) < 40) && (((320 - StaticTouchData.y) - correctCentery) > -40) && (((320 - StaticTouchData.y) - correctCentery) < 40))
 8000a3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b40      	ldr	r3, [pc, #256]	@ (8000b48 <EXTI15_10_IRQHandler+0x1f4>)
 8000a46:	881b      	ldrh	r3, [r3, #0]
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	f113 0f27 	cmn.w	r3, #39	@ 0x27
 8000a4e:	db45      	blt.n	8000adc <EXTI15_10_IRQHandler+0x188>
 8000a50:	4b38      	ldr	r3, [pc, #224]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b3c      	ldr	r3, [pc, #240]	@ (8000b48 <EXTI15_10_IRQHandler+0x1f4>)
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	2b27      	cmp	r3, #39	@ 0x27
 8000a5e:	dc3d      	bgt.n	8000adc <EXTI15_10_IRQHandler+0x188>
 8000a60:	4b34      	ldr	r3, [pc, #208]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 8000a62:	885b      	ldrh	r3, [r3, #2]
 8000a64:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000a68:	4a39      	ldr	r2, [pc, #228]	@ (8000b50 <EXTI15_10_IRQHandler+0x1fc>)
 8000a6a:	8812      	ldrh	r2, [r2, #0]
 8000a6c:	1a9b      	subs	r3, r3, r2
 8000a6e:	f113 0f27 	cmn.w	r3, #39	@ 0x27
 8000a72:	db33      	blt.n	8000adc <EXTI15_10_IRQHandler+0x188>
 8000a74:	4b2f      	ldr	r3, [pc, #188]	@ (8000b34 <EXTI15_10_IRQHandler+0x1e0>)
 8000a76:	885b      	ldrh	r3, [r3, #2]
 8000a78:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000a7c:	4a34      	ldr	r2, [pc, #208]	@ (8000b50 <EXTI15_10_IRQHandler+0x1fc>)
 8000a7e:	8812      	ldrh	r2, [r2, #0]
 8000a80:	1a9b      	subs	r3, r3, r2
 8000a82:	2b27      	cmp	r3, #39	@ 0x27
 8000a84:	dc2a      	bgt.n	8000adc <EXTI15_10_IRQHandler+0x188>
		{
			remove_block(randomNumberx[touchNum], randomNumbery[touchNum]);
 8000a86:	4b2e      	ldr	r3, [pc, #184]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000a88:	881b      	ldrh	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b44 <EXTI15_10_IRQHandler+0x1f0>)
 8000a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	4a2a      	ldr	r2, [pc, #168]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000a96:	8812      	ldrh	r2, [r2, #0]
 8000a98:	4611      	mov	r1, r2
 8000a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8000b4c <EXTI15_10_IRQHandler+0x1f8>)
 8000a9c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000aa0:	b292      	uxth	r2, r2
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fefd 	bl	80008a4 <remove_block>
			gameGrid[randomNumberx[touchNum]][randomNumbery[touchNum]] = 0;
 8000aaa:	4b25      	ldr	r3, [pc, #148]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	4b24      	ldr	r3, [pc, #144]	@ (8000b44 <EXTI15_10_IRQHandler+0x1f0>)
 8000ab2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ab6:	4b22      	ldr	r3, [pc, #136]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000ab8:	881b      	ldrh	r3, [r3, #0]
 8000aba:	4619      	mov	r1, r3
 8000abc:	4b23      	ldr	r3, [pc, #140]	@ (8000b4c <EXTI15_10_IRQHandler+0x1f8>)
 8000abe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ac2:	4924      	ldr	r1, [pc, #144]	@ (8000b54 <EXTI15_10_IRQHandler+0x200>)
 8000ac4:	0092      	lsls	r2, r2, #2
 8000ac6:	4413      	add	r3, r2
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]


			touchNum++;
 8000ace:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000ad0:	881b      	ldrh	r3, [r3, #0]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b40 <EXTI15_10_IRQHandler+0x1ec>)
 8000ad8:	801a      	strh	r2, [r3, #0]
 8000ada:	e005      	b.n	8000ae8 <EXTI15_10_IRQHandler+0x194>

		}else
		{
			LCD_DrawMonkey(120, 140);
 8000adc:	218c      	movs	r1, #140	@ 0x8c
 8000ade:	2078      	movs	r0, #120	@ 0x78
 8000ae0:	f000 fb00 	bl	80010e4 <LCD_DrawMonkey>
			while (1);
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <EXTI15_10_IRQHandler+0x190>
			//remove_block(1, 1);
		//LCD_Clear(0, LCD_COLOR_GREEN);
	}


	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 8000ae8:	2101      	movs	r1, #1
 8000aea:	204b      	movs	r0, #75	@ 0x4b
 8000aec:	f001 fdf8 	bl	80026e0 <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 8000af0:	2100      	movs	r1, #0
 8000af2:	204b      	movs	r0, #75	@ 0x4b
 8000af4:	f001 fdf4 	bl	80026e0 <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	4619      	mov	r1, r3
 8000afc:	200a      	movs	r0, #10
 8000afe:	f000 fb93 	bl	8001228 <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000b02:	2103      	movs	r1, #3
 8000b04:	4814      	ldr	r0, [pc, #80]	@ (8000b58 <EXTI15_10_IRQHandler+0x204>)
 8000b06:	f002 fb57 	bl	80031b8 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 8000b0a:	2028      	movs	r0, #40	@ 0x28
 8000b0c:	f002 fb45 	bl	800319a <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b10:	2028      	movs	r0, #40	@ 0x28
 8000b12:	f002 fb1a 	bl	800314a <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000b16:	797b      	ldrb	r3, [r7, #5]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	200b      	movs	r0, #11
 8000b1c:	f000 fb84 	bl	8001228 <WriteDataToTouchModule>

}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000130 	.word	0x20000130
 8000b2c:	2000012c 	.word	0x2000012c
 8000b30:	080073d0 	.word	0x080073d0
 8000b34:	2000011c 	.word	0x2000011c
 8000b38:	080073dc 	.word	0x080073dc
 8000b3c:	080073f0 	.word	0x080073f0
 8000b40:	200000a0 	.word	0x200000a0
 8000b44:	200000bc 	.word	0x200000bc
 8000b48:	2000009c 	.word	0x2000009c
 8000b4c:	200000ec 	.word	0x200000ec
 8000b50:	2000009e 	.word	0x2000009e
 8000b54:	200000a4 	.word	0x200000a4
 8000b58:	20000124 	.word	0x20000124

08000b5c <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	@ 0x30
 8000b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	61bb      	str	r3, [r7, #24]
 8000b66:	4b5a      	ldr	r3, [pc, #360]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6a:	4a59      	ldr	r2, [pc, #356]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b72:	4b57      	ldr	r3, [pc, #348]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b7a:	61bb      	str	r3, [r7, #24]
 8000b7c:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	2300      	movs	r3, #0
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	4b53      	ldr	r3, [pc, #332]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b86:	4a52      	ldr	r2, [pc, #328]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8e:	4b50      	ldr	r3, [pc, #320]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	4b4c      	ldr	r3, [pc, #304]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	4a4b      	ldr	r2, [pc, #300]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000baa:	4b49      	ldr	r3, [pc, #292]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	613b      	str	r3, [r7, #16]
 8000bb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	4b45      	ldr	r3, [pc, #276]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	4a44      	ldr	r2, [pc, #272]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bc0:	f043 0304 	orr.w	r3, r3, #4
 8000bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc6:	4b42      	ldr	r3, [pc, #264]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	f003 0304 	and.w	r3, r3, #4
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bdc:	f043 0308 	orr.w	r3, r3, #8
 8000be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be2:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	f003 0308 	and.w	r3, r3, #8
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
 8000bf2:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	4a36      	ldr	r2, [pc, #216]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000bf8:	f043 0320 	orr.w	r3, r3, #32
 8000bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfe:	4b34      	ldr	r3, [pc, #208]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	f003 0320 	and.w	r3, r3, #32
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	603b      	str	r3, [r7, #0]
 8000c0e:	4b30      	ldr	r3, [pc, #192]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a2f      	ldr	r2, [pc, #188]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <LCD_GPIO_Init+0x174>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000c26:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000c2a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000c34:	2302      	movs	r3, #2
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000c38:	230e      	movs	r3, #14
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c3c:	f107 031c 	add.w	r3, r7, #28
 8000c40:	4619      	mov	r1, r3
 8000c42:	4824      	ldr	r0, [pc, #144]	@ (8000cd4 <LCD_GPIO_Init+0x178>)
 8000c44:	f002 fad0 	bl	80031e8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000c48:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000c4c:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c4e:	f107 031c 	add.w	r3, r7, #28
 8000c52:	4619      	mov	r1, r3
 8000c54:	4820      	ldr	r0, [pc, #128]	@ (8000cd8 <LCD_GPIO_Init+0x17c>)
 8000c56:	f002 fac7 	bl	80031e8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000c5a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000c5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	4619      	mov	r1, r3
 8000c66:	481d      	ldr	r0, [pc, #116]	@ (8000cdc <LCD_GPIO_Init+0x180>)
 8000c68:	f002 fabe 	bl	80031e8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000c6c:	2348      	movs	r3, #72	@ 0x48
 8000c6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000c70:	f107 031c 	add.w	r3, r7, #28
 8000c74:	4619      	mov	r1, r3
 8000c76:	481a      	ldr	r0, [pc, #104]	@ (8000ce0 <LCD_GPIO_Init+0x184>)
 8000c78:	f002 fab6 	bl	80031e8 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4619      	mov	r1, r3
 8000c88:	4816      	ldr	r0, [pc, #88]	@ (8000ce4 <LCD_GPIO_Init+0x188>)
 8000c8a:	f002 faad 	bl	80031e8 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000c8e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000c92:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000c94:	f107 031c 	add.w	r3, r7, #28
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4813      	ldr	r0, [pc, #76]	@ (8000ce8 <LCD_GPIO_Init+0x18c>)
 8000c9c:	f002 faa4 	bl	80031e8 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000ca4:	2309      	movs	r3, #9
 8000ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	480a      	ldr	r0, [pc, #40]	@ (8000cd8 <LCD_GPIO_Init+0x17c>)
 8000cb0:	f002 fa9a 	bl	80031e8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000cb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <LCD_GPIO_Init+0x18c>)
 8000cc2:	f002 fa91 	bl	80031e8 <HAL_GPIO_Init>
}
 8000cc6:	bf00      	nop
 8000cc8:	3730      	adds	r7, #48	@ 0x30
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020000 	.word	0x40020000
 8000cd8:	40020400 	.word	0x40020400
 8000cdc:	40020800 	.word	0x40020800
 8000ce0:	40020c00 	.word	0x40020c00
 8000ce4:	40021400 	.word	0x40021400
 8000ce8:	40021800 	.word	0x40021800

08000cec <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b090      	sub	sp, #64	@ 0x40
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000cfa:	23f0      	movs	r3, #240	@ 0xf0
 8000cfc:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000d02:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d06:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000d08:	2302      	movs	r3, #2
 8000d0a:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000d0c:	23ff      	movs	r3, #255	@ 0xff
 8000d0e:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000d14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d18:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000d1a:	2305      	movs	r3, #5
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d101      	bne.n	8000d28 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <LTCD_Layer_Init+0x78>)
 8000d26:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000d28:	23f0      	movs	r3, #240	@ 0xf0
 8000d2a:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000d2c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d30:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000d44:	79fa      	ldrb	r2, [r7, #7]
 8000d46:	f107 030c 	add.w	r3, r7, #12
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4806      	ldr	r0, [pc, #24]	@ (8000d68 <LTCD_Layer_Init+0x7c>)
 8000d4e:	f003 fe8d 	bl	8004a6c <HAL_LTDC_ConfigLayer>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000d58:	f000 fa3c 	bl	80011d4 <LCD_Error_Handler>
	}
}
 8000d5c:	bf00      	nop
 8000d5e:	3740      	adds	r7, #64	@ 0x40
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000210 	.word	0x20000210
 8000d68:	20000134 	.word	0x20000134

08000d6c <LCD_Draw_Square_Fill>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LCD_Draw_Square_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t length, uint16_t color)
{
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4604      	mov	r4, r0
 8000d74:	4608      	mov	r0, r1
 8000d76:	4611      	mov	r1, r2
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4623      	mov	r3, r4
 8000d7c:	80fb      	strh	r3, [r7, #6]
 8000d7e:	4603      	mov	r3, r0
 8000d80:	80bb      	strh	r3, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	807b      	strh	r3, [r7, #2]
 8000d86:	4613      	mov	r3, r2
 8000d88:	803b      	strh	r3, [r7, #0]
	for (int16_t y = Ypos ; y <= (Ypos+length); y++)
 8000d8a:	88bb      	ldrh	r3, [r7, #4]
 8000d8c:	81fb      	strh	r3, [r7, #14]
 8000d8e:	e01d      	b.n	8000dcc <LCD_Draw_Square_Fill+0x60>
	{
		for (int16_t x = Xpos; x<= (Xpos+length); x++)
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	81bb      	strh	r3, [r7, #12]
 8000d94:	e00d      	b.n	8000db2 <LCD_Draw_Square_Fill+0x46>
		{
			LCD_Draw_Pixel(x, y, color);
 8000d96:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d9a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000d9e:	883a      	ldrh	r2, [r7, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f000 f87d 	bl	8000ea0 <LCD_Draw_Pixel>
		for (int16_t x = Xpos; x<= (Xpos+length); x++)
 8000da6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	3301      	adds	r3, #1
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	81bb      	strh	r3, [r7, #12]
 8000db2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000db6:	88f9      	ldrh	r1, [r7, #6]
 8000db8:	887b      	ldrh	r3, [r7, #2]
 8000dba:	440b      	add	r3, r1
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	ddea      	ble.n	8000d96 <LCD_Draw_Square_Fill+0x2a>
	for (int16_t y = Ypos ; y <= (Ypos+length); y++)
 8000dc0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	81fb      	strh	r3, [r7, #14]
 8000dcc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000dd0:	88b9      	ldrh	r1, [r7, #4]
 8000dd2:	887b      	ldrh	r3, [r7, #2]
 8000dd4:	440b      	add	r3, r1
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	ddda      	ble.n	8000d90 <LCD_Draw_Square_Fill+0x24>
		}
	}
}
 8000dda:	bf00      	nop
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd90      	pop	{r4, r7, pc}

08000de4 <LTCD__Init>:

void LTCD__Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000de8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e94 <LTCD__Init+0xb0>)
 8000dea:	4a2b      	ldr	r2, [pc, #172]	@ (8000e98 <LTCD__Init+0xb4>)
 8000dec:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000dee:	4b29      	ldr	r3, [pc, #164]	@ (8000e94 <LTCD__Init+0xb0>)
 8000df0:	2209      	movs	r2, #9
 8000df2:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000df4:	4b27      	ldr	r3, [pc, #156]	@ (8000e94 <LTCD__Init+0xb0>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000dfa:	4b26      	ldr	r3, [pc, #152]	@ (8000e94 <LTCD__Init+0xb0>)
 8000dfc:	221d      	movs	r2, #29
 8000dfe:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000e00:	4b24      	ldr	r3, [pc, #144]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e02:	2203      	movs	r2, #3
 8000e04:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000e06:	4b23      	ldr	r3, [pc, #140]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e08:	f240 120d 	movw	r2, #269	@ 0x10d
 8000e0c:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000e0e:	4b21      	ldr	r3, [pc, #132]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e10:	f240 1243 	movw	r2, #323	@ 0x143
 8000e14:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000e16:	4b1f      	ldr	r3, [pc, #124]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e18:	f240 1217 	movw	r2, #279	@ 0x117
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e20:	f240 1247 	movw	r2, #327	@ 0x147
 8000e24:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000e26:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000e36:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000e3e:	4b17      	ldr	r3, [pc, #92]	@ (8000e9c <LTCD__Init+0xb8>)
 8000e40:	2208      	movs	r2, #8
 8000e42:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000e44:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <LTCD__Init+0xb8>)
 8000e46:	22c0      	movs	r2, #192	@ 0xc0
 8000e48:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000e4a:	4b14      	ldr	r3, [pc, #80]	@ (8000e9c <LTCD__Init+0xb8>)
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000e50:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <LTCD__Init+0xb8>)
 8000e52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e56:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000e58:	4810      	ldr	r0, [pc, #64]	@ (8000e9c <LTCD__Init+0xb8>)
 8000e5a:	f004 fc61 	bl	8005720 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e64:	4b0b      	ldr	r3, [pc, #44]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e70:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000e76:	f7ff fe71 	bl	8000b5c <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <LTCD__Init+0xb0>)
 8000e7c:	f003 fd26 	bl	80048cc <HAL_LTDC_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000e86:	f000 f9a5 	bl	80011d4 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000e8a:	f000 f9df 	bl	800124c <ili9341_Init>
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000134 	.word	0x20000134
 8000e98:	40016800 	.word	0x40016800
 8000e9c:	200001dc 	.word	0x200001dc

08000ea0 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
 8000eaa:	460b      	mov	r3, r1
 8000eac:	80bb      	strh	r3, [r7, #4]
 8000eae:	4613      	mov	r3, r2
 8000eb0:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000eb2:	88ba      	ldrh	r2, [r7, #4]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	1a9b      	subs	r3, r3, r2
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	88fb      	ldrh	r3, [r7, #6]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	4905      	ldr	r1, [pc, #20]	@ (8000ed8 <LCD_Draw_Pixel+0x38>)
 8000ec4:	887a      	ldrh	r2, [r7, #2]
 8000ec6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000210 	.word	0x20000210

08000edc <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4604      	mov	r4, r0
 8000ee4:	4608      	mov	r0, r1
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4623      	mov	r3, r4
 8000eec:	80fb      	strh	r3, [r7, #6]
 8000eee:	4603      	mov	r3, r0
 8000ef0:	80bb      	strh	r3, [r7, #4]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	807b      	strh	r3, [r7, #2]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8000efa:	887b      	ldrh	r3, [r7, #2]
 8000efc:	425b      	negs	r3, r3
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	81fb      	strh	r3, [r7, #14]
 8000f02:	e034      	b.n	8000f6e <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8000f04:	887b      	ldrh	r3, [r7, #2]
 8000f06:	425b      	negs	r3, r3
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	81bb      	strh	r3, [r7, #12]
 8000f0c:	e024      	b.n	8000f58 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8000f0e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f12:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000f16:	fb03 f202 	mul.w	r2, r3, r2
 8000f1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f1e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000f22:	fb01 f303 	mul.w	r3, r1, r3
 8000f26:	441a      	add	r2, r3
 8000f28:	887b      	ldrh	r3, [r7, #2]
 8000f2a:	8879      	ldrh	r1, [r7, #2]
 8000f2c:	fb01 f303 	mul.w	r3, r1, r3
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dc0b      	bgt.n	8000f4c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000f34:	89ba      	ldrh	r2, [r7, #12]
 8000f36:	88fb      	ldrh	r3, [r7, #6]
 8000f38:	4413      	add	r3, r2
 8000f3a:	b298      	uxth	r0, r3
 8000f3c:	89fa      	ldrh	r2, [r7, #14]
 8000f3e:	88bb      	ldrh	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	883a      	ldrh	r2, [r7, #0]
 8000f46:	4619      	mov	r1, r3
 8000f48:	f7ff ffaa 	bl	8000ea0 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000f4c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	3301      	adds	r3, #1
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	81bb      	strh	r3, [r7, #12]
 8000f58:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000f5c:	887b      	ldrh	r3, [r7, #2]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	ddd5      	ble.n	8000f0e <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8000f62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	3301      	adds	r3, #1
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	81fb      	strh	r3, [r7, #14]
 8000f6e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000f72:	887b      	ldrh	r3, [r7, #2]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	ddc5      	ble.n	8000f04 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd90      	pop	{r4, r7, pc}
	...

08000f84 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	4613      	mov	r3, r2
 8000f92:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10e      	bne.n	8000fb8 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e007      	b.n	8000fb0 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000fa0:	4908      	ldr	r1, [pc, #32]	@ (8000fc4 <LCD_Clear+0x40>)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	88ba      	ldrh	r2, [r7, #4]
 8000fa6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	3301      	adds	r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000fb6:	d3f3      	bcc.n	8000fa0 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	20000210 	.word	0x20000210

08000fc8 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <LCD_SetTextColor+0x1c>)
 8000fd4:	88fb      	ldrh	r3, [r7, #6]
 8000fd6:	8013      	strh	r3, [r2, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	2000000a 	.word	0x2000000a

08000fe8 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000ff0:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <LCD_SetFont+0x1c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6013      	str	r3, [r2, #0]
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	2000020c 	.word	0x2000020c

08001008 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	603a      	str	r2, [r7, #0]
 8001012:	80fb      	strh	r3, [r7, #6]
 8001014:	460b      	mov	r3, r1
 8001016:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	2300      	movs	r3, #0
 800101e:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	e04c      	b.n	80010c0 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	e03f      	b.n	80010ac <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	4413      	add	r3, r2
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	4619      	mov	r1, r3
 8001038:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <LCD_Draw_Char+0xd0>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	889b      	ldrh	r3, [r3, #4]
 800103e:	4a27      	ldr	r2, [pc, #156]	@ (80010dc <LCD_Draw_Char+0xd4>)
 8001040:	fba2 2303 	umull	r2, r3, r2, r3
 8001044:	08db      	lsrs	r3, r3, #3
 8001046:	b29b      	uxth	r3, r3
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	2280      	movs	r2, #128	@ 0x80
 800104c:	409a      	lsls	r2, r3
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	fa42 f303 	asr.w	r3, r2, r3
 8001054:	400b      	ands	r3, r1
 8001056:	2b00      	cmp	r3, #0
 8001058:	d104      	bne.n	8001064 <LCD_Draw_Char+0x5c>
 800105a:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <LCD_Draw_Char+0xd0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	889b      	ldrh	r3, [r3, #4]
 8001060:	2b0c      	cmp	r3, #12
 8001062:	d920      	bls.n	80010a6 <LCD_Draw_Char+0x9e>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	4413      	add	r3, r2
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	461a      	mov	r2, r3
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	fa42 f303 	asr.w	r3, r2, r3
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	2b00      	cmp	r3, #0
 800107c:	d104      	bne.n	8001088 <LCD_Draw_Char+0x80>
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <LCD_Draw_Char+0xd0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	889b      	ldrh	r3, [r3, #4]
 8001084:	2b0c      	cmp	r3, #12
 8001086:	d80e      	bhi.n	80010a6 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	b29a      	uxth	r2, r3
 800108c:	88fb      	ldrh	r3, [r7, #6]
 800108e:	4413      	add	r3, r2
 8001090:	b298      	uxth	r0, r3
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	b29a      	uxth	r2, r3
 8001096:	88bb      	ldrh	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	b29b      	uxth	r3, r3
 800109c:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <LCD_Draw_Char+0xd8>)
 800109e:	8812      	ldrh	r2, [r2, #0]
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fefd 	bl	8000ea0 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	3301      	adds	r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <LCD_Draw_Char+0xd0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	889b      	ldrh	r3, [r3, #4]
 80010b2:	461a      	mov	r2, r3
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d3b8      	bcc.n	800102c <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	3301      	adds	r3, #1
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <LCD_Draw_Char+0xd0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	88db      	ldrh	r3, [r3, #6]
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d3ab      	bcc.n	8001026 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000020c 	.word	0x2000020c
 80010dc:	aaaaaaab 	.word	0xaaaaaaab
 80010e0:	2000000a 	.word	0x2000000a

080010e4 <LCD_DrawMonkey>:

void LCD_DrawMonkey(uint16_t x, uint16_t y)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	460a      	mov	r2, r1
 80010ee:	80fb      	strh	r3, [r7, #6]
 80010f0:	4613      	mov	r3, r2
 80010f2:	80bb      	strh	r3, [r7, #4]

	    // Head
	    LCD_Draw_Circle_Fill(x, y, 30, LCD_COLOR_BROWN);
 80010f4:	88b9      	ldrh	r1, [r7, #4]
 80010f6:	88f8      	ldrh	r0, [r7, #6]
 80010f8:	f649 3387 	movw	r3, #39815	@ 0x9b87
 80010fc:	221e      	movs	r2, #30
 80010fe:	f7ff feed 	bl	8000edc <LCD_Draw_Circle_Fill>

	    // Ears
	    LCD_Draw_Circle_Fill(x - 30, y, 10, LCD_COLOR_BROWN); // Left ear
 8001102:	88fb      	ldrh	r3, [r7, #6]
 8001104:	3b1e      	subs	r3, #30
 8001106:	b298      	uxth	r0, r3
 8001108:	88b9      	ldrh	r1, [r7, #4]
 800110a:	f649 3387 	movw	r3, #39815	@ 0x9b87
 800110e:	220a      	movs	r2, #10
 8001110:	f7ff fee4 	bl	8000edc <LCD_Draw_Circle_Fill>
	    LCD_Draw_Circle_Fill(x + 30, y, 10, LCD_COLOR_BROWN); // Right ear
 8001114:	88fb      	ldrh	r3, [r7, #6]
 8001116:	331e      	adds	r3, #30
 8001118:	b298      	uxth	r0, r3
 800111a:	88b9      	ldrh	r1, [r7, #4]
 800111c:	f649 3387 	movw	r3, #39815	@ 0x9b87
 8001120:	220a      	movs	r2, #10
 8001122:	f7ff fedb 	bl	8000edc <LCD_Draw_Circle_Fill>

	    // Eyes
	    LCD_Draw_Circle_Fill(x - 10, y - 10, 2, LCD_COLOR_BLACK); // Left eye (black)
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	3b0a      	subs	r3, #10
 800112a:	b298      	uxth	r0, r3
 800112c:	88bb      	ldrh	r3, [r7, #4]
 800112e:	3b0a      	subs	r3, #10
 8001130:	b299      	uxth	r1, r3
 8001132:	2300      	movs	r3, #0
 8001134:	2202      	movs	r2, #2
 8001136:	f7ff fed1 	bl	8000edc <LCD_Draw_Circle_Fill>
	    LCD_Draw_Circle_Fill(x + 10, y - 10, 2, LCD_COLOR_BLACK); // Right eye (black)
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	330a      	adds	r3, #10
 800113e:	b298      	uxth	r0, r3
 8001140:	88bb      	ldrh	r3, [r7, #4]
 8001142:	3b0a      	subs	r3, #10
 8001144:	b299      	uxth	r1, r3
 8001146:	2300      	movs	r3, #0
 8001148:	2202      	movs	r2, #2
 800114a:	f7ff fec7 	bl	8000edc <LCD_Draw_Circle_Fill>

	    // Nose
	    LCD_Draw_Circle_Fill(x, y, 2, LCD_COLOR_BLACK); // Nose (black)
 800114e:	88b9      	ldrh	r1, [r7, #4]
 8001150:	88f8      	ldrh	r0, [r7, #6]
 8001152:	2300      	movs	r3, #0
 8001154:	2202      	movs	r2, #2
 8001156:	f7ff fec1 	bl	8000edc <LCD_Draw_Circle_Fill>

	    // Mouth
	    for (int xx = x - 5; xx <= x + 5; xx++) {
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	3b05      	subs	r3, #5
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	e00b      	b.n	800117a <LCD_DrawMonkey+0x96>
	    	LCD_Draw_Pixel(xx, y + 10, LCD_COLOR_BLACK); // Mouth (black)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	b298      	uxth	r0, r3
 8001166:	88bb      	ldrh	r3, [r7, #4]
 8001168:	330a      	adds	r3, #10
 800116a:	b29b      	uxth	r3, r3
 800116c:	2200      	movs	r2, #0
 800116e:	4619      	mov	r1, r3
 8001170:	f7ff fe96 	bl	8000ea0 <LCD_Draw_Pixel>
	    for (int xx = x - 5; xx <= x + 5; xx++) {
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	3301      	adds	r3, #1
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	3305      	adds	r3, #5
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	429a      	cmp	r2, r3
 8001182:	ddee      	ble.n	8001162 <LCD_DrawMonkey+0x7e>
	    }
}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <LCD_DisplayChar>:


//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	80fb      	strh	r3, [r7, #6]
 800119a:	460b      	mov	r3, r1
 800119c:	80bb      	strh	r3, [r7, #4]
 800119e:	4613      	mov	r3, r2
 80011a0:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 80011a2:	78fb      	ldrb	r3, [r7, #3]
 80011a4:	3b20      	subs	r3, #32
 80011a6:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 80011a8:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <LCD_DisplayChar+0x40>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	78fb      	ldrb	r3, [r7, #3]
 80011b0:	4907      	ldr	r1, [pc, #28]	@ (80011d0 <LCD_DisplayChar+0x40>)
 80011b2:	6809      	ldr	r1, [r1, #0]
 80011b4:	88c9      	ldrh	r1, [r1, #6]
 80011b6:	fb01 f303 	mul.w	r3, r1, r3
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	441a      	add	r2, r3
 80011be:	88b9      	ldrh	r1, [r7, #4]
 80011c0:	88fb      	ldrh	r3, [r7, #6]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff20 	bl	8001008 <LCD_Draw_Char>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	2000020c 	.word	0x2000020c

080011d4 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d8:	b672      	cpsid	i
}
 80011da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <LCD_Error_Handler+0x8>

080011e0 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 80011e4:	f001 f9a4 	bl	8002530 <STMPE811_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d001      	beq.n	80011f2 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 80011ee:	bf00      	nop
 80011f0:	e7fd      	b.n	80011ee <InitializeLCDTouch+0xe>
  }
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f001 fa80 	bl	8002704 <STMPE811_DetermineTouchPosition>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4618      	mov	r0, r3
 800121a:	f001 fa50 	bl	80026be <STMPE811_Read>
 800121e:	4603      	mov	r3, r0
}
 8001220:	4618      	mov	r0, r3
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	460a      	mov	r2, r1
 8001232:	71fb      	strb	r3, [r7, #7]
 8001234:	4613      	mov	r3, r2
 8001236:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8001238:	79ba      	ldrb	r2, [r7, #6]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4611      	mov	r1, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f001 fa4e 	bl	80026e0 <STMPE811_Write>
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001250:	f000 f9fe 	bl	8001650 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001254:	20ca      	movs	r0, #202	@ 0xca
 8001256:	f000 f943 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 800125a:	20c3      	movs	r0, #195	@ 0xc3
 800125c:	f000 f94d 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001260:	2008      	movs	r0, #8
 8001262:	f000 f94a 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001266:	2050      	movs	r0, #80	@ 0x50
 8001268:	f000 f947 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 800126c:	20cf      	movs	r0, #207	@ 0xcf
 800126e:	f000 f937 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001272:	2000      	movs	r0, #0
 8001274:	f000 f941 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001278:	20c1      	movs	r0, #193	@ 0xc1
 800127a:	f000 f93e 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 800127e:	2030      	movs	r0, #48	@ 0x30
 8001280:	f000 f93b 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001284:	20ed      	movs	r0, #237	@ 0xed
 8001286:	f000 f92b 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 800128a:	2064      	movs	r0, #100	@ 0x64
 800128c:	f000 f935 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 f932 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001296:	2012      	movs	r0, #18
 8001298:	f000 f92f 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 800129c:	2081      	movs	r0, #129	@ 0x81
 800129e:	f000 f92c 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80012a2:	20e8      	movs	r0, #232	@ 0xe8
 80012a4:	f000 f91c 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 80012a8:	2085      	movs	r0, #133	@ 0x85
 80012aa:	f000 f926 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80012ae:	2000      	movs	r0, #0
 80012b0:	f000 f923 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80012b4:	2078      	movs	r0, #120	@ 0x78
 80012b6:	f000 f920 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 80012ba:	20cb      	movs	r0, #203	@ 0xcb
 80012bc:	f000 f910 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 80012c0:	2039      	movs	r0, #57	@ 0x39
 80012c2:	f000 f91a 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 80012c6:	202c      	movs	r0, #44	@ 0x2c
 80012c8:	f000 f917 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f000 f914 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80012d2:	2034      	movs	r0, #52	@ 0x34
 80012d4:	f000 f911 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80012d8:	2002      	movs	r0, #2
 80012da:	f000 f90e 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80012de:	20f7      	movs	r0, #247	@ 0xf7
 80012e0:	f000 f8fe 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80012e4:	2020      	movs	r0, #32
 80012e6:	f000 f908 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80012ea:	20ea      	movs	r0, #234	@ 0xea
 80012ec:	f000 f8f8 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 f902 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f000 f8ff 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 80012fc:	20b1      	movs	r0, #177	@ 0xb1
 80012fe:	f000 f8ef 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001302:	2000      	movs	r0, #0
 8001304:	f000 f8f9 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001308:	201b      	movs	r0, #27
 800130a:	f000 f8f6 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 800130e:	20b6      	movs	r0, #182	@ 0xb6
 8001310:	f000 f8e6 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001314:	200a      	movs	r0, #10
 8001316:	f000 f8f0 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 800131a:	20a2      	movs	r0, #162	@ 0xa2
 800131c:	f000 f8ed 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001320:	20c0      	movs	r0, #192	@ 0xc0
 8001322:	f000 f8dd 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001326:	2010      	movs	r0, #16
 8001328:	f000 f8e7 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 800132c:	20c1      	movs	r0, #193	@ 0xc1
 800132e:	f000 f8d7 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001332:	2010      	movs	r0, #16
 8001334:	f000 f8e1 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001338:	20c5      	movs	r0, #197	@ 0xc5
 800133a:	f000 f8d1 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 800133e:	2045      	movs	r0, #69	@ 0x45
 8001340:	f000 f8db 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001344:	2015      	movs	r0, #21
 8001346:	f000 f8d8 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 800134a:	20c7      	movs	r0, #199	@ 0xc7
 800134c:	f000 f8c8 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001350:	2090      	movs	r0, #144	@ 0x90
 8001352:	f000 f8d2 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001356:	2036      	movs	r0, #54	@ 0x36
 8001358:	f000 f8c2 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 800135c:	20c8      	movs	r0, #200	@ 0xc8
 800135e:	f000 f8cc 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001362:	20f2      	movs	r0, #242	@ 0xf2
 8001364:	f000 f8bc 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001368:	2000      	movs	r0, #0
 800136a:	f000 f8c6 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 800136e:	20b0      	movs	r0, #176	@ 0xb0
 8001370:	f000 f8b6 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001374:	20c2      	movs	r0, #194	@ 0xc2
 8001376:	f000 f8c0 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 800137a:	20b6      	movs	r0, #182	@ 0xb6
 800137c:	f000 f8b0 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001380:	200a      	movs	r0, #10
 8001382:	f000 f8ba 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001386:	20a7      	movs	r0, #167	@ 0xa7
 8001388:	f000 f8b7 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 800138c:	2027      	movs	r0, #39	@ 0x27
 800138e:	f000 f8b4 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001392:	2004      	movs	r0, #4
 8001394:	f000 f8b1 	bl	80014fa <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001398:	202a      	movs	r0, #42	@ 0x2a
 800139a:	f000 f8a1 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800139e:	2000      	movs	r0, #0
 80013a0:	f000 f8ab 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 f8a8 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80013aa:	2000      	movs	r0, #0
 80013ac:	f000 f8a5 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 80013b0:	20ef      	movs	r0, #239	@ 0xef
 80013b2:	f000 f8a2 	bl	80014fa <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 80013b6:	202b      	movs	r0, #43	@ 0x2b
 80013b8:	f000 f892 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80013bc:	2000      	movs	r0, #0
 80013be:	f000 f89c 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 f899 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 80013c8:	2001      	movs	r0, #1
 80013ca:	f000 f896 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 80013ce:	203f      	movs	r0, #63	@ 0x3f
 80013d0:	f000 f893 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 80013d4:	20f6      	movs	r0, #246	@ 0xf6
 80013d6:	f000 f883 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80013da:	2001      	movs	r0, #1
 80013dc:	f000 f88d 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80013e0:	2000      	movs	r0, #0
 80013e2:	f000 f88a 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 80013e6:	2006      	movs	r0, #6
 80013e8:	f000 f887 	bl	80014fa <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 80013ec:	202c      	movs	r0, #44	@ 0x2c
 80013ee:	f000 f877 	bl	80014e0 <ili9341_Write_Reg>
  LCD_Delay(200);
 80013f2:	20c8      	movs	r0, #200	@ 0xc8
 80013f4:	f000 f9e8 	bl	80017c8 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 80013f8:	2026      	movs	r0, #38	@ 0x26
 80013fa:	f000 f871 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80013fe:	2001      	movs	r0, #1
 8001400:	f000 f87b 	bl	80014fa <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001404:	20e0      	movs	r0, #224	@ 0xe0
 8001406:	f000 f86b 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 800140a:	200f      	movs	r0, #15
 800140c:	f000 f875 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001410:	2029      	movs	r0, #41	@ 0x29
 8001412:	f000 f872 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001416:	2024      	movs	r0, #36	@ 0x24
 8001418:	f000 f86f 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 800141c:	200c      	movs	r0, #12
 800141e:	f000 f86c 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001422:	200e      	movs	r0, #14
 8001424:	f000 f869 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001428:	2009      	movs	r0, #9
 800142a:	f000 f866 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 800142e:	204e      	movs	r0, #78	@ 0x4e
 8001430:	f000 f863 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001434:	2078      	movs	r0, #120	@ 0x78
 8001436:	f000 f860 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 800143a:	203c      	movs	r0, #60	@ 0x3c
 800143c:	f000 f85d 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001440:	2009      	movs	r0, #9
 8001442:	f000 f85a 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001446:	2013      	movs	r0, #19
 8001448:	f000 f857 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 800144c:	2005      	movs	r0, #5
 800144e:	f000 f854 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001452:	2017      	movs	r0, #23
 8001454:	f000 f851 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001458:	2011      	movs	r0, #17
 800145a:	f000 f84e 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800145e:	2000      	movs	r0, #0
 8001460:	f000 f84b 	bl	80014fa <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001464:	20e1      	movs	r0, #225	@ 0xe1
 8001466:	f000 f83b 	bl	80014e0 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800146a:	2000      	movs	r0, #0
 800146c:	f000 f845 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001470:	2016      	movs	r0, #22
 8001472:	f000 f842 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001476:	201b      	movs	r0, #27
 8001478:	f000 f83f 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 800147c:	2004      	movs	r0, #4
 800147e:	f000 f83c 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001482:	2011      	movs	r0, #17
 8001484:	f000 f839 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001488:	2007      	movs	r0, #7
 800148a:	f000 f836 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 800148e:	2031      	movs	r0, #49	@ 0x31
 8001490:	f000 f833 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001494:	2033      	movs	r0, #51	@ 0x33
 8001496:	f000 f830 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 800149a:	2042      	movs	r0, #66	@ 0x42
 800149c:	f000 f82d 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80014a0:	2005      	movs	r0, #5
 80014a2:	f000 f82a 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80014a6:	200c      	movs	r0, #12
 80014a8:	f000 f827 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 80014ac:	200a      	movs	r0, #10
 80014ae:	f000 f824 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 80014b2:	2028      	movs	r0, #40	@ 0x28
 80014b4:	f000 f821 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80014b8:	202f      	movs	r0, #47	@ 0x2f
 80014ba:	f000 f81e 	bl	80014fa <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80014be:	200f      	movs	r0, #15
 80014c0:	f000 f81b 	bl	80014fa <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 80014c4:	2011      	movs	r0, #17
 80014c6:	f000 f80b 	bl	80014e0 <ili9341_Write_Reg>
  LCD_Delay(200);
 80014ca:	20c8      	movs	r0, #200	@ 0xc8
 80014cc:	f000 f97c 	bl	80017c8 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 80014d0:	2029      	movs	r0, #41	@ 0x29
 80014d2:	f000 f805 	bl	80014e0 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 80014d6:	202c      	movs	r0, #44	@ 0x2c
 80014d8:	f000 f802 	bl	80014e0 <ili9341_Write_Reg>
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}

080014e0 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f949 	bl	8001784 <LCD_IO_WriteReg>
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	4603      	mov	r3, r0
 8001502:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f91a 	bl	8001740 <LCD_IO_WriteData>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001518:	4819      	ldr	r0, [pc, #100]	@ (8001580 <SPI_Init+0x6c>)
 800151a:	f004 fd4b 	bl	8005fb4 <HAL_SPI_GetState>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d12b      	bne.n	800157c <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001524:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <SPI_Init+0x6c>)
 8001526:	4a17      	ldr	r2, [pc, #92]	@ (8001584 <SPI_Init+0x70>)
 8001528:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <SPI_Init+0x6c>)
 800152c:	2218      	movs	r2, #24
 800152e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <SPI_Init+0x6c>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <SPI_Init+0x6c>)
 8001538:	2200      	movs	r2, #0
 800153a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800153c:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <SPI_Init+0x6c>)
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <SPI_Init+0x6c>)
 8001544:	2200      	movs	r2, #0
 8001546:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001548:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <SPI_Init+0x6c>)
 800154a:	2207      	movs	r2, #7
 800154c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800154e:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <SPI_Init+0x6c>)
 8001550:	2200      	movs	r2, #0
 8001552:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <SPI_Init+0x6c>)
 8001556:	2200      	movs	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <SPI_Init+0x6c>)
 800155c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001560:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001562:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <SPI_Init+0x6c>)
 8001564:	2200      	movs	r2, #0
 8001566:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001568:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SPI_Init+0x6c>)
 800156a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800156e:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <SPI_Init+0x6c>)
 8001572:	f000 f833 	bl	80015dc <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001576:	4802      	ldr	r0, [pc, #8]	@ (8001580 <SPI_Init+0x6c>)
 8001578:	f004 fb27 	bl	8005bca <HAL_SPI_Init>
  }
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20025a10 	.word	0x20025a10
 8001584:	40015000 	.word	0x40015000

08001588 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001592:	2300      	movs	r3, #0
 8001594:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <SPI_Write+0x34>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	1db9      	adds	r1, r7, #6
 800159c:	2201      	movs	r2, #1
 800159e:	4808      	ldr	r0, [pc, #32]	@ (80015c0 <SPI_Write+0x38>)
 80015a0:	f004 fbc4 	bl	8005d2c <HAL_SPI_Transmit>
 80015a4:	4603      	mov	r3, r0
 80015a6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 80015ae:	f000 f809 	bl	80015c4 <SPI_Error>
  }
}
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000014 	.word	0x20000014
 80015c0:	20025a10 	.word	0x20025a10

080015c4 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80015c8:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <SPI_Error+0x14>)
 80015ca:	f004 fb87 	bl	8005cdc <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 80015ce:	f7ff ffa1 	bl	8001514 <SPI_Init>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20025a10 	.word	0x20025a10

080015dc <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	@ 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <SPI_MspInit+0x6c>)
 80015ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ec:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <SPI_MspInit+0x6c>)
 80015ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80015f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f4:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <SPI_MspInit+0x6c>)
 80015f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <SPI_MspInit+0x6c>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	4a0f      	ldr	r2, [pc, #60]	@ (8001648 <SPI_MspInit+0x6c>)
 800160a:	f043 0320 	orr.w	r3, r3, #32
 800160e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001610:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <SPI_MspInit+0x6c>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	f003 0320 	and.w	r3, r3, #32
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 800161c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001626:	2302      	movs	r3, #2
 8001628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800162a:	2301      	movs	r3, #1
 800162c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800162e:	2305      	movs	r3, #5
 8001630:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4804      	ldr	r0, [pc, #16]	@ (800164c <SPI_MspInit+0x70>)
 800163a:	f001 fdd5 	bl	80031e8 <HAL_GPIO_Init>
}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40021400 	.word	0x40021400

08001650 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <LCD_IO_Init+0xe0>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d164      	bne.n	8001728 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800165e:	4b34      	ldr	r3, [pc, #208]	@ (8001730 <LCD_IO_Init+0xe0>)
 8001660:	2201      	movs	r2, #1
 8001662:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	4b32      	ldr	r3, [pc, #200]	@ (8001734 <LCD_IO_Init+0xe4>)
 800166a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166c:	4a31      	ldr	r2, [pc, #196]	@ (8001734 <LCD_IO_Init+0xe4>)
 800166e:	f043 0308 	orr.w	r3, r3, #8
 8001672:	6313      	str	r3, [r2, #48]	@ 0x30
 8001674:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <LCD_IO_Init+0xe4>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001680:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001684:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001686:	2301      	movs	r3, #1
 8001688:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800168e:	2302      	movs	r3, #2
 8001690:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4619      	mov	r1, r3
 8001698:	4827      	ldr	r0, [pc, #156]	@ (8001738 <LCD_IO_Init+0xe8>)
 800169a:	f001 fda5 	bl	80031e8 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a23      	ldr	r2, [pc, #140]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80016ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80016c8:	2302      	movs	r3, #2
 80016ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80016cc:	f107 030c 	add.w	r3, r7, #12
 80016d0:	4619      	mov	r1, r3
 80016d2:	4819      	ldr	r0, [pc, #100]	@ (8001738 <LCD_IO_Init+0xe8>)
 80016d4:	f001 fd88 	bl	80031e8 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e0:	4a14      	ldr	r2, [pc, #80]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016e2:	f043 0304 	orr.w	r3, r3, #4
 80016e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <LCD_IO_Init+0xe4>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80016f4:	2304      	movs	r3, #4
 80016f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001700:	2302      	movs	r3, #2
 8001702:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4619      	mov	r1, r3
 800170a:	480c      	ldr	r0, [pc, #48]	@ (800173c <LCD_IO_Init+0xec>)
 800170c:	f001 fd6c 	bl	80031e8 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001710:	2200      	movs	r2, #0
 8001712:	2104      	movs	r1, #4
 8001714:	4809      	ldr	r0, [pc, #36]	@ (800173c <LCD_IO_Init+0xec>)
 8001716:	f002 f81f 	bl	8003758 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800171a:	2201      	movs	r2, #1
 800171c:	2104      	movs	r1, #4
 800171e:	4807      	ldr	r0, [pc, #28]	@ (800173c <LCD_IO_Init+0xec>)
 8001720:	f002 f81a 	bl	8003758 <HAL_GPIO_WritePin>

    SPI_Init();
 8001724:	f7ff fef6 	bl	8001514 <SPI_Init>
  }
}
 8001728:	bf00      	nop
 800172a:	3720      	adds	r7, #32
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20025a68 	.word	0x20025a68
 8001734:	40023800 	.word	0x40023800
 8001738:	40020c00 	.word	0x40020c00
 800173c:	40020800 	.word	0x40020800

08001740 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001750:	480a      	ldr	r0, [pc, #40]	@ (800177c <LCD_IO_WriteData+0x3c>)
 8001752:	f002 f801 	bl	8003758 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001756:	2200      	movs	r2, #0
 8001758:	2104      	movs	r1, #4
 800175a:	4809      	ldr	r0, [pc, #36]	@ (8001780 <LCD_IO_WriteData+0x40>)
 800175c:	f001 fffc 	bl	8003758 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff ff10 	bl	8001588 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001768:	2201      	movs	r2, #1
 800176a:	2104      	movs	r1, #4
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <LCD_IO_WriteData+0x40>)
 800176e:	f001 fff3 	bl	8003758 <HAL_GPIO_WritePin>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40020c00 	.word	0x40020c00
 8001780:	40020800 	.word	0x40020800

08001784 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001794:	480a      	ldr	r0, [pc, #40]	@ (80017c0 <LCD_IO_WriteReg+0x3c>)
 8001796:	f001 ffdf 	bl	8003758 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800179a:	2200      	movs	r2, #0
 800179c:	2104      	movs	r1, #4
 800179e:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <LCD_IO_WriteReg+0x40>)
 80017a0:	f001 ffda 	bl	8003758 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff feed 	bl	8001588 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80017ae:	2201      	movs	r2, #1
 80017b0:	2104      	movs	r1, #4
 80017b2:	4804      	ldr	r0, [pc, #16]	@ (80017c4 <LCD_IO_WriteReg+0x40>)
 80017b4:	f001 ffd0 	bl	8003758 <HAL_GPIO_WritePin>
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40020c00 	.word	0x40020c00
 80017c4:	40020800 	.word	0x40020800

080017c8 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f001 fb5d 	bl	8002e90 <HAL_Delay>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e6:	f001 fae1 	bl	8002dac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClockOverride();
 80017ea:	f000 f979 	bl	8001ae0 <SystemClockOverride>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ee:	f000 fa23 	bl	8001c38 <MX_GPIO_Init>
  MX_I2C3_Init();
 80017f2:	f000 f839 	bl	8001868 <MX_I2C3_Init>
  MX_LTDC_Init();
 80017f6:	f000 f877 	bl	80018e8 <MX_LTDC_Init>
  MX_RNG_Init();
 80017fa:	f000 f927 	bl	8001a4c <MX_RNG_Init>
  MX_SPI5_Init();
 80017fe:	f000 f939 	bl	8001a74 <MX_SPI5_Init>
  MX_TIM6_Init();
 8001802:	f000 f9ad 	bl	8001b60 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001806:	f000 f9e1 	bl	8001bcc <MX_TIM7_Init>
  ApplicationInit();
 800180a:	f7fe feb9 	bl	8000580 <ApplicationInit>
/*
	for (int i = 2; i>0; i--)
		random_block((i), hrng);
*/

  for (uint16_t level = 1; level <= 12; level++)
 800180e:	2301      	movs	r3, #1
 8001810:	80fb      	strh	r3, [r7, #6]
 8001812:	e021      	b.n	8001858 <main+0x78>
  {
	//gameGrid_reset();
	for (int i = level; i>0; i--)
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	603b      	str	r3, [r7, #0]
 8001818:	e009      	b.n	800182e <main+0x4e>
		random_block((i), hrng);
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <main+0x84>)
 800181c:	68da      	ldr	r2, [r3, #12]
 800181e:	9200      	str	r2, [sp, #0]
 8001820:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001822:	6838      	ldr	r0, [r7, #0]
 8001824:	f7fe fef4 	bl	8000610 <random_block>
	for (int i = level; i>0; i--)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	3b01      	subs	r3, #1
 800182c:	603b      	str	r3, [r7, #0]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	dcf2      	bgt.n	800181a <main+0x3a>

	HAL_Delay(1000);
 8001834:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001838:	f001 fb2a 	bl	8002e90 <HAL_Delay>
	hide_numbers();
 800183c:	f7fe ff62 	bl	8000704 <hide_numbers>

	while(check_grid_empty() == 0);
 8001840:	bf00      	nop
 8001842:	f7fe feb7 	bl	80005b4 <check_grid_empty>
 8001846:	4603      	mov	r3, r0
 8001848:	f083 0301 	eor.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f7      	bne.n	8001842 <main+0x62>
  for (uint16_t level = 1; level <= 12; level++)
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	3301      	adds	r3, #1
 8001856:	80fb      	strh	r3, [r7, #6]
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	2b0c      	cmp	r3, #12
 800185c:	d9da      	bls.n	8001814 <main+0x34>

  }

  /* USER CODE BEGIN WHILE */
  while (1)
 800185e:	bf00      	nop
 8001860:	e7fd      	b.n	800185e <main+0x7e>
 8001862:	bf00      	nop
 8001864:	20025b68 	.word	0x20025b68

08001868 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800186c:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <MX_I2C3_Init+0x74>)
 800186e:	4a1c      	ldr	r2, [pc, #112]	@ (80018e0 <MX_I2C3_Init+0x78>)
 8001870:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <MX_I2C3_Init+0x74>)
 8001874:	4a1b      	ldr	r2, [pc, #108]	@ (80018e4 <MX_I2C3_Init+0x7c>)
 8001876:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <MX_I2C3_Init+0x74>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800187e:	4b17      	ldr	r3, [pc, #92]	@ (80018dc <MX_I2C3_Init+0x74>)
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001884:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <MX_I2C3_Init+0x74>)
 8001886:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800188a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <MX_I2C3_Init+0x74>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001892:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <MX_I2C3_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001898:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <MX_I2C3_Init+0x74>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800189e:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <MX_I2C3_Init+0x74>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018a4:	480d      	ldr	r0, [pc, #52]	@ (80018dc <MX_I2C3_Init+0x74>)
 80018a6:	f001 ff71 	bl	800378c <HAL_I2C_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018b0:	f000 fb70 	bl	8001f94 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018b4:	2100      	movs	r1, #0
 80018b6:	4809      	ldr	r0, [pc, #36]	@ (80018dc <MX_I2C3_Init+0x74>)
 80018b8:	f002 ff8c 	bl	80047d4 <HAL_I2CEx_ConfigAnalogFilter>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80018c2:	f000 fb67 	bl	8001f94 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80018c6:	2100      	movs	r1, #0
 80018c8:	4804      	ldr	r0, [pc, #16]	@ (80018dc <MX_I2C3_Init+0x74>)
 80018ca:	f002 ffbf 	bl	800484c <HAL_I2CEx_ConfigDigitalFilter>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80018d4:	f000 fb5e 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20025a6c 	.word	0x20025a6c
 80018e0:	40005c00 	.word	0x40005c00
 80018e4:	000186a0 	.word	0x000186a0

080018e8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b09a      	sub	sp, #104	@ 0x68
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80018ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80018f2:	2234      	movs	r2, #52	@ 0x34
 80018f4:	2100      	movs	r1, #0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f004 ffc8 	bl	800688c <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80018fc:	463b      	mov	r3, r7
 80018fe:	2234      	movs	r2, #52	@ 0x34
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f004 ffc2 	bl	800688c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001908:	4b4e      	ldr	r3, [pc, #312]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 800190a:	4a4f      	ldr	r2, [pc, #316]	@ (8001a48 <MX_LTDC_Init+0x160>)
 800190c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800190e:	4b4d      	ldr	r3, [pc, #308]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001914:	4b4b      	ldr	r3, [pc, #300]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800191a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001920:	4b48      	ldr	r3, [pc, #288]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001922:	2200      	movs	r2, #0
 8001924:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001926:	4b47      	ldr	r3, [pc, #284]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001928:	2207      	movs	r2, #7
 800192a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800192c:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 800192e:	2203      	movs	r2, #3
 8001930:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001932:	4b44      	ldr	r3, [pc, #272]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001934:	220e      	movs	r2, #14
 8001936:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001938:	4b42      	ldr	r3, [pc, #264]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 800193a:	2205      	movs	r2, #5
 800193c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800193e:	4b41      	ldr	r3, [pc, #260]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001940:	f240 228e 	movw	r2, #654	@ 0x28e
 8001944:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001946:	4b3f      	ldr	r3, [pc, #252]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001948:	f240 12e5 	movw	r2, #485	@ 0x1e5
 800194c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800194e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001950:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001956:	4b3b      	ldr	r3, [pc, #236]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001958:	f240 12e7 	movw	r2, #487	@ 0x1e7
 800195c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800195e:	4b39      	ldr	r3, [pc, #228]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001966:	4b37      	ldr	r3, [pc, #220]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800196e:	4b35      	ldr	r3, [pc, #212]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001976:	4833      	ldr	r0, [pc, #204]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001978:	f002 ffa8 	bl	80048cc <HAL_LTDC_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001982:	f000 fb07 	bl	8001f94 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001996:	2300      	movs	r3, #0
 8001998:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80019a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019a6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80019a8:	2305      	movs	r3, #5
 80019aa:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80019ca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019ce:	2200      	movs	r2, #0
 80019d0:	4619      	mov	r1, r3
 80019d2:	481c      	ldr	r0, [pc, #112]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 80019d4:	f003 f84a 	bl	8004a6c <HAL_LTDC_ConfigLayer>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80019de:	f000 fad9 	bl	8001f94 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80019fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a02:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001a04:	2305      	movs	r3, #5
 8001a06:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001a26:	463b      	mov	r3, r7
 8001a28:	2201      	movs	r2, #1
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_LTDC_Init+0x15c>)
 8001a2e:	f003 f81d 	bl	8004a6c <HAL_LTDC_ConfigLayer>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001a38:	f000 faac 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	3768      	adds	r7, #104	@ 0x68
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20025ac0 	.word	0x20025ac0
 8001a48:	40016800 	.word	0x40016800

08001a4c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <MX_RNG_Init+0x20>)
 8001a52:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <MX_RNG_Init+0x24>)
 8001a54:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001a56:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <MX_RNG_Init+0x20>)
 8001a58:	f004 f822 	bl	8005aa0 <HAL_RNG_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001a62:	f000 fa97 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20025b68 	.word	0x20025b68
 8001a70:	50060800 	.word	0x50060800

08001a74 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001a78:	4b17      	ldr	r3, [pc, #92]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a7a:	4a18      	ldr	r2, [pc, #96]	@ (8001adc <MX_SPI5_Init+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001a7e:	4b16      	ldr	r3, [pc, #88]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a84:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001a86:	4b14      	ldr	r3, [pc, #80]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001aa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aa4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001ac0:	220a      	movs	r2, #10
 8001ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_SPI5_Init+0x64>)
 8001ac6:	f004 f880 	bl	8005bca <HAL_SPI_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001ad0:	f000 fa60 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20025b78 	.word	0x20025b78
 8001adc:	40015000 	.word	0x40015000

08001ae0 <SystemClockOverride>:

void SystemClockOverride(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b092      	sub	sp, #72	@ 0x48
 8001ae4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	4b1c      	ldr	r3, [pc, #112]	@ (8001b5c <SystemClockOverride+0x7c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	4a1b      	ldr	r2, [pc, #108]	@ (8001b5c <SystemClockOverride+0x7c>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af6:	4b19      	ldr	r3, [pc, #100]	@ (8001b5c <SystemClockOverride+0x7c>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b02:	2301      	movs	r3, #1
 8001b04:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b0a:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b10:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b14:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b16:	2308      	movs	r3, #8
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b1a:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b24:	2307      	movs	r3, #7
 8001b26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f003 f974 	bl	8004e18 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001b30:	230f      	movs	r3, #15
 8001b32:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b34:	2302      	movs	r3, #2
 8001b36:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b3c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b40:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b46:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001b48:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b4c:	2105      	movs	r1, #5
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f003 fbda 	bl	8005308 <HAL_RCC_ClockConfig>
}
 8001b54:	bf00      	nop
 8001b56:	3748      	adds	r7, #72	@ 0x48
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40023800 	.word	0x40023800

08001b60 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b66:	463b      	mov	r3, r7
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b70:	4a15      	ldr	r2, [pc, #84]	@ (8001bc8 <MX_TIM6_Init+0x68>)
 8001b72:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001b80:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b86:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b8e:	480d      	ldr	r0, [pc, #52]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001b90:	f004 fafa 	bl	8006188 <HAL_TIM_Base_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001b9a:	f000 f9fb 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ba6:	463b      	mov	r3, r7
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4806      	ldr	r0, [pc, #24]	@ (8001bc4 <MX_TIM6_Init+0x64>)
 8001bac:	f004 fbe8 	bl	8006380 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001bb6:	f000 f9ed 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20025bd0 	.word	0x20025bd0
 8001bc8:	40001000 	.word	0x40001000

08001bcc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001bdc:	4a15      	ldr	r2, [pc, #84]	@ (8001c34 <MX_TIM7_Init+0x68>)
 8001bde:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be6:	4b12      	ldr	r3, [pc, #72]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001bec:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001bee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bf2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001bfa:	480d      	ldr	r0, [pc, #52]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001bfc:	f004 fac4 	bl	8006188 <HAL_TIM_Base_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001c06:	f000 f9c5 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c12:	463b      	mov	r3, r7
 8001c14:	4619      	mov	r1, r3
 8001c16:	4806      	ldr	r0, [pc, #24]	@ (8001c30 <MX_TIM7_Init+0x64>)
 8001c18:	f004 fbb2 	bl	8006380 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001c22:	f000 f9b7 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20025c18 	.word	0x20025c18
 8001c34:	40001400 	.word	0x40001400

08001c38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08e      	sub	sp, #56	@ 0x38
 8001c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
 8001c52:	4bb2      	ldr	r3, [pc, #712]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	4ab1      	ldr	r2, [pc, #708]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c58:	f043 0304 	orr.w	r3, r3, #4
 8001c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5e:	4baf      	ldr	r3, [pc, #700]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	f003 0304 	and.w	r3, r3, #4
 8001c66:	623b      	str	r3, [r7, #32]
 8001c68:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
 8001c6e:	4bab      	ldr	r3, [pc, #684]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4aaa      	ldr	r2, [pc, #680]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c74:	f043 0320 	orr.w	r3, r3, #32
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4ba8      	ldr	r3, [pc, #672]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0320 	and.w	r3, r3, #32
 8001c82:	61fb      	str	r3, [r7, #28]
 8001c84:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	61bb      	str	r3, [r7, #24]
 8001c8a:	4ba4      	ldr	r3, [pc, #656]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4aa3      	ldr	r2, [pc, #652]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4ba1      	ldr	r3, [pc, #644]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9e:	61bb      	str	r3, [r7, #24]
 8001ca0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	4b9d      	ldr	r3, [pc, #628]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a9c      	ldr	r2, [pc, #624]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b9a      	ldr	r3, [pc, #616]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	4b96      	ldr	r3, [pc, #600]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a95      	ldr	r2, [pc, #596]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b93      	ldr	r3, [pc, #588]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	4b8f      	ldr	r3, [pc, #572]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a8e      	ldr	r2, [pc, #568]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001ce4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b8c      	ldr	r3, [pc, #560]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	4b88      	ldr	r3, [pc, #544]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a87      	ldr	r2, [pc, #540]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d00:	f043 0310 	orr.w	r3, r3, #16
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b85      	ldr	r3, [pc, #532]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	4b81      	ldr	r3, [pc, #516]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a80      	ldr	r2, [pc, #512]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d1c:	f043 0308 	orr.w	r3, r3, #8
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b7e      	ldr	r3, [pc, #504]	@ (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2116      	movs	r1, #22
 8001d32:	487b      	ldr	r0, [pc, #492]	@ (8001f20 <MX_GPIO_Init+0x2e8>)
 8001d34:	f001 fd10 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2180      	movs	r1, #128	@ 0x80
 8001d3c:	4879      	ldr	r0, [pc, #484]	@ (8001f24 <MX_GPIO_Init+0x2ec>)
 8001d3e:	f001 fd0b 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001d48:	4877      	ldr	r0, [pc, #476]	@ (8001f28 <MX_GPIO_Init+0x2f0>)
 8001d4a:	f001 fd05 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001d54:	4875      	ldr	r0, [pc, #468]	@ (8001f2c <MX_GPIO_Init+0x2f4>)
 8001d56:	f001 fcff 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001d5a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d60:	2302      	movs	r3, #2
 8001d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d6c:	230c      	movs	r3, #12
 8001d6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d74:	4619      	mov	r1, r3
 8001d76:	486e      	ldr	r0, [pc, #440]	@ (8001f30 <MX_GPIO_Init+0x2f8>)
 8001d78:	f001 fa36 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d80:	2302      	movs	r3, #2
 8001d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d8c:	230c      	movs	r3, #12
 8001d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001d90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d94:	4619      	mov	r1, r3
 8001d96:	4862      	ldr	r0, [pc, #392]	@ (8001f20 <MX_GPIO_Init+0x2e8>)
 8001d98:	f001 fa26 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001d9c:	2316      	movs	r3, #22
 8001d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db0:	4619      	mov	r1, r3
 8001db2:	485b      	ldr	r0, [pc, #364]	@ (8001f20 <MX_GPIO_Init+0x2e8>)
 8001db4:	f001 fa18 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001db8:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dbe:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4855      	ldr	r0, [pc, #340]	@ (8001f24 <MX_GPIO_Init+0x2ec>)
 8001dd0:	f001 fa0a 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001dd4:	2380      	movs	r3, #128	@ 0x80
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de8:	4619      	mov	r1, r3
 8001dea:	484e      	ldr	r0, [pc, #312]	@ (8001f24 <MX_GPIO_Init+0x2ec>)
 8001dec:	f001 f9fc 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001df0:	2320      	movs	r3, #32
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001df4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e02:	4619      	mov	r1, r3
 8001e04:	4846      	ldr	r0, [pc, #280]	@ (8001f20 <MX_GPIO_Init+0x2e8>)
 8001e06:	f001 f9ef 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4845      	ldr	r0, [pc, #276]	@ (8001f34 <MX_GPIO_Init+0x2fc>)
 8001e1e:	f001 f9e3 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001e22:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e34:	230c      	movs	r3, #12
 8001e36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	483b      	ldr	r0, [pc, #236]	@ (8001f2c <MX_GPIO_Init+0x2f4>)
 8001e40:	f001 f9d2 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001e44:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e52:	2303      	movs	r3, #3
 8001e54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e56:	230c      	movs	r3, #12
 8001e58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4835      	ldr	r0, [pc, #212]	@ (8001f38 <MX_GPIO_Init+0x300>)
 8001e62:	f001 f9c1 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001e66:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001e78:	230c      	movs	r3, #12
 8001e7a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e80:	4619      	mov	r1, r3
 8001e82:	482c      	ldr	r0, [pc, #176]	@ (8001f34 <MX_GPIO_Init+0x2fc>)
 8001e84:	f001 f9b0 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001e88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4825      	ldr	r0, [pc, #148]	@ (8001f34 <MX_GPIO_Init+0x2fc>)
 8001e9e:	f001 f9a3 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001ea2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001eb4:	230c      	movs	r3, #12
 8001eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	481a      	ldr	r0, [pc, #104]	@ (8001f28 <MX_GPIO_Init+0x2f0>)
 8001ec0:	f001 f992 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001ec4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4813      	ldr	r0, [pc, #76]	@ (8001f28 <MX_GPIO_Init+0x2f0>)
 8001eda:	f001 f985 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001ede:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <MX_GPIO_Init+0x2f0>)
 8001ef8:	f001 f976 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001efc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f0e:	2307      	movs	r3, #7
 8001f10:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f16:	4619      	mov	r1, r3
 8001f18:	e010      	b.n	8001f3c <MX_GPIO_Init+0x304>
 8001f1a:	bf00      	nop
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40020800 	.word	0x40020800
 8001f24:	40020000 	.word	0x40020000
 8001f28:	40020c00 	.word	0x40020c00
 8001f2c:	40021800 	.word	0x40021800
 8001f30:	40021400 	.word	0x40021400
 8001f34:	40020400 	.word	0x40020400
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	4812      	ldr	r0, [pc, #72]	@ (8001f88 <MX_GPIO_Init+0x350>)
 8001f3e:	f001 f953 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001f42:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001f46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f50:	2300      	movs	r3, #0
 8001f52:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f58:	4619      	mov	r1, r3
 8001f5a:	480c      	ldr	r0, [pc, #48]	@ (8001f8c <MX_GPIO_Init+0x354>)
 8001f5c:	f001 f944 	bl	80031e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001f60:	2360      	movs	r3, #96	@ 0x60
 8001f62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f70:	230c      	movs	r3, #12
 8001f72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4805      	ldr	r0, [pc, #20]	@ (8001f90 <MX_GPIO_Init+0x358>)
 8001f7c:	f001 f934 	bl	80031e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f80:	bf00      	nop
 8001f82:	3738      	adds	r7, #56	@ 0x38
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40020000 	.word	0x40020000
 8001f8c:	40021800 	.word	0x40021800
 8001f90:	40020400 	.word	0x40020400

08001f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <Error_Handler+0x8>

08001fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	4a0f      	ldr	r2, [pc, #60]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	4a08      	ldr	r2, [pc, #32]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_MspInit+0x4c>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fde:	2007      	movs	r0, #7
 8001fe0:	f001 f88c 	bl	80030fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40023800 	.word	0x40023800

08001ff0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	@ 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a29      	ldr	r2, [pc, #164]	@ (80020b4 <HAL_I2C_MspInit+0xc4>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d14b      	bne.n	80020aa <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	4b28      	ldr	r3, [pc, #160]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	4a27      	ldr	r2, [pc, #156]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 800201c:	f043 0304 	orr.w	r3, r3, #4
 8002020:	6313      	str	r3, [r2, #48]	@ 0x30
 8002022:	4b25      	ldr	r3, [pc, #148]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a20      	ldr	r2, [pc, #128]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b1e      	ldr	r3, [pc, #120]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800204a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002050:	2312      	movs	r3, #18
 8002052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800205c:	2304      	movs	r3, #4
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4815      	ldr	r0, [pc, #84]	@ (80020bc <HAL_I2C_MspInit+0xcc>)
 8002068:	f001 f8be 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800206c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002072:	2312      	movs	r3, #18
 8002074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800207e:	2304      	movs	r3, #4
 8002080:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002082:	f107 0314 	add.w	r3, r7, #20
 8002086:	4619      	mov	r1, r3
 8002088:	480d      	ldr	r0, [pc, #52]	@ (80020c0 <HAL_I2C_MspInit+0xd0>)
 800208a:	f001 f8ad 	bl	80031e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	4a08      	ldr	r2, [pc, #32]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 8002098:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800209c:	6413      	str	r3, [r2, #64]	@ 0x40
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <HAL_I2C_MspInit+0xc8>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80020aa:	bf00      	nop
 80020ac:	3728      	adds	r7, #40	@ 0x28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40005c00 	.word	0x40005c00
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020800 	.word	0x40020800
 80020c0:	40020000 	.word	0x40020000

080020c4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b09a      	sub	sp, #104	@ 0x68
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e0:	2230      	movs	r2, #48	@ 0x30
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f004 fbd1 	bl	800688c <memset>
  if(hltdc->Instance==LTDC)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a81      	ldr	r2, [pc, #516]	@ (80022f4 <HAL_LTDC_MspInit+0x230>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	f040 80fa 	bne.w	80022ea <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80020f6:	2308      	movs	r3, #8
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80020fa:	2332      	movs	r3, #50	@ 0x32
 80020fc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80020fe:	2302      	movs	r3, #2
 8002100:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002102:	2300      	movs	r3, #0
 8002104:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800210a:	4618      	mov	r0, r3
 800210c:	f003 fb08 	bl	8005720 <HAL_RCCEx_PeriphCLKConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8002116:	f7ff ff3d 	bl	8001f94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	623b      	str	r3, [r7, #32]
 800211e:	4b76      	ldr	r3, [pc, #472]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	4a75      	ldr	r2, [pc, #468]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002124:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002128:	6453      	str	r3, [r2, #68]	@ 0x44
 800212a:	4b73      	ldr	r3, [pc, #460]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002132:	623b      	str	r3, [r7, #32]
 8002134:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]
 800213a:	4b6f      	ldr	r3, [pc, #444]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a6e      	ldr	r2, [pc, #440]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b6c      	ldr	r3, [pc, #432]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	61fb      	str	r3, [r7, #28]
 8002150:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	4b68      	ldr	r3, [pc, #416]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a67      	ldr	r2, [pc, #412]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b65      	ldr	r3, [pc, #404]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	4b61      	ldr	r3, [pc, #388]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	4a60      	ldr	r2, [pc, #384]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6313      	str	r3, [r2, #48]	@ 0x30
 800217e:	4b5e      	ldr	r3, [pc, #376]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	4b5a      	ldr	r3, [pc, #360]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	4a59      	ldr	r2, [pc, #356]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 8002194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002198:	6313      	str	r3, [r2, #48]	@ 0x30
 800219a:	4b57      	ldr	r3, [pc, #348]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b53      	ldr	r3, [pc, #332]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a52      	ldr	r2, [pc, #328]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021b0:	f043 0304 	orr.w	r3, r3, #4
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b50      	ldr	r3, [pc, #320]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0304 	and.w	r3, r3, #4
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	4b4c      	ldr	r3, [pc, #304]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	4a4b      	ldr	r2, [pc, #300]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021cc:	f043 0308 	orr.w	r3, r3, #8
 80021d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d2:	4b49      	ldr	r3, [pc, #292]	@ (80022f8 <HAL_LTDC_MspInit+0x234>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80021de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2302      	movs	r3, #2
 80021e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ec:	2300      	movs	r3, #0
 80021ee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021f0:	230e      	movs	r3, #14
 80021f2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80021f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021f8:	4619      	mov	r1, r3
 80021fa:	4840      	ldr	r0, [pc, #256]	@ (80022fc <HAL_LTDC_MspInit+0x238>)
 80021fc:	f000 fff4 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002200:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002204:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002206:	2302      	movs	r3, #2
 8002208:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220e:	2300      	movs	r3, #0
 8002210:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002212:	230e      	movs	r3, #14
 8002214:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002216:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800221a:	4619      	mov	r1, r3
 800221c:	4838      	ldr	r0, [pc, #224]	@ (8002300 <HAL_LTDC_MspInit+0x23c>)
 800221e:	f000 ffe3 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002222:	2303      	movs	r3, #3
 8002224:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222e:	2300      	movs	r3, #0
 8002230:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002232:	2309      	movs	r3, #9
 8002234:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002236:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800223a:	4619      	mov	r1, r3
 800223c:	4831      	ldr	r0, [pc, #196]	@ (8002304 <HAL_LTDC_MspInit+0x240>)
 800223e:	f000 ffd3 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002242:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002246:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	2300      	movs	r3, #0
 8002252:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002254:	230e      	movs	r3, #14
 8002256:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002258:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800225c:	4619      	mov	r1, r3
 800225e:	4829      	ldr	r0, [pc, #164]	@ (8002304 <HAL_LTDC_MspInit+0x240>)
 8002260:	f000 ffc2 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002264:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002268:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	2302      	movs	r3, #2
 800226c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002276:	230e      	movs	r3, #14
 8002278:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800227a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800227e:	4619      	mov	r1, r3
 8002280:	4821      	ldr	r0, [pc, #132]	@ (8002308 <HAL_LTDC_MspInit+0x244>)
 8002282:	f000 ffb1 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002286:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800228a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002298:	230e      	movs	r3, #14
 800229a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800229c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022a0:	4619      	mov	r1, r3
 80022a2:	481a      	ldr	r0, [pc, #104]	@ (800230c <HAL_LTDC_MspInit+0x248>)
 80022a4:	f000 ffa0 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80022a8:	2348      	movs	r3, #72	@ 0x48
 80022aa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	2302      	movs	r3, #2
 80022ae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b4:	2300      	movs	r3, #0
 80022b6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022b8:	230e      	movs	r3, #14
 80022ba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022c0:	4619      	mov	r1, r3
 80022c2:	4813      	ldr	r0, [pc, #76]	@ (8002310 <HAL_LTDC_MspInit+0x24c>)
 80022c4:	f000 ff90 	bl	80031e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80022c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022cc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ce:	2302      	movs	r3, #2
 80022d0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d6:	2300      	movs	r3, #0
 80022d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022da:	2309      	movs	r3, #9
 80022dc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022e2:	4619      	mov	r1, r3
 80022e4:	4808      	ldr	r0, [pc, #32]	@ (8002308 <HAL_LTDC_MspInit+0x244>)
 80022e6:	f000 ff7f 	bl	80031e8 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80022ea:	bf00      	nop
 80022ec:	3768      	adds	r7, #104	@ 0x68
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40016800 	.word	0x40016800
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40021400 	.word	0x40021400
 8002300:	40020000 	.word	0x40020000
 8002304:	40020400 	.word	0x40020400
 8002308:	40021800 	.word	0x40021800
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00

08002314 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0b      	ldr	r2, [pc, #44]	@ (8002350 <HAL_RNG_MspInit+0x3c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d10d      	bne.n	8002342 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <HAL_RNG_MspInit+0x40>)
 800232c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232e:	4a09      	ldr	r2, [pc, #36]	@ (8002354 <HAL_RNG_MspInit+0x40>)
 8002330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002334:	6353      	str	r3, [r2, #52]	@ 0x34
 8002336:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <HAL_RNG_MspInit+0x40>)
 8002338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002342:	bf00      	nop
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	50060800 	.word	0x50060800
 8002354:	40023800 	.word	0x40023800

08002358 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	@ 0x28
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a19      	ldr	r2, [pc, #100]	@ (80023dc <HAL_SPI_MspInit+0x84>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d12c      	bne.n	80023d4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	4b18      	ldr	r3, [pc, #96]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	4a17      	ldr	r2, [pc, #92]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 8002384:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002388:	6453      	str	r3, [r2, #68]	@ 0x44
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	4a10      	ldr	r2, [pc, #64]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 80023a0:	f043 0320 	orr.w	r3, r3, #32
 80023a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a6:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <HAL_SPI_MspInit+0x88>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	f003 0320 	and.w	r3, r3, #32
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80023b2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80023b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80023c4:	2305      	movs	r3, #5
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	4619      	mov	r1, r3
 80023ce:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <HAL_SPI_MspInit+0x8c>)
 80023d0:	f000 ff0a 	bl	80031e8 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	@ 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40015000 	.word	0x40015000
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40021400 	.word	0x40021400

080023e8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a08      	ldr	r2, [pc, #32]	@ (8002418 <HAL_SPI_MspDeInit+0x30>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d10a      	bne.n	8002410 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80023fa:	4b08      	ldr	r3, [pc, #32]	@ (800241c <HAL_SPI_MspDeInit+0x34>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	4a07      	ldr	r2, [pc, #28]	@ (800241c <HAL_SPI_MspDeInit+0x34>)
 8002400:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002404:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002406:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800240a:	4805      	ldr	r0, [pc, #20]	@ (8002420 <HAL_SPI_MspDeInit+0x38>)
 800240c:	f001 f898 	bl	8003540 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002410:	bf00      	nop
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40015000 	.word	0x40015000
 800241c:	40023800 	.word	0x40023800
 8002420:	40021400 	.word	0x40021400

08002424 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a15      	ldr	r2, [pc, #84]	@ (8002488 <HAL_TIM_Base_MspInit+0x64>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d10e      	bne.n	8002454 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	4b14      	ldr	r3, [pc, #80]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	4a13      	ldr	r2, [pc, #76]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 8002440:	f043 0310 	orr.w	r3, r3, #16
 8002444:	6413      	str	r3, [r2, #64]	@ 0x40
 8002446:	4b11      	ldr	r3, [pc, #68]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002452:	e012      	b.n	800247a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM7)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a0d      	ldr	r2, [pc, #52]	@ (8002490 <HAL_TIM_Base_MspInit+0x6c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d10d      	bne.n	800247a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	4b0a      	ldr	r3, [pc, #40]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	4a09      	ldr	r2, [pc, #36]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 8002468:	f043 0320 	orr.w	r3, r3, #32
 800246c:	6413      	str	r3, [r2, #64]	@ 0x40
 800246e:	4b07      	ldr	r3, [pc, #28]	@ (800248c <HAL_TIM_Base_MspInit+0x68>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	68bb      	ldr	r3, [r7, #8]
}
 800247a:	bf00      	nop
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	40001000 	.word	0x40001000
 800248c:	40023800 	.word	0x40023800
 8002490:	40001400 	.word	0x40001400

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <NMI_Handler+0x4>

0800249c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <HardFault_Handler+0x4>

080024a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <MemManage_Handler+0x4>

080024ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <BusFault_Handler+0x4>

080024b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <UsageFault_Handler+0x4>

080024bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ea:	f000 fcb1 	bl	8002e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	2b00      	cmp	r3, #0
 8002504:	db0b      	blt.n	800251e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	f003 021f 	and.w	r2, r3, #31
 800250c:	4907      	ldr	r1, [pc, #28]	@ (800252c <__NVIC_EnableIRQ+0x38>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	095b      	lsrs	r3, r3, #5
 8002514:	2001      	movs	r0, #1
 8002516:	fa00 f202 	lsl.w	r2, r0, r2
 800251a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000e100 	.word	0xe000e100

08002530 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002536:	f000 f9dd 	bl	80028f4 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 800253a:	f000 f99d 	bl	8002878 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800253e:	2202      	movs	r2, #2
 8002540:	2103      	movs	r1, #3
 8002542:	2082      	movs	r0, #130	@ 0x82
 8002544:	f000 fa2a 	bl	800299c <I2C3_Write>
    HAL_Delay(5);
 8002548:	2005      	movs	r0, #5
 800254a:	f000 fca1 	bl	8002e90 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800254e:	2200      	movs	r2, #0
 8002550:	2103      	movs	r1, #3
 8002552:	2082      	movs	r0, #130	@ 0x82
 8002554:	f000 fa22 	bl	800299c <I2C3_Write>
    HAL_Delay(2);
 8002558:	2002      	movs	r0, #2
 800255a:	f000 fc99 	bl	8002e90 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 800255e:	1cba      	adds	r2, r7, #2
 8002560:	2302      	movs	r3, #2
 8002562:	2100      	movs	r1, #0
 8002564:	2082      	movs	r0, #130	@ 0x82
 8002566:	f000 fa69 	bl	8002a3c <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 800256a:	887b      	ldrh	r3, [r7, #2]
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002570:	887b      	ldrh	r3, [r7, #2]
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	b29a      	uxth	r2, r3
 8002576:	88fb      	ldrh	r3, [r7, #6]
 8002578:	4313      	orrs	r3, r2
 800257a:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	f640 0211 	movw	r2, #2065	@ 0x811
 8002582:	4293      	cmp	r3, r2
 8002584:	d001      	beq.n	800258a <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002586:	2303      	movs	r3, #3
 8002588:	e095      	b.n	80026b6 <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800258a:	2202      	movs	r2, #2
 800258c:	2103      	movs	r1, #3
 800258e:	2082      	movs	r0, #130	@ 0x82
 8002590:	f000 fa04 	bl	800299c <I2C3_Write>
    HAL_Delay(5);
 8002594:	2005      	movs	r0, #5
 8002596:	f000 fc7b 	bl	8002e90 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800259a:	2200      	movs	r2, #0
 800259c:	2103      	movs	r1, #3
 800259e:	2082      	movs	r0, #130	@ 0x82
 80025a0:	f000 f9fc 	bl	800299c <I2C3_Write>
    HAL_Delay(2);
 80025a4:	2002      	movs	r0, #2
 80025a6:	f000 fc73 	bl	8002e90 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80025aa:	2004      	movs	r0, #4
 80025ac:	f000 f887 	bl	80026be <STMPE811_Read>
 80025b0:	4603      	mov	r3, r0
 80025b2:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 80025b4:	797b      	ldrb	r3, [r7, #5]
 80025b6:	f023 0301 	bic.w	r3, r3, #1
 80025ba:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80025bc:	797b      	ldrb	r3, [r7, #5]
 80025be:	461a      	mov	r2, r3
 80025c0:	2104      	movs	r1, #4
 80025c2:	2082      	movs	r0, #130	@ 0x82
 80025c4:	f000 f9ea 	bl	800299c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80025c8:	2004      	movs	r0, #4
 80025ca:	f000 f878 	bl	80026be <STMPE811_Read>
 80025ce:	4603      	mov	r3, r0
 80025d0:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 80025d2:	797b      	ldrb	r3, [r7, #5]
 80025d4:	f023 0302 	bic.w	r3, r3, #2
 80025d8:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80025da:	797b      	ldrb	r3, [r7, #5]
 80025dc:	461a      	mov	r2, r3
 80025de:	2104      	movs	r1, #4
 80025e0:	2082      	movs	r0, #130	@ 0x82
 80025e2:	f000 f9db 	bl	800299c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 80025e6:	2249      	movs	r2, #73	@ 0x49
 80025e8:	2120      	movs	r1, #32
 80025ea:	2082      	movs	r0, #130	@ 0x82
 80025ec:	f000 f9d6 	bl	800299c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 80025f0:	2002      	movs	r0, #2
 80025f2:	f000 fc4d 	bl	8002e90 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 80025f6:	2201      	movs	r2, #1
 80025f8:	2121      	movs	r1, #33	@ 0x21
 80025fa:	2082      	movs	r0, #130	@ 0x82
 80025fc:	f000 f9ce 	bl	800299c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002600:	2017      	movs	r0, #23
 8002602:	f000 f85c 	bl	80026be <STMPE811_Read>
 8002606:	4603      	mov	r3, r0
 8002608:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 800260a:	797b      	ldrb	r3, [r7, #5]
 800260c:	f043 031e 	orr.w	r3, r3, #30
 8002610:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002612:	797b      	ldrb	r3, [r7, #5]
 8002614:	461a      	mov	r2, r3
 8002616:	2117      	movs	r1, #23
 8002618:	2082      	movs	r0, #130	@ 0x82
 800261a:	f000 f9bf 	bl	800299c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 800261e:	229a      	movs	r2, #154	@ 0x9a
 8002620:	2141      	movs	r1, #65	@ 0x41
 8002622:	2082      	movs	r0, #130	@ 0x82
 8002624:	f000 f9ba 	bl	800299c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002628:	2201      	movs	r2, #1
 800262a:	214a      	movs	r1, #74	@ 0x4a
 800262c:	2082      	movs	r0, #130	@ 0x82
 800262e:	f000 f9b5 	bl	800299c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002632:	2201      	movs	r2, #1
 8002634:	214b      	movs	r1, #75	@ 0x4b
 8002636:	2082      	movs	r0, #130	@ 0x82
 8002638:	f000 f9b0 	bl	800299c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800263c:	2200      	movs	r2, #0
 800263e:	214b      	movs	r1, #75	@ 0x4b
 8002640:	2082      	movs	r0, #130	@ 0x82
 8002642:	f000 f9ab 	bl	800299c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002646:	2201      	movs	r2, #1
 8002648:	2156      	movs	r1, #86	@ 0x56
 800264a:	2082      	movs	r0, #130	@ 0x82
 800264c:	f000 f9a6 	bl	800299c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002650:	2201      	movs	r2, #1
 8002652:	2158      	movs	r1, #88	@ 0x58
 8002654:	2082      	movs	r0, #130	@ 0x82
 8002656:	f000 f9a1 	bl	800299c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 800265a:	2203      	movs	r2, #3
 800265c:	2140      	movs	r1, #64	@ 0x40
 800265e:	2082      	movs	r0, #130	@ 0x82
 8002660:	f000 f99c 	bl	800299c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002664:	22ff      	movs	r2, #255	@ 0xff
 8002666:	210b      	movs	r1, #11
 8002668:	2082      	movs	r0, #130	@ 0x82
 800266a:	f000 f997 	bl	800299c <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 800266e:	f000 f8c1 	bl	80027f4 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 8002672:	2009      	movs	r0, #9
 8002674:	f000 f823 	bl	80026be <STMPE811_Read>
 8002678:	4603      	mov	r3, r0
 800267a:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 800267c:	797b      	ldrb	r3, [r7, #5]
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8002684:	797b      	ldrb	r3, [r7, #5]
 8002686:	461a      	mov	r2, r3
 8002688:	2109      	movs	r1, #9
 800268a:	2082      	movs	r0, #130	@ 0x82
 800268c:	f000 f986 	bl	800299c <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8002690:	200a      	movs	r0, #10
 8002692:	f000 f814 	bl	80026be <STMPE811_Read>
 8002696:	4603      	mov	r3, r0
 8002698:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 800269a:	797b      	ldrb	r3, [r7, #5]
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 80026a2:	797b      	ldrb	r3, [r7, #5]
 80026a4:	461a      	mov	r2, r3
 80026a6:	210a      	movs	r1, #10
 80026a8:	2082      	movs	r0, #130	@ 0x82
 80026aa:	f000 f977 	bl	800299c <I2C3_Write>
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 80026ae:	20c8      	movs	r0, #200	@ 0xc8
 80026b0:	f000 fbee 	bl	8002e90 <HAL_Delay>

    return STMPE811_State_Ok;
 80026b4:	2302      	movs	r3, #2

}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b084      	sub	sp, #16
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	4603      	mov	r3, r0
 80026c6:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 80026c8:	f107 020f 	add.w	r2, r7, #15
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	4619      	mov	r1, r3
 80026d0:	2082      	movs	r0, #130	@ 0x82
 80026d2:	f000 f98d 	bl	80029f0 <I2C3_Read>

    return readData;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	460a      	mov	r2, r1
 80026ea:	71fb      	strb	r3, [r7, #7]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 80026f0:	79ba      	ldrb	r2, [r7, #6]
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	4619      	mov	r1, r3
 80026f6:	2082      	movs	r0, #130	@ 0x82
 80026f8:	f000 f950 	bl	800299c <I2C3_Write>
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	799b      	ldrb	r3, [r3, #6]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d117      	bne.n	8002744 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f000 f9b1 	bl	8002a80 <TM_STMPE811_ReadX>
 800271e:	4603      	mov	r3, r0
 8002720:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002724:	b29a      	uxth	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	885b      	ldrh	r3, [r3, #2]
 800272e:	4618      	mov	r0, r3
 8002730:	f000 fa04 	bl	8002b3c <TM_STMPE811_ReadY>
 8002734:	4603      	mov	r3, r0
 8002736:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800273a:	3301      	adds	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	805a      	strh	r2, [r3, #2]
 8002742:	e048      	b.n	80027d6 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	799b      	ldrb	r3, [r3, #6]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d112      	bne.n	8002772 <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 f995 	bl	8002a80 <TM_STMPE811_ReadX>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	885b      	ldrh	r3, [r3, #2]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 f9ea 	bl	8002b3c <TM_STMPE811_ReadY>
 8002768:	4603      	mov	r3, r0
 800276a:	461a      	mov	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	805a      	strh	r2, [r3, #2]
 8002770:	e031      	b.n	80027d6 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	799b      	ldrb	r3, [r3, #6]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d115      	bne.n	80027a6 <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	885b      	ldrh	r3, [r3, #2]
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f97e 	bl	8002a80 <TM_STMPE811_ReadX>
 8002784:	4603      	mov	r3, r0
 8002786:	461a      	mov	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f000 f9d3 	bl	8002b3c <TM_STMPE811_ReadY>
 8002796:	4603      	mov	r3, r0
 8002798:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800279c:	3301      	adds	r3, #1
 800279e:	b29a      	uxth	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	801a      	strh	r2, [r3, #0]
 80027a4:	e017      	b.n	80027d6 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	799b      	ldrb	r3, [r3, #6]
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d113      	bne.n	80027d6 <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 f964 	bl	8002a80 <TM_STMPE811_ReadX>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80027be:	b29a      	uxth	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	881b      	ldrh	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 f9b7 	bl	8002b3c <TM_STMPE811_ReadY>
 80027ce:	4603      	mov	r3, r0
 80027d0:	461a      	mov	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80027d6:	2201      	movs	r2, #1
 80027d8:	214b      	movs	r1, #75	@ 0x4b
 80027da:	2082      	movs	r0, #130	@ 0x82
 80027dc:	f000 f8de 	bl	800299c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80027e0:	2200      	movs	r2, #0
 80027e2:	214b      	movs	r1, #75	@ 0x4b
 80027e4:	2082      	movs	r0, #130	@ 0x82
 80027e6:	f000 f8d9 	bl	800299c <I2C3_Write>
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	4b14      	ldr	r3, [pc, #80]	@ (8002850 <enableInterruptSupportForTouch+0x5c>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a13      	ldr	r2, [pc, #76]	@ (8002850 <enableInterruptSupportForTouch+0x5c>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b11      	ldr	r3, [pc, #68]	@ (8002850 <enableInterruptSupportForTouch+0x5c>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002816:	1d3b      	adds	r3, r7, #4
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002828:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800282a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800282e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002834:	2302      	movs	r3, #2
 8002836:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002838:	1d3b      	adds	r3, r7, #4
 800283a:	4619      	mov	r1, r3
 800283c:	4805      	ldr	r0, [pc, #20]	@ (8002854 <enableInterruptSupportForTouch+0x60>)
 800283e:	f000 fcd3 	bl	80031e8 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002842:	2028      	movs	r0, #40	@ 0x28
 8002844:	f7ff fe56 	bl	80024f4 <__NVIC_EnableIRQ>

}
 8002848:	bf00      	nop
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40023800 	.word	0x40023800
 8002854:	40020000 	.word	0x40020000

08002858 <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 800285c:	4b05      	ldr	r3, [pc, #20]	@ (8002874 <verifyHAL_I2C_IS_OKAY+0x1c>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20025cb4 	.word	0x20025cb4

08002878 <I2C3_Init>:

static void I2C3_Init()
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	603b      	str	r3, [r7, #0]
 8002882:	4b18      	ldr	r3, [pc, #96]	@ (80028e4 <I2C3_Init+0x6c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	4a17      	ldr	r2, [pc, #92]	@ (80028e4 <I2C3_Init+0x6c>)
 8002888:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800288c:	6413      	str	r3, [r2, #64]	@ 0x40
 800288e:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <I2C3_Init+0x6c>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002896:	603b      	str	r3, [r7, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800289a:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <I2C3_Init+0x70>)
 800289c:	4a13      	ldr	r2, [pc, #76]	@ (80028ec <I2C3_Init+0x74>)
 800289e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <I2C3_Init+0x70>)
 80028a2:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <I2C3_Init+0x78>)
 80028a4:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028a6:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <I2C3_Init+0x70>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <I2C3_Init+0x70>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <I2C3_Init+0x70>)
 80028b4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028b8:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 80028ba:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <I2C3_Init+0x70>)
 80028bc:	2200      	movs	r2, #0
 80028be:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028c0:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <I2C3_Init+0x70>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 80028c6:	4808      	ldr	r0, [pc, #32]	@ (80028e8 <I2C3_Init+0x70>)
 80028c8:	f000 ff60 	bl	800378c <HAL_I2C_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 80028d6:	bf00      	nop
 80028d8:	e7fd      	b.n	80028d6 <I2C3_Init+0x5e>
    }
    return;
 80028da:	bf00      	nop
}
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	20025c60 	.word	0x20025c60
 80028ec:	40005c00 	.word	0x40005c00
 80028f0:	000186a0 	.word	0x000186a0

080028f4 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fa:	f107 030c 	add.w	r3, r7, #12
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
 8002904:	609a      	str	r2, [r3, #8]
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002914:	f043 0304 	orr.w	r3, r3, #4
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b1d      	ldr	r3, [pc, #116]	@ (8002990 <I2C3_MspInit+0x9c>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	4b19      	ldr	r3, [pc, #100]	@ (8002990 <I2C3_MspInit+0x9c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a18      	ldr	r2, [pc, #96]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <I2C3_MspInit+0x9c>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002942:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002946:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002948:	2312      	movs	r3, #18
 800294a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002954:	2304      	movs	r3, #4
 8002956:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002958:	f107 030c 	add.w	r3, r7, #12
 800295c:	4619      	mov	r1, r3
 800295e:	480d      	ldr	r0, [pc, #52]	@ (8002994 <I2C3_MspInit+0xa0>)
 8002960:	f000 fc42 	bl	80031e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002964:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800296a:	2312      	movs	r3, #18
 800296c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002976:	2304      	movs	r3, #4
 8002978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	4619      	mov	r1, r3
 8002980:	4805      	ldr	r0, [pc, #20]	@ (8002998 <I2C3_MspInit+0xa4>)
 8002982:	f000 fc31 	bl	80031e8 <HAL_GPIO_Init>
    
}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40020800 	.word	0x40020800
 8002998:	40020000 	.word	0x40020000

0800299c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af04      	add	r7, sp, #16
 80029a2:	4603      	mov	r3, r0
 80029a4:	80fb      	strh	r3, [r7, #6]
 80029a6:	460b      	mov	r3, r1
 80029a8:	717b      	strb	r3, [r7, #5]
 80029aa:	4613      	mov	r3, r2
 80029ac:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 80029ae:	793b      	ldrb	r3, [r7, #4]
 80029b0:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80029b2:	797b      	ldrb	r3, [r7, #5]
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	88f9      	ldrh	r1, [r7, #6]
 80029b8:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <I2C3_Write+0x48>)
 80029ba:	9302      	str	r3, [sp, #8]
 80029bc:	2301      	movs	r3, #1
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	f107 030f 	add.w	r3, r7, #15
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2301      	movs	r3, #1
 80029c8:	4807      	ldr	r0, [pc, #28]	@ (80029e8 <I2C3_Write+0x4c>)
 80029ca:	f001 f823 	bl	8003a14 <HAL_I2C_Mem_Write>
 80029ce:	4603      	mov	r3, r0
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <I2C3_Write+0x50>)
 80029d4:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80029d6:	f7ff ff3f 	bl	8002858 <verifyHAL_I2C_IS_OKAY>
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	0003d090 	.word	0x0003d090
 80029e8:	20025c60 	.word	0x20025c60
 80029ec:	20025cb4 	.word	0x20025cb4

080029f0 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	4603      	mov	r3, r0
 80029f8:	603a      	str	r2, [r7, #0]
 80029fa:	71fb      	strb	r3, [r7, #7]
 80029fc:	460b      	mov	r3, r1
 80029fe:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	b299      	uxth	r1, r3
 8002a04:	79bb      	ldrb	r3, [r7, #6]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <I2C3_Read+0x40>)
 8002a0a:	9302      	str	r3, [sp, #8]
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	4807      	ldr	r0, [pc, #28]	@ (8002a34 <I2C3_Read+0x44>)
 8002a18:	f001 f8f6 	bl	8003c08 <HAL_I2C_Mem_Read>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461a      	mov	r2, r3
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <I2C3_Read+0x48>)
 8002a22:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002a24:	f7ff ff18 	bl	8002858 <verifyHAL_I2C_IS_OKAY>
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	0003d090 	.word	0x0003d090
 8002a34:	20025c60 	.word	0x20025c60
 8002a38:	20025cb4 	.word	0x20025cb4

08002a3c <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af04      	add	r7, sp, #16
 8002a42:	603a      	str	r2, [r7, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	71bb      	strb	r3, [r7, #6]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	b299      	uxth	r1, r3
 8002a56:	79bb      	ldrb	r3, [r7, #6]
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <I2C3_MulitByteRead+0x3c>)
 8002a5c:	9302      	str	r3, [sp, #8]
 8002a5e:	88bb      	ldrh	r3, [r7, #4]
 8002a60:	9301      	str	r3, [sp, #4]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <I2C3_MulitByteRead+0x40>)
 8002a6a:	f001 f8cd 	bl	8003c08 <HAL_I2C_Mem_Read>
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	0003d090 	.word	0x0003d090
 8002a7c:	20025c60 	.word	0x20025c60

08002a80 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002a8a:	204d      	movs	r0, #77	@ 0x4d
 8002a8c:	f7ff fe17 	bl	80026be <STMPE811_Read>
 8002a90:	4603      	mov	r3, r0
 8002a92:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002a94:	204e      	movs	r0, #78	@ 0x4e
 8002a96:	f7ff fe12 	bl	80026be <STMPE811_Read>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002a9e:	7a7b      	ldrb	r3, [r7, #9]
 8002aa0:	021b      	lsls	r3, r3, #8
 8002aa2:	b21a      	sxth	r2, r3
 8002aa4:	7a3b      	ldrb	r3, [r7, #8]
 8002aa6:	b21b      	sxth	r3, r3
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002aac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	dc06      	bgt.n	8002ac6 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8002ab8:	89fb      	ldrh	r3, [r7, #14]
 8002aba:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002abe:	330c      	adds	r3, #12
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	81fb      	strh	r3, [r7, #14]
 8002ac4:	e005      	b.n	8002ad2 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8002ac6:	89fb      	ldrh	r3, [r7, #14]
 8002ac8:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002acc:	3308      	adds	r3, #8
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002ad2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ad6:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <TM_STMPE811_ReadX+0xb8>)
 8002ad8:	fb82 1203 	smull	r1, r2, r2, r3
 8002adc:	441a      	add	r2, r3
 8002ade:	10d2      	asrs	r2, r2, #3
 8002ae0:	17db      	asrs	r3, r3, #31
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002ae6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aea:	2bef      	cmp	r3, #239	@ 0xef
 8002aec:	dd02      	ble.n	8002af4 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8002aee:	23ef      	movs	r3, #239	@ 0xef
 8002af0:	81fb      	strh	r3, [r7, #14]
 8002af2:	e005      	b.n	8002b00 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8002af4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	da01      	bge.n	8002b00 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002b00:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	dd05      	ble.n	8002b16 <TM_STMPE811_ReadX+0x96>
 8002b0a:	89fa      	ldrh	r2, [r7, #14]
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	b21b      	sxth	r3, r3
 8002b14:	e004      	b.n	8002b20 <TM_STMPE811_ReadX+0xa0>
 8002b16:	89fb      	ldrh	r3, [r7, #14]
 8002b18:	88fa      	ldrh	r2, [r7, #6]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	b21b      	sxth	r3, r3
 8002b20:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002b22:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	dd01      	ble.n	8002b2e <TM_STMPE811_ReadX+0xae>
        return val;
 8002b2a:	89fb      	ldrh	r3, [r7, #14]
 8002b2c:	e000      	b.n	8002b30 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	88888889 	.word	0x88888889

08002b3c <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002b46:	204f      	movs	r0, #79	@ 0x4f
 8002b48:	f7ff fdb9 	bl	80026be <STMPE811_Read>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002b50:	2050      	movs	r0, #80	@ 0x50
 8002b52:	f7ff fdb4 	bl	80026be <STMPE811_Read>
 8002b56:	4603      	mov	r3, r0
 8002b58:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002b5a:	7a7b      	ldrb	r3, [r7, #9]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b21a      	sxth	r2, r3
 8002b60:	7a3b      	ldrb	r3, [r7, #8]
 8002b62:	b21b      	sxth	r3, r3
 8002b64:	4313      	orrs	r3, r2
 8002b66:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002b68:	89fb      	ldrh	r3, [r7, #14]
 8002b6a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b76:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <TM_STMPE811_ReadY+0xa0>)
 8002b78:	fb82 1203 	smull	r1, r2, r2, r3
 8002b7c:	1052      	asrs	r2, r2, #1
 8002b7e:	17db      	asrs	r3, r3, #31
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002b84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	dc02      	bgt.n	8002b92 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	81fb      	strh	r3, [r7, #14]
 8002b90:	e007      	b.n	8002ba2 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8002b92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b96:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b9a:	db02      	blt.n	8002ba2 <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002b9c:	f240 133f 	movw	r3, #319	@ 0x13f
 8002ba0:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002ba2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	dd05      	ble.n	8002bb8 <TM_STMPE811_ReadY+0x7c>
 8002bac:	89fa      	ldrh	r2, [r7, #14]
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	b21b      	sxth	r3, r3
 8002bb6:	e004      	b.n	8002bc2 <TM_STMPE811_ReadY+0x86>
 8002bb8:	89fb      	ldrh	r3, [r7, #14]
 8002bba:	88fa      	ldrh	r2, [r7, #6]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	b21b      	sxth	r3, r3
 8002bc2:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002bc4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	dd01      	ble.n	8002bd0 <TM_STMPE811_ReadY+0x94>
        return val;
 8002bcc:	89fb      	ldrh	r3, [r7, #14]
 8002bce:	e000      	b.n	8002bd2 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	2e8ba2e9 	.word	0x2e8ba2e9

08002be0 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	60f8      	str	r0, [r7, #12]
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
 8002bfe:	e00a      	b.n	8002c16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c00:	f3af 8000 	nop.w
 8002c04:	4601      	mov	r1, r0
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	b2ca      	uxtb	r2, r1
 8002c0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	3301      	adds	r3, #1
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	dbf0      	blt.n	8002c00 <_read+0x12>
  }

  return len;
 8002c1e:	687b      	ldr	r3, [r7, #4]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
 8002c38:	e009      	b.n	8002c4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	60ba      	str	r2, [r7, #8]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	dbf1      	blt.n	8002c3a <_write+0x12>
  }
  return len;
 8002c56:	687b      	ldr	r3, [r7, #4]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <_close>:

int _close(int file)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c88:	605a      	str	r2, [r3, #4]
  return 0;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <_isatty>:

int _isatty(int file)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ca0:	2301      	movs	r3, #1
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b085      	sub	sp, #20
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cd0:	4a14      	ldr	r2, [pc, #80]	@ (8002d24 <_sbrk+0x5c>)
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <_sbrk+0x60>)
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cdc:	4b13      	ldr	r3, [pc, #76]	@ (8002d2c <_sbrk+0x64>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d102      	bne.n	8002cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ce4:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <_sbrk+0x64>)
 8002ce6:	4a12      	ldr	r2, [pc, #72]	@ (8002d30 <_sbrk+0x68>)
 8002ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cea:	4b10      	ldr	r3, [pc, #64]	@ (8002d2c <_sbrk+0x64>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d207      	bcs.n	8002d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cf8:	f003 fe16 	bl	8006928 <__errno>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	220c      	movs	r2, #12
 8002d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295
 8002d06:	e009      	b.n	8002d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d08:	4b08      	ldr	r3, [pc, #32]	@ (8002d2c <_sbrk+0x64>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d0e:	4b07      	ldr	r3, [pc, #28]	@ (8002d2c <_sbrk+0x64>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4413      	add	r3, r2
 8002d16:	4a05      	ldr	r2, [pc, #20]	@ (8002d2c <_sbrk+0x64>)
 8002d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20030000 	.word	0x20030000
 8002d28:	00000400 	.word	0x00000400
 8002d2c:	20025cb8 	.word	0x20025cb8
 8002d30:	20025e10 	.word	0x20025e10

08002d34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d38:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <SystemInit+0x20>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3e:	4a05      	ldr	r2, [pc, #20]	@ (8002d54 <SystemInit+0x20>)
 8002d40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002d58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d90 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d5c:	f7ff ffea 	bl	8002d34 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d60:	480c      	ldr	r0, [pc, #48]	@ (8002d94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d62:	490d      	ldr	r1, [pc, #52]	@ (8002d98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d64:	4a0d      	ldr	r2, [pc, #52]	@ (8002d9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d68:	e002      	b.n	8002d70 <LoopCopyDataInit>

08002d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d6e:	3304      	adds	r3, #4

08002d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d74:	d3f9      	bcc.n	8002d6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d76:	4a0a      	ldr	r2, [pc, #40]	@ (8002da0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d78:	4c0a      	ldr	r4, [pc, #40]	@ (8002da4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d7c:	e001      	b.n	8002d82 <LoopFillZerobss>

08002d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d80:	3204      	adds	r2, #4

08002d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d84:	d3fb      	bcc.n	8002d7e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d86:	f003 fdd5 	bl	8006934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d8a:	f7fe fd29 	bl	80017e0 <main>
  bx  lr    
 8002d8e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002d90:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d98:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002d9c:	0800862c 	.word	0x0800862c
  ldr r2, =_sbss
 8002da0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002da4:	20025e0c 	.word	0x20025e0c

08002da8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002da8:	e7fe      	b.n	8002da8 <ADC_IRQHandler>
	...

08002dac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002db0:	4b0e      	ldr	r3, [pc, #56]	@ (8002dec <HAL_Init+0x40>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0d      	ldr	r2, [pc, #52]	@ (8002dec <HAL_Init+0x40>)
 8002db6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <HAL_Init+0x40>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <HAL_Init+0x40>)
 8002dc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dc8:	4b08      	ldr	r3, [pc, #32]	@ (8002dec <HAL_Init+0x40>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a07      	ldr	r2, [pc, #28]	@ (8002dec <HAL_Init+0x40>)
 8002dce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dd4:	2003      	movs	r0, #3
 8002dd6:	f000 f991 	bl	80030fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dda:	2000      	movs	r0, #0
 8002ddc:	f000 f808 	bl	8002df0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002de0:	f7ff f8de 	bl	8001fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023c00 	.word	0x40023c00

08002df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002df8:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <HAL_InitTick+0x54>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <HAL_InitTick+0x58>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	4619      	mov	r1, r3
 8002e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 f9b7 	bl	8003182 <HAL_SYSTICK_Config>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e00e      	b.n	8002e3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b0f      	cmp	r3, #15
 8002e22:	d80a      	bhi.n	8002e3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e24:	2200      	movs	r2, #0
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	f04f 30ff 	mov.w	r0, #4294967295
 8002e2c:	f000 f971 	bl	8003112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e30:	4a06      	ldr	r2, [pc, #24]	@ (8002e4c <HAL_InitTick+0x5c>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
 8002e38:	e000      	b.n	8002e3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20000018 	.word	0x20000018
 8002e48:	20000020 	.word	0x20000020
 8002e4c:	2000001c 	.word	0x2000001c

08002e50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e54:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <HAL_IncTick+0x20>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <HAL_IncTick+0x24>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4413      	add	r3, r2
 8002e60:	4a04      	ldr	r2, [pc, #16]	@ (8002e74 <HAL_IncTick+0x24>)
 8002e62:	6013      	str	r3, [r2, #0]
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20000020 	.word	0x20000020
 8002e74:	20025cbc 	.word	0x20025cbc

08002e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e7c:	4b03      	ldr	r3, [pc, #12]	@ (8002e8c <HAL_GetTick+0x14>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20025cbc 	.word	0x20025cbc

08002e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e98:	f7ff ffee 	bl	8002e78 <HAL_GetTick>
 8002e9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea8:	d005      	beq.n	8002eb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed4 <HAL_Delay+0x44>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eb6:	bf00      	nop
 8002eb8:	f7ff ffde 	bl	8002e78 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d8f7      	bhi.n	8002eb8 <HAL_Delay+0x28>
  {
  }
}
 8002ec8:	bf00      	nop
 8002eca:	bf00      	nop
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000020 	.word	0x20000020

08002ed8 <__NVIC_SetPriorityGrouping>:
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f1c <__NVIC_SetPriorityGrouping+0x44>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f0a:	4a04      	ldr	r2, [pc, #16]	@ (8002f1c <__NVIC_SetPriorityGrouping+0x44>)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	60d3      	str	r3, [r2, #12]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <__NVIC_GetPriorityGrouping>:
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f24:	4b04      	ldr	r3, [pc, #16]	@ (8002f38 <__NVIC_GetPriorityGrouping+0x18>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	0a1b      	lsrs	r3, r3, #8
 8002f2a:	f003 0307 	and.w	r3, r3, #7
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <__NVIC_EnableIRQ>:
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	4603      	mov	r3, r0
 8002f44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	db0b      	blt.n	8002f66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	f003 021f 	and.w	r2, r3, #31
 8002f54:	4907      	ldr	r1, [pc, #28]	@ (8002f74 <__NVIC_EnableIRQ+0x38>)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	095b      	lsrs	r3, r3, #5
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	e000e100 	.word	0xe000e100

08002f78 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	db12      	blt.n	8002fb0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	f003 021f 	and.w	r2, r3, #31
 8002f90:	490a      	ldr	r1, [pc, #40]	@ (8002fbc <__NVIC_DisableIRQ+0x44>)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	2001      	movs	r0, #1
 8002f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9e:	3320      	adds	r3, #32
 8002fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002fa4:	f3bf 8f4f 	dsb	sy
}
 8002fa8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002faa:	f3bf 8f6f 	isb	sy
}
 8002fae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000e100 	.word	0xe000e100

08002fc0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	db0c      	blt.n	8002fec <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	f003 021f 	and.w	r2, r3, #31
 8002fd8:	4907      	ldr	r1, [pc, #28]	@ (8002ff8 <__NVIC_ClearPendingIRQ+0x38>)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	095b      	lsrs	r3, r3, #5
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fe6:	3360      	adds	r3, #96	@ 0x60
 8002fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	e000e100 	.word	0xe000e100

08002ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	6039      	str	r1, [r7, #0]
 8003006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300c:	2b00      	cmp	r3, #0
 800300e:	db0a      	blt.n	8003026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	b2da      	uxtb	r2, r3
 8003014:	490c      	ldr	r1, [pc, #48]	@ (8003048 <__NVIC_SetPriority+0x4c>)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	0112      	lsls	r2, r2, #4
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	440b      	add	r3, r1
 8003020:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003024:	e00a      	b.n	800303c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	b2da      	uxtb	r2, r3
 800302a:	4908      	ldr	r1, [pc, #32]	@ (800304c <__NVIC_SetPriority+0x50>)
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	3b04      	subs	r3, #4
 8003034:	0112      	lsls	r2, r2, #4
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	440b      	add	r3, r1
 800303a:	761a      	strb	r2, [r3, #24]
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	e000e100 	.word	0xe000e100
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003050:	b480      	push	{r7}
 8003052:	b089      	sub	sp, #36	@ 0x24
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	f1c3 0307 	rsb	r3, r3, #7
 800306a:	2b04      	cmp	r3, #4
 800306c:	bf28      	it	cs
 800306e:	2304      	movcs	r3, #4
 8003070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	3304      	adds	r3, #4
 8003076:	2b06      	cmp	r3, #6
 8003078:	d902      	bls.n	8003080 <NVIC_EncodePriority+0x30>
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	3b03      	subs	r3, #3
 800307e:	e000      	b.n	8003082 <NVIC_EncodePriority+0x32>
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003084:	f04f 32ff 	mov.w	r2, #4294967295
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43da      	mvns	r2, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	401a      	ands	r2, r3
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003098:	f04f 31ff 	mov.w	r1, #4294967295
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	fa01 f303 	lsl.w	r3, r1, r3
 80030a2:	43d9      	mvns	r1, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	4313      	orrs	r3, r2
         );
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3724      	adds	r7, #36	@ 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
	...

080030b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030c8:	d301      	bcc.n	80030ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ca:	2301      	movs	r3, #1
 80030cc:	e00f      	b.n	80030ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ce:	4a0a      	ldr	r2, [pc, #40]	@ (80030f8 <SysTick_Config+0x40>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030d6:	210f      	movs	r1, #15
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	f7ff ff8e 	bl	8002ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030e0:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <SysTick_Config+0x40>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030e6:	4b04      	ldr	r3, [pc, #16]	@ (80030f8 <SysTick_Config+0x40>)
 80030e8:	2207      	movs	r2, #7
 80030ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	e000e010 	.word	0xe000e010

080030fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7ff fee7 	bl	8002ed8 <__NVIC_SetPriorityGrouping>
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003112:	b580      	push	{r7, lr}
 8003114:	b086      	sub	sp, #24
 8003116:	af00      	add	r7, sp, #0
 8003118:	4603      	mov	r3, r0
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
 800311e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003124:	f7ff fefc 	bl	8002f20 <__NVIC_GetPriorityGrouping>
 8003128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	68b9      	ldr	r1, [r7, #8]
 800312e:	6978      	ldr	r0, [r7, #20]
 8003130:	f7ff ff8e 	bl	8003050 <NVIC_EncodePriority>
 8003134:	4602      	mov	r2, r0
 8003136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff ff5d 	bl	8002ffc <__NVIC_SetPriority>
}
 8003142:	bf00      	nop
 8003144:	3718      	adds	r7, #24
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	4603      	mov	r3, r0
 8003152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff feef 	bl	8002f3c <__NVIC_EnableIRQ>
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	4603      	mov	r3, r0
 800316e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff feff 	bl	8002f78 <__NVIC_DisableIRQ>
}
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7ff ff94 	bl	80030b8 <SysTick_Config>
 8003190:	4603      	mov	r3, r0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff ff09 	bl	8002fc0 <__NVIC_ClearPendingIRQ>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 031f 	and.w	r3, r3, #31
 80031ca:	2201      	movs	r2, #1
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 80031d2:	4a04      	ldr	r2, [pc, #16]	@ (80031e4 <HAL_EXTI_ClearPending+0x2c>)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6153      	str	r3, [r2, #20]
}
 80031d8:	bf00      	nop
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	40013c00 	.word	0x40013c00

080031e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b089      	sub	sp, #36	@ 0x24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
 8003202:	e177      	b.n	80034f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003204:	2201      	movs	r2, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4013      	ands	r3, r2
 8003216:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	429a      	cmp	r2, r3
 800321e:	f040 8166 	bne.w	80034ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b01      	cmp	r3, #1
 800322c:	d005      	beq.n	800323a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003236:	2b02      	cmp	r3, #2
 8003238:	d130      	bne.n	800329c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	2203      	movs	r2, #3
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	43db      	mvns	r3, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4013      	ands	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	68da      	ldr	r2, [r3, #12]
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003270:	2201      	movs	r2, #1
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43db      	mvns	r3, r3
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	4013      	ands	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	091b      	lsrs	r3, r3, #4
 8003286:	f003 0201 	and.w	r2, r3, #1
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f003 0303 	and.w	r3, r3, #3
 80032a4:	2b03      	cmp	r3, #3
 80032a6:	d017      	beq.n	80032d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	2203      	movs	r2, #3
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f003 0303 	and.w	r3, r3, #3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d123      	bne.n	800332c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	08da      	lsrs	r2, r3, #3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3208      	adds	r2, #8
 80032ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	220f      	movs	r2, #15
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4013      	ands	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	691a      	ldr	r2, [r3, #16]
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	08da      	lsrs	r2, r3, #3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3208      	adds	r2, #8
 8003326:	69b9      	ldr	r1, [r7, #24]
 8003328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	2203      	movs	r2, #3
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	43db      	mvns	r3, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4013      	ands	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0203 	and.w	r2, r3, #3
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4313      	orrs	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003368:	2b00      	cmp	r3, #0
 800336a:	f000 80c0 	beq.w	80034ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b66      	ldr	r3, [pc, #408]	@ (800350c <HAL_GPIO_Init+0x324>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	4a65      	ldr	r2, [pc, #404]	@ (800350c <HAL_GPIO_Init+0x324>)
 8003378:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800337c:	6453      	str	r3, [r2, #68]	@ 0x44
 800337e:	4b63      	ldr	r3, [pc, #396]	@ (800350c <HAL_GPIO_Init+0x324>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800338a:	4a61      	ldr	r2, [pc, #388]	@ (8003510 <HAL_GPIO_Init+0x328>)
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	3302      	adds	r3, #2
 8003392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003396:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	220f      	movs	r2, #15
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43db      	mvns	r3, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4013      	ands	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a58      	ldr	r2, [pc, #352]	@ (8003514 <HAL_GPIO_Init+0x32c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d037      	beq.n	8003426 <HAL_GPIO_Init+0x23e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a57      	ldr	r2, [pc, #348]	@ (8003518 <HAL_GPIO_Init+0x330>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d031      	beq.n	8003422 <HAL_GPIO_Init+0x23a>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a56      	ldr	r2, [pc, #344]	@ (800351c <HAL_GPIO_Init+0x334>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d02b      	beq.n	800341e <HAL_GPIO_Init+0x236>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a55      	ldr	r2, [pc, #340]	@ (8003520 <HAL_GPIO_Init+0x338>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d025      	beq.n	800341a <HAL_GPIO_Init+0x232>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a54      	ldr	r2, [pc, #336]	@ (8003524 <HAL_GPIO_Init+0x33c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d01f      	beq.n	8003416 <HAL_GPIO_Init+0x22e>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a53      	ldr	r2, [pc, #332]	@ (8003528 <HAL_GPIO_Init+0x340>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d019      	beq.n	8003412 <HAL_GPIO_Init+0x22a>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a52      	ldr	r2, [pc, #328]	@ (800352c <HAL_GPIO_Init+0x344>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d013      	beq.n	800340e <HAL_GPIO_Init+0x226>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a51      	ldr	r2, [pc, #324]	@ (8003530 <HAL_GPIO_Init+0x348>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d00d      	beq.n	800340a <HAL_GPIO_Init+0x222>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a50      	ldr	r2, [pc, #320]	@ (8003534 <HAL_GPIO_Init+0x34c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d007      	beq.n	8003406 <HAL_GPIO_Init+0x21e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003538 <HAL_GPIO_Init+0x350>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d101      	bne.n	8003402 <HAL_GPIO_Init+0x21a>
 80033fe:	2309      	movs	r3, #9
 8003400:	e012      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003402:	230a      	movs	r3, #10
 8003404:	e010      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003406:	2308      	movs	r3, #8
 8003408:	e00e      	b.n	8003428 <HAL_GPIO_Init+0x240>
 800340a:	2307      	movs	r3, #7
 800340c:	e00c      	b.n	8003428 <HAL_GPIO_Init+0x240>
 800340e:	2306      	movs	r3, #6
 8003410:	e00a      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003412:	2305      	movs	r3, #5
 8003414:	e008      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003416:	2304      	movs	r3, #4
 8003418:	e006      	b.n	8003428 <HAL_GPIO_Init+0x240>
 800341a:	2303      	movs	r3, #3
 800341c:	e004      	b.n	8003428 <HAL_GPIO_Init+0x240>
 800341e:	2302      	movs	r3, #2
 8003420:	e002      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_GPIO_Init+0x240>
 8003426:	2300      	movs	r3, #0
 8003428:	69fa      	ldr	r2, [r7, #28]
 800342a:	f002 0203 	and.w	r2, r2, #3
 800342e:	0092      	lsls	r2, r2, #2
 8003430:	4093      	lsls	r3, r2
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003438:	4935      	ldr	r1, [pc, #212]	@ (8003510 <HAL_GPIO_Init+0x328>)
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	089b      	lsrs	r3, r3, #2
 800343e:	3302      	adds	r3, #2
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003446:	4b3d      	ldr	r3, [pc, #244]	@ (800353c <HAL_GPIO_Init+0x354>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800346a:	4a34      	ldr	r2, [pc, #208]	@ (800353c <HAL_GPIO_Init+0x354>)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003470:	4b32      	ldr	r3, [pc, #200]	@ (800353c <HAL_GPIO_Init+0x354>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003494:	4a29      	ldr	r2, [pc, #164]	@ (800353c <HAL_GPIO_Init+0x354>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800349a:	4b28      	ldr	r3, [pc, #160]	@ (800353c <HAL_GPIO_Init+0x354>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034be:	4a1f      	ldr	r2, [pc, #124]	@ (800353c <HAL_GPIO_Init+0x354>)
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034c4:	4b1d      	ldr	r3, [pc, #116]	@ (800353c <HAL_GPIO_Init+0x354>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034e8:	4a14      	ldr	r2, [pc, #80]	@ (800353c <HAL_GPIO_Init+0x354>)
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3301      	adds	r3, #1
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	2b0f      	cmp	r3, #15
 80034f8:	f67f ae84 	bls.w	8003204 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	3724      	adds	r7, #36	@ 0x24
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40023800 	.word	0x40023800
 8003510:	40013800 	.word	0x40013800
 8003514:	40020000 	.word	0x40020000
 8003518:	40020400 	.word	0x40020400
 800351c:	40020800 	.word	0x40020800
 8003520:	40020c00 	.word	0x40020c00
 8003524:	40021000 	.word	0x40021000
 8003528:	40021400 	.word	0x40021400
 800352c:	40021800 	.word	0x40021800
 8003530:	40021c00 	.word	0x40021c00
 8003534:	40022000 	.word	0x40022000
 8003538:	40022400 	.word	0x40022400
 800353c:	40013c00 	.word	0x40013c00

08003540 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003552:	2300      	movs	r3, #0
 8003554:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	e0d9      	b.n	8003710 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800355c:	2201      	movs	r2, #1
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4013      	ands	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	429a      	cmp	r2, r3
 8003574:	f040 80c9 	bne.w	800370a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003578:	4a6b      	ldr	r2, [pc, #428]	@ (8003728 <HAL_GPIO_DeInit+0x1e8>)
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	089b      	lsrs	r3, r3, #2
 800357e:	3302      	adds	r3, #2
 8003580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003584:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f003 0303 	and.w	r3, r3, #3
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	220f      	movs	r2, #15
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	4013      	ands	r3, r2
 8003598:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a63      	ldr	r2, [pc, #396]	@ (800372c <HAL_GPIO_DeInit+0x1ec>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d037      	beq.n	8003612 <HAL_GPIO_DeInit+0xd2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a62      	ldr	r2, [pc, #392]	@ (8003730 <HAL_GPIO_DeInit+0x1f0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d031      	beq.n	800360e <HAL_GPIO_DeInit+0xce>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a61      	ldr	r2, [pc, #388]	@ (8003734 <HAL_GPIO_DeInit+0x1f4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d02b      	beq.n	800360a <HAL_GPIO_DeInit+0xca>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a60      	ldr	r2, [pc, #384]	@ (8003738 <HAL_GPIO_DeInit+0x1f8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d025      	beq.n	8003606 <HAL_GPIO_DeInit+0xc6>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a5f      	ldr	r2, [pc, #380]	@ (800373c <HAL_GPIO_DeInit+0x1fc>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d01f      	beq.n	8003602 <HAL_GPIO_DeInit+0xc2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a5e      	ldr	r2, [pc, #376]	@ (8003740 <HAL_GPIO_DeInit+0x200>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d019      	beq.n	80035fe <HAL_GPIO_DeInit+0xbe>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a5d      	ldr	r2, [pc, #372]	@ (8003744 <HAL_GPIO_DeInit+0x204>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d013      	beq.n	80035fa <HAL_GPIO_DeInit+0xba>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a5c      	ldr	r2, [pc, #368]	@ (8003748 <HAL_GPIO_DeInit+0x208>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00d      	beq.n	80035f6 <HAL_GPIO_DeInit+0xb6>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a5b      	ldr	r2, [pc, #364]	@ (800374c <HAL_GPIO_DeInit+0x20c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d007      	beq.n	80035f2 <HAL_GPIO_DeInit+0xb2>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a5a      	ldr	r2, [pc, #360]	@ (8003750 <HAL_GPIO_DeInit+0x210>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d101      	bne.n	80035ee <HAL_GPIO_DeInit+0xae>
 80035ea:	2309      	movs	r3, #9
 80035ec:	e012      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 80035ee:	230a      	movs	r3, #10
 80035f0:	e010      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 80035f2:	2308      	movs	r3, #8
 80035f4:	e00e      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 80035f6:	2307      	movs	r3, #7
 80035f8:	e00c      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 80035fa:	2306      	movs	r3, #6
 80035fc:	e00a      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 80035fe:	2305      	movs	r3, #5
 8003600:	e008      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 8003602:	2304      	movs	r3, #4
 8003604:	e006      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 8003606:	2303      	movs	r3, #3
 8003608:	e004      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 800360a:	2302      	movs	r3, #2
 800360c:	e002      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <HAL_GPIO_DeInit+0xd4>
 8003612:	2300      	movs	r3, #0
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	f002 0203 	and.w	r2, r2, #3
 800361a:	0092      	lsls	r2, r2, #2
 800361c:	4093      	lsls	r3, r2
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	429a      	cmp	r2, r3
 8003622:	d132      	bne.n	800368a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003624:	4b4b      	ldr	r3, [pc, #300]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	43db      	mvns	r3, r3
 800362c:	4949      	ldr	r1, [pc, #292]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 800362e:	4013      	ands	r3, r2
 8003630:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003632:	4b48      	ldr	r3, [pc, #288]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	43db      	mvns	r3, r3
 800363a:	4946      	ldr	r1, [pc, #280]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 800363c:	4013      	ands	r3, r2
 800363e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003640:	4b44      	ldr	r3, [pc, #272]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	43db      	mvns	r3, r3
 8003648:	4942      	ldr	r1, [pc, #264]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 800364a:	4013      	ands	r3, r2
 800364c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800364e:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	43db      	mvns	r3, r3
 8003656:	493f      	ldr	r1, [pc, #252]	@ (8003754 <HAL_GPIO_DeInit+0x214>)
 8003658:	4013      	ands	r3, r2
 800365a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	220f      	movs	r2, #15
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800366c:	4a2e      	ldr	r2, [pc, #184]	@ (8003728 <HAL_GPIO_DeInit+0x1e8>)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	089b      	lsrs	r3, r3, #2
 8003672:	3302      	adds	r3, #2
 8003674:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	43da      	mvns	r2, r3
 800367c:	482a      	ldr	r0, [pc, #168]	@ (8003728 <HAL_GPIO_DeInit+0x1e8>)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	400a      	ands	r2, r1
 8003684:	3302      	adds	r3, #2
 8003686:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	2103      	movs	r1, #3
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	401a      	ands	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	08da      	lsrs	r2, r3, #3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3208      	adds	r2, #8
 80036a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	43db      	mvns	r3, r3
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	08d2      	lsrs	r2, r2, #3
 80036c0:	4019      	ands	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3208      	adds	r2, #8
 80036c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	2103      	movs	r1, #3
 80036d4:	fa01 f303 	lsl.w	r3, r1, r3
 80036d8:	43db      	mvns	r3, r3
 80036da:	401a      	ands	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	2101      	movs	r1, #1
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	401a      	ands	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	2103      	movs	r1, #3
 80036fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	401a      	ands	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	3301      	adds	r3, #1
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	2b0f      	cmp	r3, #15
 8003714:	f67f af22 	bls.w	800355c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40013800 	.word	0x40013800
 800372c:	40020000 	.word	0x40020000
 8003730:	40020400 	.word	0x40020400
 8003734:	40020800 	.word	0x40020800
 8003738:	40020c00 	.word	0x40020c00
 800373c:	40021000 	.word	0x40021000
 8003740:	40021400 	.word	0x40021400
 8003744:	40021800 	.word	0x40021800
 8003748:	40021c00 	.word	0x40021c00
 800374c:	40022000 	.word	0x40022000
 8003750:	40022400 	.word	0x40022400
 8003754:	40013c00 	.word	0x40013c00

08003758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	807b      	strh	r3, [r7, #2]
 8003764:	4613      	mov	r3, r2
 8003766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003768:	787b      	ldrb	r3, [r7, #1]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800376e:	887a      	ldrh	r2, [r7, #2]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003774:	e003      	b.n	800377e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003776:	887b      	ldrh	r3, [r7, #2]
 8003778:	041a      	lsls	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	619a      	str	r2, [r3, #24]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
	...

0800378c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e12b      	b.n	80039f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d106      	bne.n	80037b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f7fe fc1c 	bl	8001ff0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2224      	movs	r2, #36	@ 0x24
 80037bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0201 	bic.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037f0:	f001 ff82 	bl	80056f8 <HAL_RCC_GetPCLK1Freq>
 80037f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4a81      	ldr	r2, [pc, #516]	@ (8003a00 <HAL_I2C_Init+0x274>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d807      	bhi.n	8003810 <HAL_I2C_Init+0x84>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4a80      	ldr	r2, [pc, #512]	@ (8003a04 <HAL_I2C_Init+0x278>)
 8003804:	4293      	cmp	r3, r2
 8003806:	bf94      	ite	ls
 8003808:	2301      	movls	r3, #1
 800380a:	2300      	movhi	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	e006      	b.n	800381e <HAL_I2C_Init+0x92>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4a7d      	ldr	r2, [pc, #500]	@ (8003a08 <HAL_I2C_Init+0x27c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	bf94      	ite	ls
 8003818:	2301      	movls	r3, #1
 800381a:	2300      	movhi	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e0e7      	b.n	80039f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	4a78      	ldr	r2, [pc, #480]	@ (8003a0c <HAL_I2C_Init+0x280>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	0c9b      	lsrs	r3, r3, #18
 8003830:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	4a6a      	ldr	r2, [pc, #424]	@ (8003a00 <HAL_I2C_Init+0x274>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d802      	bhi.n	8003860 <HAL_I2C_Init+0xd4>
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	3301      	adds	r3, #1
 800385e:	e009      	b.n	8003874 <HAL_I2C_Init+0xe8>
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	4a69      	ldr	r2, [pc, #420]	@ (8003a10 <HAL_I2C_Init+0x284>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	099b      	lsrs	r3, r3, #6
 8003872:	3301      	adds	r3, #1
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	430b      	orrs	r3, r1
 800387a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	69db      	ldr	r3, [r3, #28]
 8003882:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003886:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	495c      	ldr	r1, [pc, #368]	@ (8003a00 <HAL_I2C_Init+0x274>)
 8003890:	428b      	cmp	r3, r1
 8003892:	d819      	bhi.n	80038c8 <HAL_I2C_Init+0x13c>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1e59      	subs	r1, r3, #1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	fbb1 f3f3 	udiv	r3, r1, r3
 80038a2:	1c59      	adds	r1, r3, #1
 80038a4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038a8:	400b      	ands	r3, r1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00a      	beq.n	80038c4 <HAL_I2C_Init+0x138>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	1e59      	subs	r1, r3, #1
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80038bc:	3301      	adds	r3, #1
 80038be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c2:	e051      	b.n	8003968 <HAL_I2C_Init+0x1dc>
 80038c4:	2304      	movs	r3, #4
 80038c6:	e04f      	b.n	8003968 <HAL_I2C_Init+0x1dc>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d111      	bne.n	80038f4 <HAL_I2C_Init+0x168>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1e58      	subs	r0, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	440b      	add	r3, r1
 80038de:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e2:	3301      	adds	r3, #1
 80038e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	e012      	b.n	800391a <HAL_I2C_Init+0x18e>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	1e58      	subs	r0, r3, #1
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6859      	ldr	r1, [r3, #4]
 80038fc:	460b      	mov	r3, r1
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	0099      	lsls	r1, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	fbb0 f3f3 	udiv	r3, r0, r3
 800390a:	3301      	adds	r3, #1
 800390c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf0c      	ite	eq
 8003914:	2301      	moveq	r3, #1
 8003916:	2300      	movne	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Init+0x196>
 800391e:	2301      	movs	r3, #1
 8003920:	e022      	b.n	8003968 <HAL_I2C_Init+0x1dc>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10e      	bne.n	8003948 <HAL_I2C_Init+0x1bc>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1e58      	subs	r0, r3, #1
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6859      	ldr	r1, [r3, #4]
 8003932:	460b      	mov	r3, r1
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	440b      	add	r3, r1
 8003938:	fbb0 f3f3 	udiv	r3, r0, r3
 800393c:	3301      	adds	r3, #1
 800393e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003946:	e00f      	b.n	8003968 <HAL_I2C_Init+0x1dc>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	1e58      	subs	r0, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6859      	ldr	r1, [r3, #4]
 8003950:	460b      	mov	r3, r1
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	0099      	lsls	r1, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	fbb0 f3f3 	udiv	r3, r0, r3
 800395e:	3301      	adds	r3, #1
 8003960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003964:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	6809      	ldr	r1, [r1, #0]
 800396c:	4313      	orrs	r3, r2
 800396e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69da      	ldr	r2, [r3, #28]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003996:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6911      	ldr	r1, [r2, #16]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	68d2      	ldr	r2, [r2, #12]
 80039a2:	4311      	orrs	r1, r2
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	6812      	ldr	r2, [r2, #0]
 80039a8:	430b      	orrs	r3, r1
 80039aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695a      	ldr	r2, [r3, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	000186a0 	.word	0x000186a0
 8003a04:	001e847f 	.word	0x001e847f
 8003a08:	003d08ff 	.word	0x003d08ff
 8003a0c:	431bde83 	.word	0x431bde83
 8003a10:	10624dd3 	.word	0x10624dd3

08003a14 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af02      	add	r7, sp, #8
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	4608      	mov	r0, r1
 8003a1e:	4611      	mov	r1, r2
 8003a20:	461a      	mov	r2, r3
 8003a22:	4603      	mov	r3, r0
 8003a24:	817b      	strh	r3, [r7, #10]
 8003a26:	460b      	mov	r3, r1
 8003a28:	813b      	strh	r3, [r7, #8]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a2e:	f7ff fa23 	bl	8002e78 <HAL_GetTick>
 8003a32:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b20      	cmp	r3, #32
 8003a3e:	f040 80d9 	bne.w	8003bf4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	2319      	movs	r3, #25
 8003a48:	2201      	movs	r2, #1
 8003a4a:	496d      	ldr	r1, [pc, #436]	@ (8003c00 <HAL_I2C_Mem_Write+0x1ec>)
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f000 fc8b 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e0cc      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d101      	bne.n	8003a6a <HAL_I2C_Mem_Write+0x56>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e0c5      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d007      	beq.n	8003a90 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0201 	orr.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2221      	movs	r2, #33	@ 0x21
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2240      	movs	r2, #64	@ 0x40
 8003aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a3a      	ldr	r2, [r7, #32]
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ac0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4a4d      	ldr	r2, [pc, #308]	@ (8003c04 <HAL_I2C_Mem_Write+0x1f0>)
 8003ad0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ad2:	88f8      	ldrh	r0, [r7, #6]
 8003ad4:	893a      	ldrh	r2, [r7, #8]
 8003ad6:	8979      	ldrh	r1, [r7, #10]
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	9301      	str	r3, [sp, #4]
 8003adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fac2 	bl	800406c <I2C_RequestMemoryWrite>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d052      	beq.n	8003b94 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e081      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 fd50 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00d      	beq.n	8003b1e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d107      	bne.n	8003b1a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e06b      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b22:	781a      	ldrb	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d11b      	bne.n	8003b94 <HAL_I2C_Mem_Write+0x180>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d017      	beq.n	8003b94 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	781a      	ldrb	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1aa      	bne.n	8003af2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 fd43 	bl	800462c <I2C_WaitOnBTFFlagUntilTimeout>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00d      	beq.n	8003bc8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d107      	bne.n	8003bc4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bc2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e016      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	e000      	b.n	8003bf6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003bf4:	2302      	movs	r3, #2
  }
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3718      	adds	r7, #24
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	00100002 	.word	0x00100002
 8003c04:	ffff0000 	.word	0xffff0000

08003c08 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08c      	sub	sp, #48	@ 0x30
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	4608      	mov	r0, r1
 8003c12:	4611      	mov	r1, r2
 8003c14:	461a      	mov	r2, r3
 8003c16:	4603      	mov	r3, r0
 8003c18:	817b      	strh	r3, [r7, #10]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	813b      	strh	r3, [r7, #8]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c22:	f7ff f929 	bl	8002e78 <HAL_GetTick>
 8003c26:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b20      	cmp	r3, #32
 8003c32:	f040 8214 	bne.w	800405e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	2319      	movs	r3, #25
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	497b      	ldr	r1, [pc, #492]	@ (8003e2c <HAL_I2C_Mem_Read+0x224>)
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 fb91 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e207      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d101      	bne.n	8003c5e <HAL_I2C_Mem_Read+0x56>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	e200      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d007      	beq.n	8003c84 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0201 	orr.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2222      	movs	r2, #34	@ 0x22
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2240      	movs	r2, #64	@ 0x40
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4a5b      	ldr	r2, [pc, #364]	@ (8003e30 <HAL_I2C_Mem_Read+0x228>)
 8003cc4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cc6:	88f8      	ldrh	r0, [r7, #6]
 8003cc8:	893a      	ldrh	r2, [r7, #8]
 8003cca:	8979      	ldrh	r1, [r7, #10]
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	9301      	str	r3, [sp, #4]
 8003cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 fa5e 	bl	8004198 <I2C_RequestMemoryRead>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e1bc      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d113      	bne.n	8003d16 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cee:	2300      	movs	r3, #0
 8003cf0:	623b      	str	r3, [r7, #32]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	623b      	str	r3, [r7, #32]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	623b      	str	r3, [r7, #32]
 8003d02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	e190      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d11b      	bne.n	8003d56 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	61fb      	str	r3, [r7, #28]
 8003d42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	e170      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d11b      	bne.n	8003d96 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	61bb      	str	r3, [r7, #24]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	61bb      	str	r3, [r7, #24]
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	e150      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003dac:	e144      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	f200 80f1 	bhi.w	8003f9a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d123      	bne.n	8003e08 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 fc79 	bl	80046bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e145      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	691a      	ldr	r2, [r3, #16]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e06:	e117      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d14e      	bne.n	8003eae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e16:	2200      	movs	r2, #0
 8003e18:	4906      	ldr	r1, [pc, #24]	@ (8003e34 <HAL_I2C_Mem_Read+0x22c>)
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 faa4 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d008      	beq.n	8003e38 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e11a      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
 8003e2a:	bf00      	nop
 8003e2c:	00100002 	.word	0x00100002
 8003e30:	ffff0000 	.word	0xffff0000
 8003e34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	691a      	ldr	r2, [r3, #16]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	691a      	ldr	r2, [r3, #16]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e96:	3b01      	subs	r3, #1
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003eac:	e0c4      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	496c      	ldr	r1, [pc, #432]	@ (8004068 <HAL_I2C_Mem_Read+0x460>)
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fa55 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0cb      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ed6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691a      	ldr	r2, [r3, #16]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	1c5a      	adds	r2, r3, #1
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f10:	2200      	movs	r2, #0
 8003f12:	4955      	ldr	r1, [pc, #340]	@ (8004068 <HAL_I2C_Mem_Read+0x460>)
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 fa27 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e09d      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	1c5a      	adds	r2, r3, #1
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	691a      	ldr	r2, [r3, #16]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	b2d2      	uxtb	r2, r2
 8003f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f98:	e04e      	b.n	8004038 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 fb8c 	bl	80046bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e058      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	691a      	ldr	r2, [r3, #16]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc0:	1c5a      	adds	r2, r3, #1
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	f003 0304 	and.w	r3, r3, #4
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d124      	bne.n	8004038 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d107      	bne.n	8004006 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004004:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	691a      	ldr	r2, [r3, #16]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402e:	b29b      	uxth	r3, r3
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403c:	2b00      	cmp	r3, #0
 800403e:	f47f aeb6 	bne.w	8003dae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2220      	movs	r2, #32
 8004046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800405a:	2300      	movs	r3, #0
 800405c:	e000      	b.n	8004060 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800405e:	2302      	movs	r3, #2
  }
}
 8004060:	4618      	mov	r0, r3
 8004062:	3728      	adds	r7, #40	@ 0x28
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	00010004 	.word	0x00010004

0800406c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b088      	sub	sp, #32
 8004070:	af02      	add	r7, sp, #8
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	4608      	mov	r0, r1
 8004076:	4611      	mov	r1, r2
 8004078:	461a      	mov	r2, r3
 800407a:	4603      	mov	r3, r0
 800407c:	817b      	strh	r3, [r7, #10]
 800407e:	460b      	mov	r3, r1
 8004080:	813b      	strh	r3, [r7, #8]
 8004082:	4613      	mov	r3, r2
 8004084:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004094:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	6a3b      	ldr	r3, [r7, #32]
 800409c:	2200      	movs	r2, #0
 800409e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f960 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00d      	beq.n	80040ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040bc:	d103      	bne.n	80040c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e05f      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ca:	897b      	ldrh	r3, [r7, #10]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	6a3a      	ldr	r2, [r7, #32]
 80040de:	492d      	ldr	r1, [pc, #180]	@ (8004194 <I2C_RequestMemoryWrite+0x128>)
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f9bb 	bl	800445c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e04c      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004108:	6a39      	ldr	r1, [r7, #32]
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fa46 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00d      	beq.n	8004132 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	2b04      	cmp	r3, #4
 800411c:	d107      	bne.n	800412e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800412c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e02b      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d105      	bne.n	8004144 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004138:	893b      	ldrh	r3, [r7, #8]
 800413a:	b2da      	uxtb	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	611a      	str	r2, [r3, #16]
 8004142:	e021      	b.n	8004188 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004144:	893b      	ldrh	r3, [r7, #8]
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	b29b      	uxth	r3, r3
 800414a:	b2da      	uxtb	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004154:	6a39      	ldr	r1, [r7, #32]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fa20 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00d      	beq.n	800417e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	2b04      	cmp	r3, #4
 8004168:	d107      	bne.n	800417a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004178:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e005      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800417e:	893b      	ldrh	r3, [r7, #8]
 8004180:	b2da      	uxtb	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	00010002 	.word	0x00010002

08004198 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	4608      	mov	r0, r1
 80041a2:	4611      	mov	r1, r2
 80041a4:	461a      	mov	r2, r3
 80041a6:	4603      	mov	r3, r0
 80041a8:	817b      	strh	r3, [r7, #10]
 80041aa:	460b      	mov	r3, r1
 80041ac:	813b      	strh	r3, [r7, #8]
 80041ae:	4613      	mov	r3, r2
 80041b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	2200      	movs	r2, #0
 80041da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f8c2 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00d      	beq.n	8004206 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f8:	d103      	bne.n	8004202 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004200:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e0aa      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004206:	897b      	ldrh	r3, [r7, #10]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004214:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004218:	6a3a      	ldr	r2, [r7, #32]
 800421a:	4952      	ldr	r1, [pc, #328]	@ (8004364 <I2C_RequestMemoryRead+0x1cc>)
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 f91d 	bl	800445c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e097      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004244:	6a39      	ldr	r1, [r7, #32]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f9a8 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	2b04      	cmp	r3, #4
 8004258:	d107      	bne.n	800426a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004268:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e076      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d105      	bne.n	8004280 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004274:	893b      	ldrh	r3, [r7, #8]
 8004276:	b2da      	uxtb	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	611a      	str	r2, [r3, #16]
 800427e:	e021      	b.n	80042c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004280:	893b      	ldrh	r3, [r7, #8]
 8004282:	0a1b      	lsrs	r3, r3, #8
 8004284:	b29b      	uxth	r3, r3
 8004286:	b2da      	uxtb	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800428e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004290:	6a39      	ldr	r1, [r7, #32]
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f982 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00d      	beq.n	80042ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d107      	bne.n	80042b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e050      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042ba:	893b      	ldrh	r3, [r7, #8]
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c6:	6a39      	ldr	r1, [r7, #32]
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 f967 	bl	800459c <I2C_WaitOnTXEFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00d      	beq.n	80042f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d107      	bne.n	80042ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e035      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	2200      	movs	r2, #0
 8004308:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f82b 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00d      	beq.n	8004334 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004326:	d103      	bne.n	8004330 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800432e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e013      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004334:	897b      	ldrh	r3, [r7, #10]
 8004336:	b2db      	uxtb	r3, r3
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	b2da      	uxtb	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004346:	6a3a      	ldr	r2, [r7, #32]
 8004348:	4906      	ldr	r1, [pc, #24]	@ (8004364 <I2C_RequestMemoryRead+0x1cc>)
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f886 	bl	800445c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3718      	adds	r7, #24
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	00010002 	.word	0x00010002

08004368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	4613      	mov	r3, r2
 8004376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004378:	e048      	b.n	800440c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d044      	beq.n	800440c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fe fd79 	bl	8002e78 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d139      	bne.n	800440c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	0c1b      	lsrs	r3, r3, #16
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d10d      	bne.n	80043be <I2C_WaitOnFlagUntilTimeout+0x56>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	43da      	mvns	r2, r3
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	e00c      	b.n	80043d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	43da      	mvns	r2, r3
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	4013      	ands	r3, r2
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	bf0c      	ite	eq
 80043d0:	2301      	moveq	r3, #1
 80043d2:	2300      	movne	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	461a      	mov	r2, r3
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d116      	bne.n	800440c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	f043 0220 	orr.w	r2, r3, #32
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e023      	b.n	8004454 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	0c1b      	lsrs	r3, r3, #16
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b01      	cmp	r3, #1
 8004414:	d10d      	bne.n	8004432 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	43da      	mvns	r2, r3
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	4013      	ands	r3, r2
 8004422:	b29b      	uxth	r3, r3
 8004424:	2b00      	cmp	r3, #0
 8004426:	bf0c      	ite	eq
 8004428:	2301      	moveq	r3, #1
 800442a:	2300      	movne	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	461a      	mov	r2, r3
 8004430:	e00c      	b.n	800444c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	43da      	mvns	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4013      	ands	r3, r2
 800443e:	b29b      	uxth	r3, r3
 8004440:	2b00      	cmp	r3, #0
 8004442:	bf0c      	ite	eq
 8004444:	2301      	moveq	r3, #1
 8004446:	2300      	movne	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	429a      	cmp	r2, r3
 8004450:	d093      	beq.n	800437a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
 8004468:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800446a:	e071      	b.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447a:	d123      	bne.n	80044c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800448a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004494:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2220      	movs	r2, #32
 80044a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b0:	f043 0204 	orr.w	r2, r3, #4
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e067      	b.n	8004594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ca:	d041      	beq.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044cc:	f7fe fcd4 	bl	8002e78 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d302      	bcc.n	80044e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d136      	bne.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	0c1b      	lsrs	r3, r3, #16
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d10c      	bne.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	43da      	mvns	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4013      	ands	r3, r2
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	bf14      	ite	ne
 80044fe:	2301      	movne	r3, #1
 8004500:	2300      	moveq	r3, #0
 8004502:	b2db      	uxtb	r3, r3
 8004504:	e00b      	b.n	800451e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	43da      	mvns	r2, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	4013      	ands	r3, r2
 8004512:	b29b      	uxth	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d016      	beq.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2220      	movs	r2, #32
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	f043 0220 	orr.w	r2, r3, #32
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e021      	b.n	8004594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	0c1b      	lsrs	r3, r3, #16
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b01      	cmp	r3, #1
 8004558:	d10c      	bne.n	8004574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	43da      	mvns	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4013      	ands	r3, r2
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf14      	ite	ne
 800456c:	2301      	movne	r3, #1
 800456e:	2300      	moveq	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	e00b      	b.n	800458c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	43da      	mvns	r2, r3
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4013      	ands	r3, r2
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	bf14      	ite	ne
 8004586:	2301      	movne	r3, #1
 8004588:	2300      	moveq	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	f47f af6d 	bne.w	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045a8:	e034      	b.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 f8e3 	bl	8004776 <I2C_IsAcknowledgeFailed>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e034      	b.n	8004624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c0:	d028      	beq.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c2:	f7fe fc59 	bl	8002e78 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d302      	bcc.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d11d      	bne.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d016      	beq.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004600:	f043 0220 	orr.w	r2, r3, #32
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e007      	b.n	8004624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461e:	2b80      	cmp	r3, #128	@ 0x80
 8004620:	d1c3      	bne.n	80045aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004638:	e034      	b.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 f89b 	bl	8004776 <I2C_IsAcknowledgeFailed>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e034      	b.n	80046b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004650:	d028      	beq.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004652:	f7fe fc11 	bl	8002e78 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	429a      	cmp	r2, r3
 8004660:	d302      	bcc.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d11d      	bne.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b04      	cmp	r3, #4
 8004674:	d016      	beq.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004690:	f043 0220 	orr.w	r2, r3, #32
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e007      	b.n	80046b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d1c3      	bne.n	800463a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046c8:	e049      	b.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	f003 0310 	and.w	r3, r3, #16
 80046d4:	2b10      	cmp	r3, #16
 80046d6:	d119      	bne.n	800470c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f06f 0210 	mvn.w	r2, #16
 80046e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e030      	b.n	800476e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800470c:	f7fe fbb4 	bl	8002e78 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	429a      	cmp	r2, r3
 800471a:	d302      	bcc.n	8004722 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d11d      	bne.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d016      	beq.n	800475e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2220      	movs	r2, #32
 800473a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	f043 0220 	orr.w	r2, r3, #32
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e007      	b.n	800476e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004768:	2b40      	cmp	r3, #64	@ 0x40
 800476a:	d1ae      	bne.n	80046ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800478c:	d11b      	bne.n	80047c6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004796:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2220      	movs	r2, #32
 80047a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b2:	f043 0204 	orr.w	r2, r3, #4
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d129      	bne.n	800483e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2224      	movs	r2, #36	@ 0x24
 80047ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0201 	bic.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0210 	bic.w	r2, r2, #16
 8004810:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f042 0201 	orr.w	r2, r2, #1
 8004830:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	e000      	b.n	8004840 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800483e:	2302      	movs	r3, #2
  }
}
 8004840:	4618      	mov	r0, r3
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004856:	2300      	movs	r3, #0
 8004858:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b20      	cmp	r3, #32
 8004864:	d12a      	bne.n	80048bc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2224      	movs	r2, #36	@ 0x24
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f022 0201 	bic.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004884:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004886:	89fb      	ldrh	r3, [r7, #14]
 8004888:	f023 030f 	bic.w	r3, r3, #15
 800488c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	b29a      	uxth	r2, r3
 8004892:	89fb      	ldrh	r3, [r7, #14]
 8004894:	4313      	orrs	r3, r2
 8004896:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	89fa      	ldrh	r2, [r7, #14]
 800489e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e000      	b.n	80048be <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80048bc:	2302      	movs	r3, #2
  }
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e0bf      	b.n	8004a5e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d106      	bne.n	80048f8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7fd fbe6 	bl	80020c4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800490e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6999      	ldr	r1, [r3, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004924:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6899      	ldr	r1, [r3, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a68 <HAL_LTDC_Init+0x19c>)
 8004940:	400b      	ands	r3, r1
 8004942:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6899      	ldr	r1, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	699a      	ldr	r2, [r3, #24]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68d9      	ldr	r1, [r3, #12]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a68 <HAL_LTDC_Init+0x19c>)
 800496e:	400b      	ands	r3, r1
 8004970:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	041b      	lsls	r3, r3, #16
 8004978:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68d9      	ldr	r1, [r3, #12]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a1a      	ldr	r2, [r3, #32]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6919      	ldr	r1, [r3, #16]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	4b33      	ldr	r3, [pc, #204]	@ (8004a68 <HAL_LTDC_Init+0x19c>)
 800499c:	400b      	ands	r3, r1
 800499e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a4:	041b      	lsls	r3, r3, #16
 80049a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6919      	ldr	r1, [r3, #16]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6959      	ldr	r1, [r3, #20]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	4b27      	ldr	r3, [pc, #156]	@ (8004a68 <HAL_LTDC_Init+0x19c>)
 80049ca:	400b      	ands	r3, r1
 80049cc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d2:	041b      	lsls	r3, r3, #16
 80049d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6959      	ldr	r1, [r3, #20]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	431a      	orrs	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	430a      	orrs	r2, r1
 80049ea:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80049fc:	041b      	lsls	r3, r3, #16
 80049fe:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0206 	orr.w	r2, r2, #6
 8004a3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699a      	ldr	r2, [r3, #24]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	f000f800 	.word	0xf000f800

08004a6c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004a6c:	b5b0      	push	{r4, r5, r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_LTDC_ConfigLayer+0x1a>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e02c      	b.n	8004ae0 <HAL_LTDC_ConfigLayer+0x74>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2202      	movs	r2, #2
 8004a92:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2134      	movs	r1, #52	@ 0x34
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	4614      	mov	r4, r2
 8004aaa:	461d      	mov	r5, r3
 8004aac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ab6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	68b9      	ldr	r1, [r7, #8]
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f811 	bl	8004ae8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2201      	movs	r2, #1
 8004acc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bdb0      	pop	{r4, r5, r7, pc}

08004ae8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b089      	sub	sp, #36	@ 0x24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	0c1b      	lsrs	r3, r3, #16
 8004b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b04:	4413      	add	r3, r2
 8004b06:	041b      	lsls	r3, r3, #16
 8004b08:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	01db      	lsls	r3, r3, #7
 8004b14:	4413      	add	r3, r2
 8004b16:	3384      	adds	r3, #132	@ 0x84
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	6812      	ldr	r2, [r2, #0]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	01d2      	lsls	r2, r2, #7
 8004b24:	440a      	add	r2, r1
 8004b26:	3284      	adds	r2, #132	@ 0x84
 8004b28:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004b2c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	0c1b      	lsrs	r3, r3, #16
 8004b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b3e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b40:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4619      	mov	r1, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	01db      	lsls	r3, r3, #7
 8004b4c:	440b      	add	r3, r1
 8004b4e:	3384      	adds	r3, #132	@ 0x84
 8004b50:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b56:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b66:	4413      	add	r3, r2
 8004b68:	041b      	lsls	r3, r3, #16
 8004b6a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	01db      	lsls	r3, r3, #7
 8004b76:	4413      	add	r3, r2
 8004b78:	3384      	adds	r3, #132	@ 0x84
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	6812      	ldr	r2, [r2, #0]
 8004b80:	4611      	mov	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	01d2      	lsls	r2, r2, #7
 8004b86:	440a      	add	r2, r1
 8004b88:	3284      	adds	r2, #132	@ 0x84
 8004b8a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004b8e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b9e:	4413      	add	r3, r2
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	01db      	lsls	r3, r3, #7
 8004bac:	440b      	add	r3, r1
 8004bae:	3384      	adds	r3, #132	@ 0x84
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	01db      	lsls	r3, r3, #7
 8004bc2:	4413      	add	r3, r2
 8004bc4:	3384      	adds	r3, #132	@ 0x84
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	4611      	mov	r1, r2
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	01d2      	lsls	r2, r2, #7
 8004bd2:	440a      	add	r2, r1
 8004bd4:	3284      	adds	r2, #132	@ 0x84
 8004bd6:	f023 0307 	bic.w	r3, r3, #7
 8004bda:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	461a      	mov	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	01db      	lsls	r3, r3, #7
 8004be6:	4413      	add	r3, r2
 8004be8:	3384      	adds	r3, #132	@ 0x84
 8004bea:	461a      	mov	r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004bf8:	021b      	lsls	r3, r3, #8
 8004bfa:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004c02:	041b      	lsls	r3, r3, #16
 8004c04:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	061b      	lsls	r3, r3, #24
 8004c0c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	01db      	lsls	r3, r3, #7
 8004c18:	4413      	add	r3, r2
 8004c1a:	3384      	adds	r3, #132	@ 0x84
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	01db      	lsls	r3, r3, #7
 8004c28:	4413      	add	r3, r2
 8004c2a:	3384      	adds	r3, #132	@ 0x84
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	2300      	movs	r3, #0
 8004c30:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004c38:	461a      	mov	r2, r3
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	431a      	orrs	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4619      	mov	r1, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	01db      	lsls	r3, r3, #7
 8004c4c:	440b      	add	r3, r1
 8004c4e:	3384      	adds	r3, #132	@ 0x84
 8004c50:	4619      	mov	r1, r3
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	01db      	lsls	r3, r3, #7
 8004c62:	4413      	add	r3, r2
 8004c64:	3384      	adds	r3, #132	@ 0x84
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	6812      	ldr	r2, [r2, #0]
 8004c6c:	4611      	mov	r1, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	01d2      	lsls	r2, r2, #7
 8004c72:	440a      	add	r2, r1
 8004c74:	3284      	adds	r2, #132	@ 0x84
 8004c76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004c7a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	01db      	lsls	r3, r3, #7
 8004c86:	4413      	add	r3, r2
 8004c88:	3384      	adds	r3, #132	@ 0x84
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	01db      	lsls	r3, r3, #7
 8004c9c:	4413      	add	r3, r2
 8004c9e:	3384      	adds	r3, #132	@ 0x84
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	01d2      	lsls	r2, r2, #7
 8004cac:	440a      	add	r2, r1
 8004cae:	3284      	adds	r2, #132	@ 0x84
 8004cb0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004cb4:	f023 0307 	bic.w	r3, r3, #7
 8004cb8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	69da      	ldr	r2, [r3, #28]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	68f9      	ldr	r1, [r7, #12]
 8004cc4:	6809      	ldr	r1, [r1, #0]
 8004cc6:	4608      	mov	r0, r1
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	01c9      	lsls	r1, r1, #7
 8004ccc:	4401      	add	r1, r0
 8004cce:	3184      	adds	r1, #132	@ 0x84
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	01db      	lsls	r3, r3, #7
 8004cde:	4413      	add	r3, r2
 8004ce0:	3384      	adds	r3, #132	@ 0x84
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	461a      	mov	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	01db      	lsls	r3, r3, #7
 8004cee:	4413      	add	r3, r2
 8004cf0:	3384      	adds	r3, #132	@ 0x84
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	01db      	lsls	r3, r3, #7
 8004d02:	4413      	add	r3, r2
 8004d04:	3384      	adds	r3, #132	@ 0x84
 8004d06:	461a      	mov	r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0c:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d102      	bne.n	8004d1c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004d16:	2304      	movs	r3, #4
 8004d18:	61fb      	str	r3, [r7, #28]
 8004d1a:	e01b      	b.n	8004d54 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d102      	bne.n	8004d2a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004d24:	2303      	movs	r3, #3
 8004d26:	61fb      	str	r3, [r7, #28]
 8004d28:	e014      	b.n	8004d54 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d00b      	beq.n	8004d4a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d007      	beq.n	8004d4a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004d3e:	2b03      	cmp	r3, #3
 8004d40:	d003      	beq.n	8004d4a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004d46:	2b07      	cmp	r3, #7
 8004d48:	d102      	bne.n	8004d50 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	61fb      	str	r3, [r7, #28]
 8004d4e:	e001      	b.n	8004d54 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004d50:	2301      	movs	r3, #1
 8004d52:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	01db      	lsls	r3, r3, #7
 8004d5e:	4413      	add	r3, r2
 8004d60:	3384      	adds	r3, #132	@ 0x84
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	6812      	ldr	r2, [r2, #0]
 8004d68:	4611      	mov	r1, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	01d2      	lsls	r2, r2, #7
 8004d6e:	440a      	add	r2, r1
 8004d70:	3284      	adds	r2, #132	@ 0x84
 8004d72:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004d76:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	fb02 f303 	mul.w	r3, r2, r3
 8004d82:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	6859      	ldr	r1, [r3, #4]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	1acb      	subs	r3, r1, r3
 8004d8e:	69f9      	ldr	r1, [r7, #28]
 8004d90:	fb01 f303 	mul.w	r3, r1, r3
 8004d94:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004d96:	68f9      	ldr	r1, [r7, #12]
 8004d98:	6809      	ldr	r1, [r1, #0]
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	01c9      	lsls	r1, r1, #7
 8004da0:	4401      	add	r1, r0
 8004da2:	3184      	adds	r1, #132	@ 0x84
 8004da4:	4313      	orrs	r3, r2
 8004da6:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	461a      	mov	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	01db      	lsls	r3, r3, #7
 8004db2:	4413      	add	r3, r2
 8004db4:	3384      	adds	r3, #132	@ 0x84
 8004db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	6812      	ldr	r2, [r2, #0]
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	01d2      	lsls	r2, r2, #7
 8004dc2:	440a      	add	r2, r1
 8004dc4:	3284      	adds	r2, #132	@ 0x84
 8004dc6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004dca:	f023 0307 	bic.w	r3, r3, #7
 8004dce:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	01db      	lsls	r3, r3, #7
 8004dda:	4413      	add	r3, r2
 8004ddc:	3384      	adds	r3, #132	@ 0x84
 8004dde:	461a      	mov	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	01db      	lsls	r3, r3, #7
 8004df0:	4413      	add	r3, r2
 8004df2:	3384      	adds	r3, #132	@ 0x84
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	01d2      	lsls	r2, r2, #7
 8004e00:	440a      	add	r2, r1
 8004e02:	3284      	adds	r2, #132	@ 0x84
 8004e04:	f043 0301 	orr.w	r3, r3, #1
 8004e08:	6013      	str	r3, [r2, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3724      	adds	r7, #36	@ 0x24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
	...

08004e18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e267      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d075      	beq.n	8004f22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e36:	4b88      	ldr	r3, [pc, #544]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d00c      	beq.n	8004e5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e42:	4b85      	ldr	r3, [pc, #532]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d112      	bne.n	8004e74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e4e:	4b82      	ldr	r3, [pc, #520]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e5a:	d10b      	bne.n	8004e74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e5c:	4b7e      	ldr	r3, [pc, #504]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d05b      	beq.n	8004f20 <HAL_RCC_OscConfig+0x108>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d157      	bne.n	8004f20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e242      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e7c:	d106      	bne.n	8004e8c <HAL_RCC_OscConfig+0x74>
 8004e7e:	4b76      	ldr	r3, [pc, #472]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a75      	ldr	r2, [pc, #468]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	e01d      	b.n	8004ec8 <HAL_RCC_OscConfig+0xb0>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e94:	d10c      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x98>
 8004e96:	4b70      	ldr	r3, [pc, #448]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a6f      	ldr	r2, [pc, #444]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	4b6d      	ldr	r3, [pc, #436]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a6c      	ldr	r2, [pc, #432]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	e00b      	b.n	8004ec8 <HAL_RCC_OscConfig+0xb0>
 8004eb0:	4b69      	ldr	r3, [pc, #420]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a68      	ldr	r2, [pc, #416]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	4b66      	ldr	r3, [pc, #408]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a65      	ldr	r2, [pc, #404]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ec6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d013      	beq.n	8004ef8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fd ffd2 	bl	8002e78 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed8:	f7fd ffce 	bl	8002e78 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b64      	cmp	r3, #100	@ 0x64
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e207      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eea:	4b5b      	ldr	r3, [pc, #364]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0f0      	beq.n	8004ed8 <HAL_RCC_OscConfig+0xc0>
 8004ef6:	e014      	b.n	8004f22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef8:	f7fd ffbe 	bl	8002e78 <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f00:	f7fd ffba 	bl	8002e78 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b64      	cmp	r3, #100	@ 0x64
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e1f3      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f12:	4b51      	ldr	r3, [pc, #324]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1f0      	bne.n	8004f00 <HAL_RCC_OscConfig+0xe8>
 8004f1e:	e000      	b.n	8004f22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d063      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 030c 	and.w	r3, r3, #12
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00b      	beq.n	8004f52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f3a:	4b47      	ldr	r3, [pc, #284]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d11c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f46:	4b44      	ldr	r3, [pc, #272]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d116      	bne.n	8004f80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f52:	4b41      	ldr	r3, [pc, #260]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d005      	beq.n	8004f6a <HAL_RCC_OscConfig+0x152>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d001      	beq.n	8004f6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e1c7      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f6a:	4b3b      	ldr	r3, [pc, #236]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4937      	ldr	r1, [pc, #220]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f7e:	e03a      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d020      	beq.n	8004fca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f88:	4b34      	ldr	r3, [pc, #208]	@ (800505c <HAL_RCC_OscConfig+0x244>)
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8e:	f7fd ff73 	bl	8002e78 <HAL_GetTick>
 8004f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f94:	e008      	b.n	8004fa8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f96:	f7fd ff6f 	bl	8002e78 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e1a8      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0f0      	beq.n	8004f96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fb4:	4b28      	ldr	r3, [pc, #160]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4925      	ldr	r1, [pc, #148]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	600b      	str	r3, [r1, #0]
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fca:	4b24      	ldr	r3, [pc, #144]	@ (800505c <HAL_RCC_OscConfig+0x244>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd0:	f7fd ff52 	bl	8002e78 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fd8:	f7fd ff4e 	bl	8002e78 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e187      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fea:	4b1b      	ldr	r3, [pc, #108]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1f0      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0308 	and.w	r3, r3, #8
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d036      	beq.n	8005070 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d016      	beq.n	8005038 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800500a:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <HAL_RCC_OscConfig+0x248>)
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005010:	f7fd ff32 	bl	8002e78 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005018:	f7fd ff2e 	bl	8002e78 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e167      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800502a:	4b0b      	ldr	r3, [pc, #44]	@ (8005058 <HAL_RCC_OscConfig+0x240>)
 800502c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCC_OscConfig+0x200>
 8005036:	e01b      	b.n	8005070 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <HAL_RCC_OscConfig+0x248>)
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800503e:	f7fd ff1b 	bl	8002e78 <HAL_GetTick>
 8005042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005044:	e00e      	b.n	8005064 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005046:	f7fd ff17 	bl	8002e78 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b02      	cmp	r3, #2
 8005052:	d907      	bls.n	8005064 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e150      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
 8005058:	40023800 	.word	0x40023800
 800505c:	42470000 	.word	0x42470000
 8005060:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005064:	4b88      	ldr	r3, [pc, #544]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005066:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1ea      	bne.n	8005046 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 8097 	beq.w	80051ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800507e:	2300      	movs	r3, #0
 8005080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005082:	4b81      	ldr	r3, [pc, #516]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10f      	bne.n	80050ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	60bb      	str	r3, [r7, #8]
 8005092:	4b7d      	ldr	r3, [pc, #500]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005096:	4a7c      	ldr	r2, [pc, #496]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800509c:	6413      	str	r3, [r2, #64]	@ 0x40
 800509e:	4b7a      	ldr	r3, [pc, #488]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a6:	60bb      	str	r3, [r7, #8]
 80050a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050aa:	2301      	movs	r3, #1
 80050ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ae:	4b77      	ldr	r3, [pc, #476]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d118      	bne.n	80050ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ba:	4b74      	ldr	r3, [pc, #464]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a73      	ldr	r2, [pc, #460]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050c6:	f7fd fed7 	bl	8002e78 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ce:	f7fd fed3 	bl	8002e78 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e10c      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e0:	4b6a      	ldr	r3, [pc, #424]	@ (800528c <HAL_RCC_OscConfig+0x474>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0f0      	beq.n	80050ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d106      	bne.n	8005102 <HAL_RCC_OscConfig+0x2ea>
 80050f4:	4b64      	ldr	r3, [pc, #400]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f8:	4a63      	ldr	r2, [pc, #396]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005100:	e01c      	b.n	800513c <HAL_RCC_OscConfig+0x324>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	2b05      	cmp	r3, #5
 8005108:	d10c      	bne.n	8005124 <HAL_RCC_OscConfig+0x30c>
 800510a:	4b5f      	ldr	r3, [pc, #380]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800510c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800510e:	4a5e      	ldr	r2, [pc, #376]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005110:	f043 0304 	orr.w	r3, r3, #4
 8005114:	6713      	str	r3, [r2, #112]	@ 0x70
 8005116:	4b5c      	ldr	r3, [pc, #368]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511a:	4a5b      	ldr	r2, [pc, #364]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800511c:	f043 0301 	orr.w	r3, r3, #1
 8005120:	6713      	str	r3, [r2, #112]	@ 0x70
 8005122:	e00b      	b.n	800513c <HAL_RCC_OscConfig+0x324>
 8005124:	4b58      	ldr	r3, [pc, #352]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005128:	4a57      	ldr	r2, [pc, #348]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800512a:	f023 0301 	bic.w	r3, r3, #1
 800512e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005130:	4b55      	ldr	r3, [pc, #340]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005134:	4a54      	ldr	r2, [pc, #336]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005136:	f023 0304 	bic.w	r3, r3, #4
 800513a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d015      	beq.n	8005170 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005144:	f7fd fe98 	bl	8002e78 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800514a:	e00a      	b.n	8005162 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800514c:	f7fd fe94 	bl	8002e78 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e0cb      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005162:	4b49      	ldr	r3, [pc, #292]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0ee      	beq.n	800514c <HAL_RCC_OscConfig+0x334>
 800516e:	e014      	b.n	800519a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005170:	f7fd fe82 	bl	8002e78 <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005176:	e00a      	b.n	800518e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005178:	f7fd fe7e 	bl	8002e78 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005186:	4293      	cmp	r3, r2
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e0b5      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800518e:	4b3e      	ldr	r3, [pc, #248]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1ee      	bne.n	8005178 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800519a:	7dfb      	ldrb	r3, [r7, #23]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d105      	bne.n	80051ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a0:	4b39      	ldr	r3, [pc, #228]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a4:	4a38      	ldr	r2, [pc, #224]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 80a1 	beq.w	80052f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051b6:	4b34      	ldr	r3, [pc, #208]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 030c 	and.w	r3, r3, #12
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d05c      	beq.n	800527c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d141      	bne.n	800524e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ca:	4b31      	ldr	r3, [pc, #196]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d0:	f7fd fe52 	bl	8002e78 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d8:	f7fd fe4e 	bl	8002e78 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e087      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ea:	4b27      	ldr	r3, [pc, #156]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f0      	bne.n	80051d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69da      	ldr	r2, [r3, #28]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	019b      	lsls	r3, r3, #6
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800520c:	085b      	lsrs	r3, r3, #1
 800520e:	3b01      	subs	r3, #1
 8005210:	041b      	lsls	r3, r3, #16
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	061b      	lsls	r3, r3, #24
 800521a:	491b      	ldr	r1, [pc, #108]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 800521c:	4313      	orrs	r3, r2
 800521e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005220:	4b1b      	ldr	r3, [pc, #108]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 8005222:	2201      	movs	r2, #1
 8005224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005226:	f7fd fe27 	bl	8002e78 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800522e:	f7fd fe23 	bl	8002e78 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e05c      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005240:	4b11      	ldr	r3, [pc, #68]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0f0      	beq.n	800522e <HAL_RCC_OscConfig+0x416>
 800524c:	e054      	b.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800524e:	4b10      	ldr	r3, [pc, #64]	@ (8005290 <HAL_RCC_OscConfig+0x478>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005254:	f7fd fe10 	bl	8002e78 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800525c:	f7fd fe0c 	bl	8002e78 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e045      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800526e:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <HAL_RCC_OscConfig+0x470>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x444>
 800527a:	e03d      	b.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d107      	bne.n	8005294 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e038      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
 8005288:	40023800 	.word	0x40023800
 800528c:	40007000 	.word	0x40007000
 8005290:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005294:	4b1b      	ldr	r3, [pc, #108]	@ (8005304 <HAL_RCC_OscConfig+0x4ec>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d028      	beq.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d121      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d11a      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052c4:	4013      	ands	r3, r2
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d111      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052da:	085b      	lsrs	r3, r3, #1
 80052dc:	3b01      	subs	r3, #1
 80052de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d107      	bne.n	80052f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d001      	beq.n	80052f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e000      	b.n	80052fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40023800 	.word	0x40023800

08005308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e0cc      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800531c:	4b68      	ldr	r3, [pc, #416]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 030f 	and.w	r3, r3, #15
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d90c      	bls.n	8005344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800532a:	4b65      	ldr	r3, [pc, #404]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005332:	4b63      	ldr	r3, [pc, #396]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	683a      	ldr	r2, [r7, #0]
 800533c:	429a      	cmp	r2, r3
 800533e:	d001      	beq.n	8005344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e0b8      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d020      	beq.n	8005392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d005      	beq.n	8005368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800535c:	4b59      	ldr	r3, [pc, #356]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	4a58      	ldr	r2, [pc, #352]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005366:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0308 	and.w	r3, r3, #8
 8005370:	2b00      	cmp	r3, #0
 8005372:	d005      	beq.n	8005380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005374:	4b53      	ldr	r3, [pc, #332]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	4a52      	ldr	r2, [pc, #328]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800537e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005380:	4b50      	ldr	r3, [pc, #320]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	494d      	ldr	r1, [pc, #308]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800538e:	4313      	orrs	r3, r2
 8005390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b00      	cmp	r3, #0
 800539c:	d044      	beq.n	8005428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d107      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a6:	4b47      	ldr	r3, [pc, #284]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d119      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e07f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d003      	beq.n	80053c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053c2:	2b03      	cmp	r3, #3
 80053c4:	d107      	bne.n	80053d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053c6:	4b3f      	ldr	r3, [pc, #252]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d109      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e06f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053d6:	4b3b      	ldr	r3, [pc, #236]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e067      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053e6:	4b37      	ldr	r3, [pc, #220]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f023 0203 	bic.w	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4934      	ldr	r1, [pc, #208]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053f8:	f7fd fd3e 	bl	8002e78 <HAL_GetTick>
 80053fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fe:	e00a      	b.n	8005416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005400:	f7fd fd3a 	bl	8002e78 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800540e:	4293      	cmp	r3, r2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e04f      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005416:	4b2b      	ldr	r3, [pc, #172]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 020c 	and.w	r2, r3, #12
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	429a      	cmp	r2, r3
 8005426:	d1eb      	bne.n	8005400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005428:	4b25      	ldr	r3, [pc, #148]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 030f 	and.w	r3, r3, #15
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d20c      	bcs.n	8005450 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005436:	4b22      	ldr	r3, [pc, #136]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800543e:	4b20      	ldr	r3, [pc, #128]	@ (80054c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	429a      	cmp	r2, r3
 800544a:	d001      	beq.n	8005450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e032      	b.n	80054b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	2b00      	cmp	r3, #0
 800545a:	d008      	beq.n	800546e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800545c:	4b19      	ldr	r3, [pc, #100]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4916      	ldr	r1, [pc, #88]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	4313      	orrs	r3, r2
 800546c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800547a:	4b12      	ldr	r3, [pc, #72]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	490e      	ldr	r1, [pc, #56]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 800548a:	4313      	orrs	r3, r2
 800548c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800548e:	f000 f821 	bl	80054d4 <HAL_RCC_GetSysClockFreq>
 8005492:	4602      	mov	r2, r0
 8005494:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	091b      	lsrs	r3, r3, #4
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	490a      	ldr	r1, [pc, #40]	@ (80054c8 <HAL_RCC_ClockConfig+0x1c0>)
 80054a0:	5ccb      	ldrb	r3, [r1, r3]
 80054a2:	fa22 f303 	lsr.w	r3, r2, r3
 80054a6:	4a09      	ldr	r2, [pc, #36]	@ (80054cc <HAL_RCC_ClockConfig+0x1c4>)
 80054a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054aa:	4b09      	ldr	r3, [pc, #36]	@ (80054d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fd fc9e 	bl	8002df0 <HAL_InitTick>

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40023c00 	.word	0x40023c00
 80054c4:	40023800 	.word	0x40023800
 80054c8:	080085d0 	.word	0x080085d0
 80054cc:	20000018 	.word	0x20000018
 80054d0:	2000001c 	.word	0x2000001c

080054d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054d8:	b094      	sub	sp, #80	@ 0x50
 80054da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054ec:	4b79      	ldr	r3, [pc, #484]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 030c 	and.w	r3, r3, #12
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d00d      	beq.n	8005514 <HAL_RCC_GetSysClockFreq+0x40>
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	f200 80e1 	bhi.w	80056c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_RCC_GetSysClockFreq+0x34>
 8005502:	2b04      	cmp	r3, #4
 8005504:	d003      	beq.n	800550e <HAL_RCC_GetSysClockFreq+0x3a>
 8005506:	e0db      	b.n	80056c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005508:	4b73      	ldr	r3, [pc, #460]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800550a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800550c:	e0db      	b.n	80056c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800550e:	4b73      	ldr	r3, [pc, #460]	@ (80056dc <HAL_RCC_GetSysClockFreq+0x208>)
 8005510:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005512:	e0d8      	b.n	80056c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005514:	4b6f      	ldr	r3, [pc, #444]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800551c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800551e:	4b6d      	ldr	r3, [pc, #436]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d063      	beq.n	80055f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800552a:	4b6a      	ldr	r3, [pc, #424]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	099b      	lsrs	r3, r3, #6
 8005530:	2200      	movs	r2, #0
 8005532:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005534:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800553c:	633b      	str	r3, [r7, #48]	@ 0x30
 800553e:	2300      	movs	r3, #0
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34
 8005542:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005546:	4622      	mov	r2, r4
 8005548:	462b      	mov	r3, r5
 800554a:	f04f 0000 	mov.w	r0, #0
 800554e:	f04f 0100 	mov.w	r1, #0
 8005552:	0159      	lsls	r1, r3, #5
 8005554:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005558:	0150      	lsls	r0, r2, #5
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4621      	mov	r1, r4
 8005560:	1a51      	subs	r1, r2, r1
 8005562:	6139      	str	r1, [r7, #16]
 8005564:	4629      	mov	r1, r5
 8005566:	eb63 0301 	sbc.w	r3, r3, r1
 800556a:	617b      	str	r3, [r7, #20]
 800556c:	f04f 0200 	mov.w	r2, #0
 8005570:	f04f 0300 	mov.w	r3, #0
 8005574:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005578:	4659      	mov	r1, fp
 800557a:	018b      	lsls	r3, r1, #6
 800557c:	4651      	mov	r1, sl
 800557e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005582:	4651      	mov	r1, sl
 8005584:	018a      	lsls	r2, r1, #6
 8005586:	4651      	mov	r1, sl
 8005588:	ebb2 0801 	subs.w	r8, r2, r1
 800558c:	4659      	mov	r1, fp
 800558e:	eb63 0901 	sbc.w	r9, r3, r1
 8005592:	f04f 0200 	mov.w	r2, #0
 8005596:	f04f 0300 	mov.w	r3, #0
 800559a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800559e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055a6:	4690      	mov	r8, r2
 80055a8:	4699      	mov	r9, r3
 80055aa:	4623      	mov	r3, r4
 80055ac:	eb18 0303 	adds.w	r3, r8, r3
 80055b0:	60bb      	str	r3, [r7, #8]
 80055b2:	462b      	mov	r3, r5
 80055b4:	eb49 0303 	adc.w	r3, r9, r3
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	f04f 0200 	mov.w	r2, #0
 80055be:	f04f 0300 	mov.w	r3, #0
 80055c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055c6:	4629      	mov	r1, r5
 80055c8:	024b      	lsls	r3, r1, #9
 80055ca:	4621      	mov	r1, r4
 80055cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80055d0:	4621      	mov	r1, r4
 80055d2:	024a      	lsls	r2, r1, #9
 80055d4:	4610      	mov	r0, r2
 80055d6:	4619      	mov	r1, r3
 80055d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055da:	2200      	movs	r2, #0
 80055dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80055e4:	f7fa fe54 	bl	8000290 <__aeabi_uldivmod>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4613      	mov	r3, r2
 80055ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055f0:	e058      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055f2:	4b38      	ldr	r3, [pc, #224]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	099b      	lsrs	r3, r3, #6
 80055f8:	2200      	movs	r2, #0
 80055fa:	4618      	mov	r0, r3
 80055fc:	4611      	mov	r1, r2
 80055fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005602:	623b      	str	r3, [r7, #32]
 8005604:	2300      	movs	r3, #0
 8005606:	627b      	str	r3, [r7, #36]	@ 0x24
 8005608:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800560c:	4642      	mov	r2, r8
 800560e:	464b      	mov	r3, r9
 8005610:	f04f 0000 	mov.w	r0, #0
 8005614:	f04f 0100 	mov.w	r1, #0
 8005618:	0159      	lsls	r1, r3, #5
 800561a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800561e:	0150      	lsls	r0, r2, #5
 8005620:	4602      	mov	r2, r0
 8005622:	460b      	mov	r3, r1
 8005624:	4641      	mov	r1, r8
 8005626:	ebb2 0a01 	subs.w	sl, r2, r1
 800562a:	4649      	mov	r1, r9
 800562c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005630:	f04f 0200 	mov.w	r2, #0
 8005634:	f04f 0300 	mov.w	r3, #0
 8005638:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800563c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005640:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005644:	ebb2 040a 	subs.w	r4, r2, sl
 8005648:	eb63 050b 	sbc.w	r5, r3, fp
 800564c:	f04f 0200 	mov.w	r2, #0
 8005650:	f04f 0300 	mov.w	r3, #0
 8005654:	00eb      	lsls	r3, r5, #3
 8005656:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800565a:	00e2      	lsls	r2, r4, #3
 800565c:	4614      	mov	r4, r2
 800565e:	461d      	mov	r5, r3
 8005660:	4643      	mov	r3, r8
 8005662:	18e3      	adds	r3, r4, r3
 8005664:	603b      	str	r3, [r7, #0]
 8005666:	464b      	mov	r3, r9
 8005668:	eb45 0303 	adc.w	r3, r5, r3
 800566c:	607b      	str	r3, [r7, #4]
 800566e:	f04f 0200 	mov.w	r2, #0
 8005672:	f04f 0300 	mov.w	r3, #0
 8005676:	e9d7 4500 	ldrd	r4, r5, [r7]
 800567a:	4629      	mov	r1, r5
 800567c:	028b      	lsls	r3, r1, #10
 800567e:	4621      	mov	r1, r4
 8005680:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005684:	4621      	mov	r1, r4
 8005686:	028a      	lsls	r2, r1, #10
 8005688:	4610      	mov	r0, r2
 800568a:	4619      	mov	r1, r3
 800568c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800568e:	2200      	movs	r2, #0
 8005690:	61bb      	str	r3, [r7, #24]
 8005692:	61fa      	str	r2, [r7, #28]
 8005694:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005698:	f7fa fdfa 	bl	8000290 <__aeabi_uldivmod>
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	4613      	mov	r3, r2
 80056a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80056a4:	4b0b      	ldr	r3, [pc, #44]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	0c1b      	lsrs	r3, r3, #16
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	3301      	adds	r3, #1
 80056b0:	005b      	lsls	r3, r3, #1
 80056b2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80056b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056be:	e002      	b.n	80056c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056c0:	4b05      	ldr	r3, [pc, #20]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80056c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3750      	adds	r7, #80	@ 0x50
 80056cc:	46bd      	mov	sp, r7
 80056ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056d2:	bf00      	nop
 80056d4:	40023800 	.word	0x40023800
 80056d8:	00f42400 	.word	0x00f42400
 80056dc:	007a1200 	.word	0x007a1200

080056e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056e0:	b480      	push	{r7}
 80056e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056e4:	4b03      	ldr	r3, [pc, #12]	@ (80056f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056e6:	681b      	ldr	r3, [r3, #0]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	20000018 	.word	0x20000018

080056f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056fc:	f7ff fff0 	bl	80056e0 <HAL_RCC_GetHCLKFreq>
 8005700:	4602      	mov	r2, r0
 8005702:	4b05      	ldr	r3, [pc, #20]	@ (8005718 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	0a9b      	lsrs	r3, r3, #10
 8005708:	f003 0307 	and.w	r3, r3, #7
 800570c:	4903      	ldr	r1, [pc, #12]	@ (800571c <HAL_RCC_GetPCLK1Freq+0x24>)
 800570e:	5ccb      	ldrb	r3, [r1, r3]
 8005710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005714:	4618      	mov	r0, r3
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40023800 	.word	0x40023800
 800571c:	080085e0 	.word	0x080085e0

08005720 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10b      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005750:	2b00      	cmp	r3, #0
 8005752:	d075      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005754:	4b91      	ldr	r3, [pc, #580]	@ (800599c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005756:	2200      	movs	r2, #0
 8005758:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800575a:	f7fd fb8d 	bl	8002e78 <HAL_GetTick>
 800575e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005760:	e008      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005762:	f7fd fb89 	bl	8002e78 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d901      	bls.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e189      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005774:	4b8a      	ldr	r3, [pc, #552]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f0      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d009      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	019a      	lsls	r2, r3, #6
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	071b      	lsls	r3, r3, #28
 8005798:	4981      	ldr	r1, [pc, #516]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800579a:	4313      	orrs	r3, r2
 800579c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0302 	and.w	r3, r3, #2
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d01f      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80057ac:	4b7c      	ldr	r3, [pc, #496]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b2:	0f1b      	lsrs	r3, r3, #28
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	019a      	lsls	r2, r3, #6
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	061b      	lsls	r3, r3, #24
 80057c6:	431a      	orrs	r2, r3
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	071b      	lsls	r3, r3, #28
 80057cc:	4974      	ldr	r1, [pc, #464]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80057d4:	4b72      	ldr	r3, [pc, #456]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057da:	f023 021f 	bic.w	r2, r3, #31
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	496e      	ldr	r1, [pc, #440]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00d      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	019a      	lsls	r2, r3, #6
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	061b      	lsls	r3, r3, #24
 8005804:	431a      	orrs	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	071b      	lsls	r3, r3, #28
 800580c:	4964      	ldr	r1, [pc, #400]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800580e:	4313      	orrs	r3, r2
 8005810:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005814:	4b61      	ldr	r3, [pc, #388]	@ (800599c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005816:	2201      	movs	r2, #1
 8005818:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800581a:	f7fd fb2d 	bl	8002e78 <HAL_GetTick>
 800581e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005820:	e008      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005822:	f7fd fb29 	bl	8002e78 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e129      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005834:	4b5a      	ldr	r3, [pc, #360]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0f0      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	2b00      	cmp	r3, #0
 800584a:	d105      	bne.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005854:	2b00      	cmp	r3, #0
 8005856:	d079      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005858:	4b52      	ldr	r3, [pc, #328]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800585a:	2200      	movs	r2, #0
 800585c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800585e:	f7fd fb0b 	bl	8002e78 <HAL_GetTick>
 8005862:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005866:	f7fd fb07 	bl	8002e78 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e107      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005878:	4b49      	ldr	r3, [pc, #292]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005880:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005884:	d0ef      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0304 	and.w	r3, r3, #4
 800588e:	2b00      	cmp	r3, #0
 8005890:	d020      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005892:	4b43      	ldr	r3, [pc, #268]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005898:	0f1b      	lsrs	r3, r3, #28
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	019a      	lsls	r2, r3, #6
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	061b      	lsls	r3, r3, #24
 80058ac:	431a      	orrs	r2, r3
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	071b      	lsls	r3, r3, #28
 80058b2:	493b      	ldr	r1, [pc, #236]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80058ba:	4b39      	ldr	r3, [pc, #228]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058c0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	021b      	lsls	r3, r3, #8
 80058cc:	4934      	ldr	r1, [pc, #208]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d01e      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80058e0:	4b2f      	ldr	r3, [pc, #188]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e6:	0e1b      	lsrs	r3, r3, #24
 80058e8:	f003 030f 	and.w	r3, r3, #15
 80058ec:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	019a      	lsls	r2, r3, #6
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	061b      	lsls	r3, r3, #24
 80058f8:	431a      	orrs	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	071b      	lsls	r3, r3, #28
 8005900:	4927      	ldr	r1, [pc, #156]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005902:	4313      	orrs	r3, r2
 8005904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005908:	4b25      	ldr	r3, [pc, #148]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800590a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800590e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005916:	4922      	ldr	r1, [pc, #136]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005918:	4313      	orrs	r3, r2
 800591a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800591e:	4b21      	ldr	r3, [pc, #132]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005920:	2201      	movs	r2, #1
 8005922:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005924:	f7fd faa8 	bl	8002e78 <HAL_GetTick>
 8005928:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800592a:	e008      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800592c:	f7fd faa4 	bl	8002e78 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d901      	bls.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e0a4      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800593e:	4b18      	ldr	r3, [pc, #96]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005946:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800594a:	d1ef      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 808b 	beq.w	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	4b10      	ldr	r3, [pc, #64]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	4a0f      	ldr	r2, [pc, #60]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005964:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005968:	6413      	str	r3, [r2, #64]	@ 0x40
 800596a:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005976:	4b0c      	ldr	r3, [pc, #48]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a0b      	ldr	r2, [pc, #44]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800597c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005980:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005982:	f7fd fa79 	bl	8002e78 <HAL_GetTick>
 8005986:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005988:	e010      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800598a:	f7fd fa75 	bl	8002e78 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	2b02      	cmp	r3, #2
 8005996:	d909      	bls.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e075      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800599c:	42470068 	.word	0x42470068
 80059a0:	40023800 	.word	0x40023800
 80059a4:	42470070 	.word	0x42470070
 80059a8:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80059ac:	4b38      	ldr	r3, [pc, #224]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0e8      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059b8:	4b36      	ldr	r3, [pc, #216]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059c0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d02f      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d028      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059d6:	4b2f      	ldr	r3, [pc, #188]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059de:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80059e2:	2201      	movs	r2, #1
 80059e4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80059ec:	4a29      	ldr	r2, [pc, #164]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80059f2:	4b28      	ldr	r3, [pc, #160]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80059f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d114      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80059fe:	f7fd fa3b 	bl	8002e78 <HAL_GetTick>
 8005a02:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a04:	e00a      	b.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a06:	f7fd fa37 	bl	8002e78 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d901      	bls.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e035      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d0ee      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a34:	d10d      	bne.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005a36:	4b17      	ldr	r3, [pc, #92]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a42:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005a46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4a:	4912      	ldr	r1, [pc, #72]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	608b      	str	r3, [r1, #8]
 8005a50:	e005      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005a52:	4b10      	ldr	r3, [pc, #64]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	4a0f      	ldr	r2, [pc, #60]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a58:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005a5c:	6093      	str	r3, [r2, #8]
 8005a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a6a:	490a      	ldr	r1, [pc, #40]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d004      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005a82:	4b06      	ldr	r3, [pc, #24]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005a84:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3718      	adds	r7, #24
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	40007000 	.word	0x40007000
 8005a94:	40023800 	.word	0x40023800
 8005a98:	42470e40 	.word	0x42470e40
 8005a9c:	424711e0 	.word	0x424711e0

08005aa0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e01c      	b.n	8005aec <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	795b      	ldrb	r3, [r3, #5]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d105      	bne.n	8005ac8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fc fc26 	bl	8002314 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f042 0204 	orr.w	r2, r2, #4
 8005adc:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005afe:	2300      	movs	r3, #0
 8005b00:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	791b      	ldrb	r3, [r3, #4]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <HAL_RNG_GenerateRandomNumber+0x1a>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e044      	b.n	8005b98 <HAL_RNG_GenerateRandomNumber+0xa4>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	795b      	ldrb	r3, [r3, #5]
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d133      	bne.n	8005b86 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b24:	f7fd f9a8 	bl	8002e78 <HAL_GetTick>
 8005b28:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b2a:	e018      	b.n	8005b5e <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005b2c:	f7fd f9a4 	bl	8002e78 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d911      	bls.n	8005b5e <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d00a      	beq.n	8005b5e <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2202      	movs	r2, #2
 8005b52:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e01c      	b.n	8005b98 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d1df      	bne.n	8005b2c <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689a      	ldr	r2, [r3, #8]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	715a      	strb	r2, [r3, #5]
 8005b84:	e004      	b.n	8005b90 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2204      	movs	r2, #4
 8005b8a:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	711a      	strb	r2, [r3, #4]

  return status;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	330c      	adds	r3, #12
 8005bac:	4619      	mov	r1, r3
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7ff ffa0 	bl	8005af4 <HAL_RNG_GenerateRandomNumber>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d102      	bne.n	8005bc0 <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	e000      	b.n	8005bc2 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 8005bc0:	2300      	movs	r3, #0
  }
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b082      	sub	sp, #8
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d101      	bne.n	8005bdc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e07b      	b.n	8005cd4 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d108      	bne.n	8005bf6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bec:	d009      	beq.n	8005c02 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	61da      	str	r2, [r3, #28]
 8005bf4:	e005      	b.n	8005c02 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d106      	bne.n	8005c22 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7fc fb9b 	bl	8002358 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2202      	movs	r2, #2
 8005c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c38:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	695b      	ldr	r3, [r3, #20]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	69db      	ldr	r3, [r3, #28]
 8005c78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c86:	ea42 0103 	orr.w	r1, r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	0c1b      	lsrs	r3, r3, #16
 8005ca0:	f003 0104 	and.w	r1, r3, #4
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca8:	f003 0210 	and.w	r2, r3, #16
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	430a      	orrs	r2, r1
 8005cb2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69da      	ldr	r2, [r3, #28]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e01a      	b.n	8005d24 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d04:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7fc fb6e 	bl	80023e8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b088      	sub	sp, #32
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d3c:	f7fd f89c 	bl	8002e78 <HAL_GetTick>
 8005d40:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005d42:	88fb      	ldrh	r3, [r7, #6]
 8005d44:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d001      	beq.n	8005d56 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005d52:	2302      	movs	r3, #2
 8005d54:	e12a      	b.n	8005fac <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d002      	beq.n	8005d62 <HAL_SPI_Transmit+0x36>
 8005d5c:	88fb      	ldrh	r3, [r7, #6]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e122      	b.n	8005fac <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d101      	bne.n	8005d74 <HAL_SPI_Transmit+0x48>
 8005d70:	2302      	movs	r3, #2
 8005d72:	e11b      	b.n	8005fac <HAL_SPI_Transmit+0x280>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2203      	movs	r2, #3
 8005d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	88fa      	ldrh	r2, [r7, #6]
 8005d94:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	88fa      	ldrh	r2, [r7, #6]
 8005d9a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dc2:	d10f      	bne.n	8005de4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005de2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dee:	2b40      	cmp	r3, #64	@ 0x40
 8005df0:	d007      	beq.n	8005e02 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e0a:	d152      	bne.n	8005eb2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <HAL_SPI_Transmit+0xee>
 8005e14:	8b7b      	ldrh	r3, [r7, #26]
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d145      	bne.n	8005ea6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e1e:	881a      	ldrh	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2a:	1c9a      	adds	r2, r3, #2
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e3e:	e032      	b.n	8005ea6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 0302 	and.w	r3, r3, #2
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d112      	bne.n	8005e74 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e52:	881a      	ldrh	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5e:	1c9a      	adds	r2, r3, #2
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e72:	e018      	b.n	8005ea6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e74:	f7fd f800 	bl	8002e78 <HAL_GetTick>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	683a      	ldr	r2, [r7, #0]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d803      	bhi.n	8005e8c <HAL_SPI_Transmit+0x160>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8a:	d102      	bne.n	8005e92 <HAL_SPI_Transmit+0x166>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d109      	bne.n	8005ea6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e082      	b.n	8005fac <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1c7      	bne.n	8005e40 <HAL_SPI_Transmit+0x114>
 8005eb0:	e053      	b.n	8005f5a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d002      	beq.n	8005ec0 <HAL_SPI_Transmit+0x194>
 8005eba:	8b7b      	ldrh	r3, [r7, #26]
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d147      	bne.n	8005f50 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	330c      	adds	r3, #12
 8005eca:	7812      	ldrb	r2, [r2, #0]
 8005ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ee6:	e033      	b.n	8005f50 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d113      	bne.n	8005f1e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	330c      	adds	r3, #12
 8005f00:	7812      	ldrb	r2, [r2, #0]
 8005f02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f1c:	e018      	b.n	8005f50 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f1e:	f7fc ffab 	bl	8002e78 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d803      	bhi.n	8005f36 <HAL_SPI_Transmit+0x20a>
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f34:	d102      	bne.n	8005f3c <HAL_SPI_Transmit+0x210>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d109      	bne.n	8005f50 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e02d      	b.n	8005fac <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1c6      	bne.n	8005ee8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	6839      	ldr	r1, [r7, #0]
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 f8be 	bl	80060e0 <SPI_EndRxTxTransaction>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d002      	beq.n	8005f70 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10a      	bne.n	8005f8e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	617b      	str	r3, [r7, #20]
 8005f8c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d001      	beq.n	8005faa <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e000      	b.n	8005fac <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005faa:	2300      	movs	r3, #0
  }
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3720      	adds	r7, #32
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fc2:	b2db      	uxtb	r3, r3
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	603b      	str	r3, [r7, #0]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fe0:	f7fc ff4a 	bl	8002e78 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe8:	1a9b      	subs	r3, r3, r2
 8005fea:	683a      	ldr	r2, [r7, #0]
 8005fec:	4413      	add	r3, r2
 8005fee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ff0:	f7fc ff42 	bl	8002e78 <HAL_GetTick>
 8005ff4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ff6:	4b39      	ldr	r3, [pc, #228]	@ (80060dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	015b      	lsls	r3, r3, #5
 8005ffc:	0d1b      	lsrs	r3, r3, #20
 8005ffe:	69fa      	ldr	r2, [r7, #28]
 8006000:	fb02 f303 	mul.w	r3, r2, r3
 8006004:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006006:	e054      	b.n	80060b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d050      	beq.n	80060b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006010:	f7fc ff32 	bl	8002e78 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	429a      	cmp	r2, r3
 800601e:	d902      	bls.n	8006026 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d13d      	bne.n	80060a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006034:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603e:	d111      	bne.n	8006064 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006048:	d004      	beq.n	8006054 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006052:	d107      	bne.n	8006064 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006062:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006068:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606c:	d10f      	bne.n	800608e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800608c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e017      	b.n	80060d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d101      	bne.n	80060ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	4013      	ands	r3, r2
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	429a      	cmp	r2, r3
 80060c0:	bf0c      	ite	eq
 80060c2:	2301      	moveq	r3, #1
 80060c4:	2300      	movne	r3, #0
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	461a      	mov	r2, r3
 80060ca:	79fb      	ldrb	r3, [r7, #7]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d19b      	bne.n	8006008 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3720      	adds	r7, #32
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	20000018 	.word	0x20000018

080060e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2201      	movs	r2, #1
 80060f4:	2102      	movs	r1, #2
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ff6a 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d007      	beq.n	8006112 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006106:	f043 0220 	orr.w	r2, r3, #32
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e032      	b.n	8006178 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006112:	4b1b      	ldr	r3, [pc, #108]	@ (8006180 <SPI_EndRxTxTransaction+0xa0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1b      	ldr	r2, [pc, #108]	@ (8006184 <SPI_EndRxTxTransaction+0xa4>)
 8006118:	fba2 2303 	umull	r2, r3, r2, r3
 800611c:	0d5b      	lsrs	r3, r3, #21
 800611e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006122:	fb02 f303 	mul.w	r3, r2, r3
 8006126:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006130:	d112      	bne.n	8006158 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2200      	movs	r2, #0
 800613a:	2180      	movs	r1, #128	@ 0x80
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	f7ff ff47 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d016      	beq.n	8006176 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614c:	f043 0220 	orr.w	r2, r3, #32
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e00f      	b.n	8006178 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	3b01      	subs	r3, #1
 8006162:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800616e:	2b80      	cmp	r3, #128	@ 0x80
 8006170:	d0f2      	beq.n	8006158 <SPI_EndRxTxTransaction+0x78>
 8006172:	e000      	b.n	8006176 <SPI_EndRxTxTransaction+0x96>
        break;
 8006174:	bf00      	nop
  }

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3718      	adds	r7, #24
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	20000018 	.word	0x20000018
 8006184:	165e9f81 	.word	0x165e9f81

08006188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e041      	b.n	800621e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d106      	bne.n	80061b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7fc f938 	bl	8002424 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	4619      	mov	r1, r3
 80061c6:	4610      	mov	r0, r2
 80061c8:	f000 f82e 	bl	8006228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a46      	ldr	r2, [pc, #280]	@ (8006354 <TIM_Base_SetConfig+0x12c>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d013      	beq.n	8006268 <TIM_Base_SetConfig+0x40>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006246:	d00f      	beq.n	8006268 <TIM_Base_SetConfig+0x40>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a43      	ldr	r2, [pc, #268]	@ (8006358 <TIM_Base_SetConfig+0x130>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00b      	beq.n	8006268 <TIM_Base_SetConfig+0x40>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a42      	ldr	r2, [pc, #264]	@ (800635c <TIM_Base_SetConfig+0x134>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d007      	beq.n	8006268 <TIM_Base_SetConfig+0x40>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a41      	ldr	r2, [pc, #260]	@ (8006360 <TIM_Base_SetConfig+0x138>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d003      	beq.n	8006268 <TIM_Base_SetConfig+0x40>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a40      	ldr	r2, [pc, #256]	@ (8006364 <TIM_Base_SetConfig+0x13c>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d108      	bne.n	800627a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800626e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4313      	orrs	r3, r2
 8006278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a35      	ldr	r2, [pc, #212]	@ (8006354 <TIM_Base_SetConfig+0x12c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d02b      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006288:	d027      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a32      	ldr	r2, [pc, #200]	@ (8006358 <TIM_Base_SetConfig+0x130>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d023      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a31      	ldr	r2, [pc, #196]	@ (800635c <TIM_Base_SetConfig+0x134>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d01f      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a30      	ldr	r2, [pc, #192]	@ (8006360 <TIM_Base_SetConfig+0x138>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d01b      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a2f      	ldr	r2, [pc, #188]	@ (8006364 <TIM_Base_SetConfig+0x13c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d017      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a2e      	ldr	r2, [pc, #184]	@ (8006368 <TIM_Base_SetConfig+0x140>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d013      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a2d      	ldr	r2, [pc, #180]	@ (800636c <TIM_Base_SetConfig+0x144>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00f      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a2c      	ldr	r2, [pc, #176]	@ (8006370 <TIM_Base_SetConfig+0x148>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d00b      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a2b      	ldr	r2, [pc, #172]	@ (8006374 <TIM_Base_SetConfig+0x14c>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d007      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a2a      	ldr	r2, [pc, #168]	@ (8006378 <TIM_Base_SetConfig+0x150>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d003      	beq.n	80062da <TIM_Base_SetConfig+0xb2>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a29      	ldr	r2, [pc, #164]	@ (800637c <TIM_Base_SetConfig+0x154>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d108      	bne.n	80062ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a10      	ldr	r2, [pc, #64]	@ (8006354 <TIM_Base_SetConfig+0x12c>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_Base_SetConfig+0xf8>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a12      	ldr	r2, [pc, #72]	@ (8006364 <TIM_Base_SetConfig+0x13c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d103      	bne.n	8006328 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b01      	cmp	r3, #1
 8006338:	d105      	bne.n	8006346 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	f023 0201 	bic.w	r2, r3, #1
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	611a      	str	r2, [r3, #16]
  }
}
 8006346:	bf00      	nop
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40010000 	.word	0x40010000
 8006358:	40000400 	.word	0x40000400
 800635c:	40000800 	.word	0x40000800
 8006360:	40000c00 	.word	0x40000c00
 8006364:	40010400 	.word	0x40010400
 8006368:	40014000 	.word	0x40014000
 800636c:	40014400 	.word	0x40014400
 8006370:	40014800 	.word	0x40014800
 8006374:	40001800 	.word	0x40001800
 8006378:	40001c00 	.word	0x40001c00
 800637c:	40002000 	.word	0x40002000

08006380 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006390:	2b01      	cmp	r3, #1
 8006392:	d101      	bne.n	8006398 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006394:	2302      	movs	r3, #2
 8006396:	e05a      	b.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2202      	movs	r2, #2
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a21      	ldr	r2, [pc, #132]	@ (800645c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d022      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e4:	d01d      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006460 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d018      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006464 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d013      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a1a      	ldr	r2, [pc, #104]	@ (8006468 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d00e      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a18      	ldr	r2, [pc, #96]	@ (800646c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d009      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a17      	ldr	r2, [pc, #92]	@ (8006470 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d004      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a15      	ldr	r2, [pc, #84]	@ (8006474 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d10c      	bne.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	4313      	orrs	r3, r2
 8006432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40010000 	.word	0x40010000
 8006460:	40000400 	.word	0x40000400
 8006464:	40000800 	.word	0x40000800
 8006468:	40000c00 	.word	0x40000c00
 800646c:	40010400 	.word	0x40010400
 8006470:	40014000 	.word	0x40014000
 8006474:	40001800 	.word	0x40001800

08006478 <std>:
 8006478:	2300      	movs	r3, #0
 800647a:	b510      	push	{r4, lr}
 800647c:	4604      	mov	r4, r0
 800647e:	e9c0 3300 	strd	r3, r3, [r0]
 8006482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006486:	6083      	str	r3, [r0, #8]
 8006488:	8181      	strh	r1, [r0, #12]
 800648a:	6643      	str	r3, [r0, #100]	@ 0x64
 800648c:	81c2      	strh	r2, [r0, #14]
 800648e:	6183      	str	r3, [r0, #24]
 8006490:	4619      	mov	r1, r3
 8006492:	2208      	movs	r2, #8
 8006494:	305c      	adds	r0, #92	@ 0x5c
 8006496:	f000 f9f9 	bl	800688c <memset>
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <std+0x58>)
 800649c:	6263      	str	r3, [r4, #36]	@ 0x24
 800649e:	4b0d      	ldr	r3, [pc, #52]	@ (80064d4 <std+0x5c>)
 80064a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80064a2:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <std+0x60>)
 80064a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064a6:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <std+0x64>)
 80064a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80064aa:	4b0d      	ldr	r3, [pc, #52]	@ (80064e0 <std+0x68>)
 80064ac:	6224      	str	r4, [r4, #32]
 80064ae:	429c      	cmp	r4, r3
 80064b0:	d006      	beq.n	80064c0 <std+0x48>
 80064b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064b6:	4294      	cmp	r4, r2
 80064b8:	d002      	beq.n	80064c0 <std+0x48>
 80064ba:	33d0      	adds	r3, #208	@ 0xd0
 80064bc:	429c      	cmp	r4, r3
 80064be:	d105      	bne.n	80064cc <std+0x54>
 80064c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064c8:	f000 ba58 	b.w	800697c <__retarget_lock_init_recursive>
 80064cc:	bd10      	pop	{r4, pc}
 80064ce:	bf00      	nop
 80064d0:	080066dd 	.word	0x080066dd
 80064d4:	080066ff 	.word	0x080066ff
 80064d8:	08006737 	.word	0x08006737
 80064dc:	0800675b 	.word	0x0800675b
 80064e0:	20025cc0 	.word	0x20025cc0

080064e4 <stdio_exit_handler>:
 80064e4:	4a02      	ldr	r2, [pc, #8]	@ (80064f0 <stdio_exit_handler+0xc>)
 80064e6:	4903      	ldr	r1, [pc, #12]	@ (80064f4 <stdio_exit_handler+0x10>)
 80064e8:	4803      	ldr	r0, [pc, #12]	@ (80064f8 <stdio_exit_handler+0x14>)
 80064ea:	f000 b869 	b.w	80065c0 <_fwalk_sglue>
 80064ee:	bf00      	nop
 80064f0:	20000024 	.word	0x20000024
 80064f4:	0800721d 	.word	0x0800721d
 80064f8:	20000034 	.word	0x20000034

080064fc <cleanup_stdio>:
 80064fc:	6841      	ldr	r1, [r0, #4]
 80064fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006530 <cleanup_stdio+0x34>)
 8006500:	4299      	cmp	r1, r3
 8006502:	b510      	push	{r4, lr}
 8006504:	4604      	mov	r4, r0
 8006506:	d001      	beq.n	800650c <cleanup_stdio+0x10>
 8006508:	f000 fe88 	bl	800721c <_fflush_r>
 800650c:	68a1      	ldr	r1, [r4, #8]
 800650e:	4b09      	ldr	r3, [pc, #36]	@ (8006534 <cleanup_stdio+0x38>)
 8006510:	4299      	cmp	r1, r3
 8006512:	d002      	beq.n	800651a <cleanup_stdio+0x1e>
 8006514:	4620      	mov	r0, r4
 8006516:	f000 fe81 	bl	800721c <_fflush_r>
 800651a:	68e1      	ldr	r1, [r4, #12]
 800651c:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <cleanup_stdio+0x3c>)
 800651e:	4299      	cmp	r1, r3
 8006520:	d004      	beq.n	800652c <cleanup_stdio+0x30>
 8006522:	4620      	mov	r0, r4
 8006524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006528:	f000 be78 	b.w	800721c <_fflush_r>
 800652c:	bd10      	pop	{r4, pc}
 800652e:	bf00      	nop
 8006530:	20025cc0 	.word	0x20025cc0
 8006534:	20025d28 	.word	0x20025d28
 8006538:	20025d90 	.word	0x20025d90

0800653c <global_stdio_init.part.0>:
 800653c:	b510      	push	{r4, lr}
 800653e:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <global_stdio_init.part.0+0x30>)
 8006540:	4c0b      	ldr	r4, [pc, #44]	@ (8006570 <global_stdio_init.part.0+0x34>)
 8006542:	4a0c      	ldr	r2, [pc, #48]	@ (8006574 <global_stdio_init.part.0+0x38>)
 8006544:	601a      	str	r2, [r3, #0]
 8006546:	4620      	mov	r0, r4
 8006548:	2200      	movs	r2, #0
 800654a:	2104      	movs	r1, #4
 800654c:	f7ff ff94 	bl	8006478 <std>
 8006550:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006554:	2201      	movs	r2, #1
 8006556:	2109      	movs	r1, #9
 8006558:	f7ff ff8e 	bl	8006478 <std>
 800655c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006560:	2202      	movs	r2, #2
 8006562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006566:	2112      	movs	r1, #18
 8006568:	f7ff bf86 	b.w	8006478 <std>
 800656c:	20025df8 	.word	0x20025df8
 8006570:	20025cc0 	.word	0x20025cc0
 8006574:	080064e5 	.word	0x080064e5

08006578 <__sfp_lock_acquire>:
 8006578:	4801      	ldr	r0, [pc, #4]	@ (8006580 <__sfp_lock_acquire+0x8>)
 800657a:	f000 ba00 	b.w	800697e <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	20025e01 	.word	0x20025e01

08006584 <__sfp_lock_release>:
 8006584:	4801      	ldr	r0, [pc, #4]	@ (800658c <__sfp_lock_release+0x8>)
 8006586:	f000 b9fb 	b.w	8006980 <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	20025e01 	.word	0x20025e01

08006590 <__sinit>:
 8006590:	b510      	push	{r4, lr}
 8006592:	4604      	mov	r4, r0
 8006594:	f7ff fff0 	bl	8006578 <__sfp_lock_acquire>
 8006598:	6a23      	ldr	r3, [r4, #32]
 800659a:	b11b      	cbz	r3, 80065a4 <__sinit+0x14>
 800659c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a0:	f7ff bff0 	b.w	8006584 <__sfp_lock_release>
 80065a4:	4b04      	ldr	r3, [pc, #16]	@ (80065b8 <__sinit+0x28>)
 80065a6:	6223      	str	r3, [r4, #32]
 80065a8:	4b04      	ldr	r3, [pc, #16]	@ (80065bc <__sinit+0x2c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1f5      	bne.n	800659c <__sinit+0xc>
 80065b0:	f7ff ffc4 	bl	800653c <global_stdio_init.part.0>
 80065b4:	e7f2      	b.n	800659c <__sinit+0xc>
 80065b6:	bf00      	nop
 80065b8:	080064fd 	.word	0x080064fd
 80065bc:	20025df8 	.word	0x20025df8

080065c0 <_fwalk_sglue>:
 80065c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c4:	4607      	mov	r7, r0
 80065c6:	4688      	mov	r8, r1
 80065c8:	4614      	mov	r4, r2
 80065ca:	2600      	movs	r6, #0
 80065cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065d0:	f1b9 0901 	subs.w	r9, r9, #1
 80065d4:	d505      	bpl.n	80065e2 <_fwalk_sglue+0x22>
 80065d6:	6824      	ldr	r4, [r4, #0]
 80065d8:	2c00      	cmp	r4, #0
 80065da:	d1f7      	bne.n	80065cc <_fwalk_sglue+0xc>
 80065dc:	4630      	mov	r0, r6
 80065de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065e2:	89ab      	ldrh	r3, [r5, #12]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d907      	bls.n	80065f8 <_fwalk_sglue+0x38>
 80065e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065ec:	3301      	adds	r3, #1
 80065ee:	d003      	beq.n	80065f8 <_fwalk_sglue+0x38>
 80065f0:	4629      	mov	r1, r5
 80065f2:	4638      	mov	r0, r7
 80065f4:	47c0      	blx	r8
 80065f6:	4306      	orrs	r6, r0
 80065f8:	3568      	adds	r5, #104	@ 0x68
 80065fa:	e7e9      	b.n	80065d0 <_fwalk_sglue+0x10>

080065fc <iprintf>:
 80065fc:	b40f      	push	{r0, r1, r2, r3}
 80065fe:	b507      	push	{r0, r1, r2, lr}
 8006600:	4906      	ldr	r1, [pc, #24]	@ (800661c <iprintf+0x20>)
 8006602:	ab04      	add	r3, sp, #16
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	f853 2b04 	ldr.w	r2, [r3], #4
 800660a:	6881      	ldr	r1, [r0, #8]
 800660c:	9301      	str	r3, [sp, #4]
 800660e:	f000 fadb 	bl	8006bc8 <_vfiprintf_r>
 8006612:	b003      	add	sp, #12
 8006614:	f85d eb04 	ldr.w	lr, [sp], #4
 8006618:	b004      	add	sp, #16
 800661a:	4770      	bx	lr
 800661c:	20000030 	.word	0x20000030

08006620 <_puts_r>:
 8006620:	6a03      	ldr	r3, [r0, #32]
 8006622:	b570      	push	{r4, r5, r6, lr}
 8006624:	6884      	ldr	r4, [r0, #8]
 8006626:	4605      	mov	r5, r0
 8006628:	460e      	mov	r6, r1
 800662a:	b90b      	cbnz	r3, 8006630 <_puts_r+0x10>
 800662c:	f7ff ffb0 	bl	8006590 <__sinit>
 8006630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006632:	07db      	lsls	r3, r3, #31
 8006634:	d405      	bmi.n	8006642 <_puts_r+0x22>
 8006636:	89a3      	ldrh	r3, [r4, #12]
 8006638:	0598      	lsls	r0, r3, #22
 800663a:	d402      	bmi.n	8006642 <_puts_r+0x22>
 800663c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800663e:	f000 f99e 	bl	800697e <__retarget_lock_acquire_recursive>
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	0719      	lsls	r1, r3, #28
 8006646:	d502      	bpl.n	800664e <_puts_r+0x2e>
 8006648:	6923      	ldr	r3, [r4, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d135      	bne.n	80066ba <_puts_r+0x9a>
 800664e:	4621      	mov	r1, r4
 8006650:	4628      	mov	r0, r5
 8006652:	f000 f8c5 	bl	80067e0 <__swsetup_r>
 8006656:	b380      	cbz	r0, 80066ba <_puts_r+0x9a>
 8006658:	f04f 35ff 	mov.w	r5, #4294967295
 800665c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800665e:	07da      	lsls	r2, r3, #31
 8006660:	d405      	bmi.n	800666e <_puts_r+0x4e>
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	059b      	lsls	r3, r3, #22
 8006666:	d402      	bmi.n	800666e <_puts_r+0x4e>
 8006668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800666a:	f000 f989 	bl	8006980 <__retarget_lock_release_recursive>
 800666e:	4628      	mov	r0, r5
 8006670:	bd70      	pop	{r4, r5, r6, pc}
 8006672:	2b00      	cmp	r3, #0
 8006674:	da04      	bge.n	8006680 <_puts_r+0x60>
 8006676:	69a2      	ldr	r2, [r4, #24]
 8006678:	429a      	cmp	r2, r3
 800667a:	dc17      	bgt.n	80066ac <_puts_r+0x8c>
 800667c:	290a      	cmp	r1, #10
 800667e:	d015      	beq.n	80066ac <_puts_r+0x8c>
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	6022      	str	r2, [r4, #0]
 8006686:	7019      	strb	r1, [r3, #0]
 8006688:	68a3      	ldr	r3, [r4, #8]
 800668a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800668e:	3b01      	subs	r3, #1
 8006690:	60a3      	str	r3, [r4, #8]
 8006692:	2900      	cmp	r1, #0
 8006694:	d1ed      	bne.n	8006672 <_puts_r+0x52>
 8006696:	2b00      	cmp	r3, #0
 8006698:	da11      	bge.n	80066be <_puts_r+0x9e>
 800669a:	4622      	mov	r2, r4
 800669c:	210a      	movs	r1, #10
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 f85f 	bl	8006762 <__swbuf_r>
 80066a4:	3001      	adds	r0, #1
 80066a6:	d0d7      	beq.n	8006658 <_puts_r+0x38>
 80066a8:	250a      	movs	r5, #10
 80066aa:	e7d7      	b.n	800665c <_puts_r+0x3c>
 80066ac:	4622      	mov	r2, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 f857 	bl	8006762 <__swbuf_r>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1e7      	bne.n	8006688 <_puts_r+0x68>
 80066b8:	e7ce      	b.n	8006658 <_puts_r+0x38>
 80066ba:	3e01      	subs	r6, #1
 80066bc:	e7e4      	b.n	8006688 <_puts_r+0x68>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	6022      	str	r2, [r4, #0]
 80066c4:	220a      	movs	r2, #10
 80066c6:	701a      	strb	r2, [r3, #0]
 80066c8:	e7ee      	b.n	80066a8 <_puts_r+0x88>
	...

080066cc <puts>:
 80066cc:	4b02      	ldr	r3, [pc, #8]	@ (80066d8 <puts+0xc>)
 80066ce:	4601      	mov	r1, r0
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	f7ff bfa5 	b.w	8006620 <_puts_r>
 80066d6:	bf00      	nop
 80066d8:	20000030 	.word	0x20000030

080066dc <__sread>:
 80066dc:	b510      	push	{r4, lr}
 80066de:	460c      	mov	r4, r1
 80066e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e4:	f000 f8fc 	bl	80068e0 <_read_r>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	bfab      	itete	ge
 80066ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066ee:	89a3      	ldrhlt	r3, [r4, #12]
 80066f0:	181b      	addge	r3, r3, r0
 80066f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066f6:	bfac      	ite	ge
 80066f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066fa:	81a3      	strhlt	r3, [r4, #12]
 80066fc:	bd10      	pop	{r4, pc}

080066fe <__swrite>:
 80066fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006702:	461f      	mov	r7, r3
 8006704:	898b      	ldrh	r3, [r1, #12]
 8006706:	05db      	lsls	r3, r3, #23
 8006708:	4605      	mov	r5, r0
 800670a:	460c      	mov	r4, r1
 800670c:	4616      	mov	r6, r2
 800670e:	d505      	bpl.n	800671c <__swrite+0x1e>
 8006710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006714:	2302      	movs	r3, #2
 8006716:	2200      	movs	r2, #0
 8006718:	f000 f8d0 	bl	80068bc <_lseek_r>
 800671c:	89a3      	ldrh	r3, [r4, #12]
 800671e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006722:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006726:	81a3      	strh	r3, [r4, #12]
 8006728:	4632      	mov	r2, r6
 800672a:	463b      	mov	r3, r7
 800672c:	4628      	mov	r0, r5
 800672e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006732:	f000 b8e7 	b.w	8006904 <_write_r>

08006736 <__sseek>:
 8006736:	b510      	push	{r4, lr}
 8006738:	460c      	mov	r4, r1
 800673a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800673e:	f000 f8bd 	bl	80068bc <_lseek_r>
 8006742:	1c43      	adds	r3, r0, #1
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	bf15      	itete	ne
 8006748:	6560      	strne	r0, [r4, #84]	@ 0x54
 800674a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800674e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006752:	81a3      	strheq	r3, [r4, #12]
 8006754:	bf18      	it	ne
 8006756:	81a3      	strhne	r3, [r4, #12]
 8006758:	bd10      	pop	{r4, pc}

0800675a <__sclose>:
 800675a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800675e:	f000 b89d 	b.w	800689c <_close_r>

08006762 <__swbuf_r>:
 8006762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006764:	460e      	mov	r6, r1
 8006766:	4614      	mov	r4, r2
 8006768:	4605      	mov	r5, r0
 800676a:	b118      	cbz	r0, 8006774 <__swbuf_r+0x12>
 800676c:	6a03      	ldr	r3, [r0, #32]
 800676e:	b90b      	cbnz	r3, 8006774 <__swbuf_r+0x12>
 8006770:	f7ff ff0e 	bl	8006590 <__sinit>
 8006774:	69a3      	ldr	r3, [r4, #24]
 8006776:	60a3      	str	r3, [r4, #8]
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	071a      	lsls	r2, r3, #28
 800677c:	d501      	bpl.n	8006782 <__swbuf_r+0x20>
 800677e:	6923      	ldr	r3, [r4, #16]
 8006780:	b943      	cbnz	r3, 8006794 <__swbuf_r+0x32>
 8006782:	4621      	mov	r1, r4
 8006784:	4628      	mov	r0, r5
 8006786:	f000 f82b 	bl	80067e0 <__swsetup_r>
 800678a:	b118      	cbz	r0, 8006794 <__swbuf_r+0x32>
 800678c:	f04f 37ff 	mov.w	r7, #4294967295
 8006790:	4638      	mov	r0, r7
 8006792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	6922      	ldr	r2, [r4, #16]
 8006798:	1a98      	subs	r0, r3, r2
 800679a:	6963      	ldr	r3, [r4, #20]
 800679c:	b2f6      	uxtb	r6, r6
 800679e:	4283      	cmp	r3, r0
 80067a0:	4637      	mov	r7, r6
 80067a2:	dc05      	bgt.n	80067b0 <__swbuf_r+0x4e>
 80067a4:	4621      	mov	r1, r4
 80067a6:	4628      	mov	r0, r5
 80067a8:	f000 fd38 	bl	800721c <_fflush_r>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d1ed      	bne.n	800678c <__swbuf_r+0x2a>
 80067b0:	68a3      	ldr	r3, [r4, #8]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	60a3      	str	r3, [r4, #8]
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	6022      	str	r2, [r4, #0]
 80067bc:	701e      	strb	r6, [r3, #0]
 80067be:	6962      	ldr	r2, [r4, #20]
 80067c0:	1c43      	adds	r3, r0, #1
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d004      	beq.n	80067d0 <__swbuf_r+0x6e>
 80067c6:	89a3      	ldrh	r3, [r4, #12]
 80067c8:	07db      	lsls	r3, r3, #31
 80067ca:	d5e1      	bpl.n	8006790 <__swbuf_r+0x2e>
 80067cc:	2e0a      	cmp	r6, #10
 80067ce:	d1df      	bne.n	8006790 <__swbuf_r+0x2e>
 80067d0:	4621      	mov	r1, r4
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 fd22 	bl	800721c <_fflush_r>
 80067d8:	2800      	cmp	r0, #0
 80067da:	d0d9      	beq.n	8006790 <__swbuf_r+0x2e>
 80067dc:	e7d6      	b.n	800678c <__swbuf_r+0x2a>
	...

080067e0 <__swsetup_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4b29      	ldr	r3, [pc, #164]	@ (8006888 <__swsetup_r+0xa8>)
 80067e4:	4605      	mov	r5, r0
 80067e6:	6818      	ldr	r0, [r3, #0]
 80067e8:	460c      	mov	r4, r1
 80067ea:	b118      	cbz	r0, 80067f4 <__swsetup_r+0x14>
 80067ec:	6a03      	ldr	r3, [r0, #32]
 80067ee:	b90b      	cbnz	r3, 80067f4 <__swsetup_r+0x14>
 80067f0:	f7ff fece 	bl	8006590 <__sinit>
 80067f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f8:	0719      	lsls	r1, r3, #28
 80067fa:	d422      	bmi.n	8006842 <__swsetup_r+0x62>
 80067fc:	06da      	lsls	r2, r3, #27
 80067fe:	d407      	bmi.n	8006810 <__swsetup_r+0x30>
 8006800:	2209      	movs	r2, #9
 8006802:	602a      	str	r2, [r5, #0]
 8006804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006808:	81a3      	strh	r3, [r4, #12]
 800680a:	f04f 30ff 	mov.w	r0, #4294967295
 800680e:	e033      	b.n	8006878 <__swsetup_r+0x98>
 8006810:	0758      	lsls	r0, r3, #29
 8006812:	d512      	bpl.n	800683a <__swsetup_r+0x5a>
 8006814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006816:	b141      	cbz	r1, 800682a <__swsetup_r+0x4a>
 8006818:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800681c:	4299      	cmp	r1, r3
 800681e:	d002      	beq.n	8006826 <__swsetup_r+0x46>
 8006820:	4628      	mov	r0, r5
 8006822:	f000 f8af 	bl	8006984 <_free_r>
 8006826:	2300      	movs	r3, #0
 8006828:	6363      	str	r3, [r4, #52]	@ 0x34
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006830:	81a3      	strh	r3, [r4, #12]
 8006832:	2300      	movs	r3, #0
 8006834:	6063      	str	r3, [r4, #4]
 8006836:	6923      	ldr	r3, [r4, #16]
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	89a3      	ldrh	r3, [r4, #12]
 800683c:	f043 0308 	orr.w	r3, r3, #8
 8006840:	81a3      	strh	r3, [r4, #12]
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	b94b      	cbnz	r3, 800685a <__swsetup_r+0x7a>
 8006846:	89a3      	ldrh	r3, [r4, #12]
 8006848:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800684c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006850:	d003      	beq.n	800685a <__swsetup_r+0x7a>
 8006852:	4621      	mov	r1, r4
 8006854:	4628      	mov	r0, r5
 8006856:	f000 fd2f 	bl	80072b8 <__smakebuf_r>
 800685a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800685e:	f013 0201 	ands.w	r2, r3, #1
 8006862:	d00a      	beq.n	800687a <__swsetup_r+0x9a>
 8006864:	2200      	movs	r2, #0
 8006866:	60a2      	str	r2, [r4, #8]
 8006868:	6962      	ldr	r2, [r4, #20]
 800686a:	4252      	negs	r2, r2
 800686c:	61a2      	str	r2, [r4, #24]
 800686e:	6922      	ldr	r2, [r4, #16]
 8006870:	b942      	cbnz	r2, 8006884 <__swsetup_r+0xa4>
 8006872:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006876:	d1c5      	bne.n	8006804 <__swsetup_r+0x24>
 8006878:	bd38      	pop	{r3, r4, r5, pc}
 800687a:	0799      	lsls	r1, r3, #30
 800687c:	bf58      	it	pl
 800687e:	6962      	ldrpl	r2, [r4, #20]
 8006880:	60a2      	str	r2, [r4, #8]
 8006882:	e7f4      	b.n	800686e <__swsetup_r+0x8e>
 8006884:	2000      	movs	r0, #0
 8006886:	e7f7      	b.n	8006878 <__swsetup_r+0x98>
 8006888:	20000030 	.word	0x20000030

0800688c <memset>:
 800688c:	4402      	add	r2, r0
 800688e:	4603      	mov	r3, r0
 8006890:	4293      	cmp	r3, r2
 8006892:	d100      	bne.n	8006896 <memset+0xa>
 8006894:	4770      	bx	lr
 8006896:	f803 1b01 	strb.w	r1, [r3], #1
 800689a:	e7f9      	b.n	8006890 <memset+0x4>

0800689c <_close_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	4d06      	ldr	r5, [pc, #24]	@ (80068b8 <_close_r+0x1c>)
 80068a0:	2300      	movs	r3, #0
 80068a2:	4604      	mov	r4, r0
 80068a4:	4608      	mov	r0, r1
 80068a6:	602b      	str	r3, [r5, #0]
 80068a8:	f7fc f9da 	bl	8002c60 <_close>
 80068ac:	1c43      	adds	r3, r0, #1
 80068ae:	d102      	bne.n	80068b6 <_close_r+0x1a>
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	b103      	cbz	r3, 80068b6 <_close_r+0x1a>
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	bd38      	pop	{r3, r4, r5, pc}
 80068b8:	20025dfc 	.word	0x20025dfc

080068bc <_lseek_r>:
 80068bc:	b538      	push	{r3, r4, r5, lr}
 80068be:	4d07      	ldr	r5, [pc, #28]	@ (80068dc <_lseek_r+0x20>)
 80068c0:	4604      	mov	r4, r0
 80068c2:	4608      	mov	r0, r1
 80068c4:	4611      	mov	r1, r2
 80068c6:	2200      	movs	r2, #0
 80068c8:	602a      	str	r2, [r5, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	f7fc f9ef 	bl	8002cae <_lseek>
 80068d0:	1c43      	adds	r3, r0, #1
 80068d2:	d102      	bne.n	80068da <_lseek_r+0x1e>
 80068d4:	682b      	ldr	r3, [r5, #0]
 80068d6:	b103      	cbz	r3, 80068da <_lseek_r+0x1e>
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	bd38      	pop	{r3, r4, r5, pc}
 80068dc:	20025dfc 	.word	0x20025dfc

080068e0 <_read_r>:
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	4d07      	ldr	r5, [pc, #28]	@ (8006900 <_read_r+0x20>)
 80068e4:	4604      	mov	r4, r0
 80068e6:	4608      	mov	r0, r1
 80068e8:	4611      	mov	r1, r2
 80068ea:	2200      	movs	r2, #0
 80068ec:	602a      	str	r2, [r5, #0]
 80068ee:	461a      	mov	r2, r3
 80068f0:	f7fc f97d 	bl	8002bee <_read>
 80068f4:	1c43      	adds	r3, r0, #1
 80068f6:	d102      	bne.n	80068fe <_read_r+0x1e>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	b103      	cbz	r3, 80068fe <_read_r+0x1e>
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	20025dfc 	.word	0x20025dfc

08006904 <_write_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4d07      	ldr	r5, [pc, #28]	@ (8006924 <_write_r+0x20>)
 8006908:	4604      	mov	r4, r0
 800690a:	4608      	mov	r0, r1
 800690c:	4611      	mov	r1, r2
 800690e:	2200      	movs	r2, #0
 8006910:	602a      	str	r2, [r5, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	f7fc f988 	bl	8002c28 <_write>
 8006918:	1c43      	adds	r3, r0, #1
 800691a:	d102      	bne.n	8006922 <_write_r+0x1e>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	b103      	cbz	r3, 8006922 <_write_r+0x1e>
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	bd38      	pop	{r3, r4, r5, pc}
 8006924:	20025dfc 	.word	0x20025dfc

08006928 <__errno>:
 8006928:	4b01      	ldr	r3, [pc, #4]	@ (8006930 <__errno+0x8>)
 800692a:	6818      	ldr	r0, [r3, #0]
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	20000030 	.word	0x20000030

08006934 <__libc_init_array>:
 8006934:	b570      	push	{r4, r5, r6, lr}
 8006936:	4d0d      	ldr	r5, [pc, #52]	@ (800696c <__libc_init_array+0x38>)
 8006938:	4c0d      	ldr	r4, [pc, #52]	@ (8006970 <__libc_init_array+0x3c>)
 800693a:	1b64      	subs	r4, r4, r5
 800693c:	10a4      	asrs	r4, r4, #2
 800693e:	2600      	movs	r6, #0
 8006940:	42a6      	cmp	r6, r4
 8006942:	d109      	bne.n	8006958 <__libc_init_array+0x24>
 8006944:	4d0b      	ldr	r5, [pc, #44]	@ (8006974 <__libc_init_array+0x40>)
 8006946:	4c0c      	ldr	r4, [pc, #48]	@ (8006978 <__libc_init_array+0x44>)
 8006948:	f000 fd24 	bl	8007394 <_init>
 800694c:	1b64      	subs	r4, r4, r5
 800694e:	10a4      	asrs	r4, r4, #2
 8006950:	2600      	movs	r6, #0
 8006952:	42a6      	cmp	r6, r4
 8006954:	d105      	bne.n	8006962 <__libc_init_array+0x2e>
 8006956:	bd70      	pop	{r4, r5, r6, pc}
 8006958:	f855 3b04 	ldr.w	r3, [r5], #4
 800695c:	4798      	blx	r3
 800695e:	3601      	adds	r6, #1
 8006960:	e7ee      	b.n	8006940 <__libc_init_array+0xc>
 8006962:	f855 3b04 	ldr.w	r3, [r5], #4
 8006966:	4798      	blx	r3
 8006968:	3601      	adds	r6, #1
 800696a:	e7f2      	b.n	8006952 <__libc_init_array+0x1e>
 800696c:	08008624 	.word	0x08008624
 8006970:	08008624 	.word	0x08008624
 8006974:	08008624 	.word	0x08008624
 8006978:	08008628 	.word	0x08008628

0800697c <__retarget_lock_init_recursive>:
 800697c:	4770      	bx	lr

0800697e <__retarget_lock_acquire_recursive>:
 800697e:	4770      	bx	lr

08006980 <__retarget_lock_release_recursive>:
 8006980:	4770      	bx	lr
	...

08006984 <_free_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4605      	mov	r5, r0
 8006988:	2900      	cmp	r1, #0
 800698a:	d041      	beq.n	8006a10 <_free_r+0x8c>
 800698c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006990:	1f0c      	subs	r4, r1, #4
 8006992:	2b00      	cmp	r3, #0
 8006994:	bfb8      	it	lt
 8006996:	18e4      	addlt	r4, r4, r3
 8006998:	f000 f8e0 	bl	8006b5c <__malloc_lock>
 800699c:	4a1d      	ldr	r2, [pc, #116]	@ (8006a14 <_free_r+0x90>)
 800699e:	6813      	ldr	r3, [r2, #0]
 80069a0:	b933      	cbnz	r3, 80069b0 <_free_r+0x2c>
 80069a2:	6063      	str	r3, [r4, #4]
 80069a4:	6014      	str	r4, [r2, #0]
 80069a6:	4628      	mov	r0, r5
 80069a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069ac:	f000 b8dc 	b.w	8006b68 <__malloc_unlock>
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d908      	bls.n	80069c6 <_free_r+0x42>
 80069b4:	6820      	ldr	r0, [r4, #0]
 80069b6:	1821      	adds	r1, r4, r0
 80069b8:	428b      	cmp	r3, r1
 80069ba:	bf01      	itttt	eq
 80069bc:	6819      	ldreq	r1, [r3, #0]
 80069be:	685b      	ldreq	r3, [r3, #4]
 80069c0:	1809      	addeq	r1, r1, r0
 80069c2:	6021      	streq	r1, [r4, #0]
 80069c4:	e7ed      	b.n	80069a2 <_free_r+0x1e>
 80069c6:	461a      	mov	r2, r3
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	b10b      	cbz	r3, 80069d0 <_free_r+0x4c>
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	d9fa      	bls.n	80069c6 <_free_r+0x42>
 80069d0:	6811      	ldr	r1, [r2, #0]
 80069d2:	1850      	adds	r0, r2, r1
 80069d4:	42a0      	cmp	r0, r4
 80069d6:	d10b      	bne.n	80069f0 <_free_r+0x6c>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	4401      	add	r1, r0
 80069dc:	1850      	adds	r0, r2, r1
 80069de:	4283      	cmp	r3, r0
 80069e0:	6011      	str	r1, [r2, #0]
 80069e2:	d1e0      	bne.n	80069a6 <_free_r+0x22>
 80069e4:	6818      	ldr	r0, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	6053      	str	r3, [r2, #4]
 80069ea:	4408      	add	r0, r1
 80069ec:	6010      	str	r0, [r2, #0]
 80069ee:	e7da      	b.n	80069a6 <_free_r+0x22>
 80069f0:	d902      	bls.n	80069f8 <_free_r+0x74>
 80069f2:	230c      	movs	r3, #12
 80069f4:	602b      	str	r3, [r5, #0]
 80069f6:	e7d6      	b.n	80069a6 <_free_r+0x22>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	1821      	adds	r1, r4, r0
 80069fc:	428b      	cmp	r3, r1
 80069fe:	bf04      	itt	eq
 8006a00:	6819      	ldreq	r1, [r3, #0]
 8006a02:	685b      	ldreq	r3, [r3, #4]
 8006a04:	6063      	str	r3, [r4, #4]
 8006a06:	bf04      	itt	eq
 8006a08:	1809      	addeq	r1, r1, r0
 8006a0a:	6021      	streq	r1, [r4, #0]
 8006a0c:	6054      	str	r4, [r2, #4]
 8006a0e:	e7ca      	b.n	80069a6 <_free_r+0x22>
 8006a10:	bd38      	pop	{r3, r4, r5, pc}
 8006a12:	bf00      	nop
 8006a14:	20025e08 	.word	0x20025e08

08006a18 <sbrk_aligned>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	4e0f      	ldr	r6, [pc, #60]	@ (8006a58 <sbrk_aligned+0x40>)
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	6831      	ldr	r1, [r6, #0]
 8006a20:	4605      	mov	r5, r0
 8006a22:	b911      	cbnz	r1, 8006a2a <sbrk_aligned+0x12>
 8006a24:	f000 fca6 	bl	8007374 <_sbrk_r>
 8006a28:	6030      	str	r0, [r6, #0]
 8006a2a:	4621      	mov	r1, r4
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	f000 fca1 	bl	8007374 <_sbrk_r>
 8006a32:	1c43      	adds	r3, r0, #1
 8006a34:	d103      	bne.n	8006a3e <sbrk_aligned+0x26>
 8006a36:	f04f 34ff 	mov.w	r4, #4294967295
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	bd70      	pop	{r4, r5, r6, pc}
 8006a3e:	1cc4      	adds	r4, r0, #3
 8006a40:	f024 0403 	bic.w	r4, r4, #3
 8006a44:	42a0      	cmp	r0, r4
 8006a46:	d0f8      	beq.n	8006a3a <sbrk_aligned+0x22>
 8006a48:	1a21      	subs	r1, r4, r0
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	f000 fc92 	bl	8007374 <_sbrk_r>
 8006a50:	3001      	adds	r0, #1
 8006a52:	d1f2      	bne.n	8006a3a <sbrk_aligned+0x22>
 8006a54:	e7ef      	b.n	8006a36 <sbrk_aligned+0x1e>
 8006a56:	bf00      	nop
 8006a58:	20025e04 	.word	0x20025e04

08006a5c <_malloc_r>:
 8006a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a60:	1ccd      	adds	r5, r1, #3
 8006a62:	f025 0503 	bic.w	r5, r5, #3
 8006a66:	3508      	adds	r5, #8
 8006a68:	2d0c      	cmp	r5, #12
 8006a6a:	bf38      	it	cc
 8006a6c:	250c      	movcc	r5, #12
 8006a6e:	2d00      	cmp	r5, #0
 8006a70:	4606      	mov	r6, r0
 8006a72:	db01      	blt.n	8006a78 <_malloc_r+0x1c>
 8006a74:	42a9      	cmp	r1, r5
 8006a76:	d904      	bls.n	8006a82 <_malloc_r+0x26>
 8006a78:	230c      	movs	r3, #12
 8006a7a:	6033      	str	r3, [r6, #0]
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b58 <_malloc_r+0xfc>
 8006a86:	f000 f869 	bl	8006b5c <__malloc_lock>
 8006a8a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a8e:	461c      	mov	r4, r3
 8006a90:	bb44      	cbnz	r4, 8006ae4 <_malloc_r+0x88>
 8006a92:	4629      	mov	r1, r5
 8006a94:	4630      	mov	r0, r6
 8006a96:	f7ff ffbf 	bl	8006a18 <sbrk_aligned>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	d158      	bne.n	8006b52 <_malloc_r+0xf6>
 8006aa0:	f8d8 4000 	ldr.w	r4, [r8]
 8006aa4:	4627      	mov	r7, r4
 8006aa6:	2f00      	cmp	r7, #0
 8006aa8:	d143      	bne.n	8006b32 <_malloc_r+0xd6>
 8006aaa:	2c00      	cmp	r4, #0
 8006aac:	d04b      	beq.n	8006b46 <_malloc_r+0xea>
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	4639      	mov	r1, r7
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	eb04 0903 	add.w	r9, r4, r3
 8006ab8:	f000 fc5c 	bl	8007374 <_sbrk_r>
 8006abc:	4581      	cmp	r9, r0
 8006abe:	d142      	bne.n	8006b46 <_malloc_r+0xea>
 8006ac0:	6821      	ldr	r1, [r4, #0]
 8006ac2:	1a6d      	subs	r5, r5, r1
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	f7ff ffa6 	bl	8006a18 <sbrk_aligned>
 8006acc:	3001      	adds	r0, #1
 8006ace:	d03a      	beq.n	8006b46 <_malloc_r+0xea>
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	442b      	add	r3, r5
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	f8d8 3000 	ldr.w	r3, [r8]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	bb62      	cbnz	r2, 8006b38 <_malloc_r+0xdc>
 8006ade:	f8c8 7000 	str.w	r7, [r8]
 8006ae2:	e00f      	b.n	8006b04 <_malloc_r+0xa8>
 8006ae4:	6822      	ldr	r2, [r4, #0]
 8006ae6:	1b52      	subs	r2, r2, r5
 8006ae8:	d420      	bmi.n	8006b2c <_malloc_r+0xd0>
 8006aea:	2a0b      	cmp	r2, #11
 8006aec:	d917      	bls.n	8006b1e <_malloc_r+0xc2>
 8006aee:	1961      	adds	r1, r4, r5
 8006af0:	42a3      	cmp	r3, r4
 8006af2:	6025      	str	r5, [r4, #0]
 8006af4:	bf18      	it	ne
 8006af6:	6059      	strne	r1, [r3, #4]
 8006af8:	6863      	ldr	r3, [r4, #4]
 8006afa:	bf08      	it	eq
 8006afc:	f8c8 1000 	streq.w	r1, [r8]
 8006b00:	5162      	str	r2, [r4, r5]
 8006b02:	604b      	str	r3, [r1, #4]
 8006b04:	4630      	mov	r0, r6
 8006b06:	f000 f82f 	bl	8006b68 <__malloc_unlock>
 8006b0a:	f104 000b 	add.w	r0, r4, #11
 8006b0e:	1d23      	adds	r3, r4, #4
 8006b10:	f020 0007 	bic.w	r0, r0, #7
 8006b14:	1ac2      	subs	r2, r0, r3
 8006b16:	bf1c      	itt	ne
 8006b18:	1a1b      	subne	r3, r3, r0
 8006b1a:	50a3      	strne	r3, [r4, r2]
 8006b1c:	e7af      	b.n	8006a7e <_malloc_r+0x22>
 8006b1e:	6862      	ldr	r2, [r4, #4]
 8006b20:	42a3      	cmp	r3, r4
 8006b22:	bf0c      	ite	eq
 8006b24:	f8c8 2000 	streq.w	r2, [r8]
 8006b28:	605a      	strne	r2, [r3, #4]
 8006b2a:	e7eb      	b.n	8006b04 <_malloc_r+0xa8>
 8006b2c:	4623      	mov	r3, r4
 8006b2e:	6864      	ldr	r4, [r4, #4]
 8006b30:	e7ae      	b.n	8006a90 <_malloc_r+0x34>
 8006b32:	463c      	mov	r4, r7
 8006b34:	687f      	ldr	r7, [r7, #4]
 8006b36:	e7b6      	b.n	8006aa6 <_malloc_r+0x4a>
 8006b38:	461a      	mov	r2, r3
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	42a3      	cmp	r3, r4
 8006b3e:	d1fb      	bne.n	8006b38 <_malloc_r+0xdc>
 8006b40:	2300      	movs	r3, #0
 8006b42:	6053      	str	r3, [r2, #4]
 8006b44:	e7de      	b.n	8006b04 <_malloc_r+0xa8>
 8006b46:	230c      	movs	r3, #12
 8006b48:	6033      	str	r3, [r6, #0]
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f000 f80c 	bl	8006b68 <__malloc_unlock>
 8006b50:	e794      	b.n	8006a7c <_malloc_r+0x20>
 8006b52:	6005      	str	r5, [r0, #0]
 8006b54:	e7d6      	b.n	8006b04 <_malloc_r+0xa8>
 8006b56:	bf00      	nop
 8006b58:	20025e08 	.word	0x20025e08

08006b5c <__malloc_lock>:
 8006b5c:	4801      	ldr	r0, [pc, #4]	@ (8006b64 <__malloc_lock+0x8>)
 8006b5e:	f7ff bf0e 	b.w	800697e <__retarget_lock_acquire_recursive>
 8006b62:	bf00      	nop
 8006b64:	20025e00 	.word	0x20025e00

08006b68 <__malloc_unlock>:
 8006b68:	4801      	ldr	r0, [pc, #4]	@ (8006b70 <__malloc_unlock+0x8>)
 8006b6a:	f7ff bf09 	b.w	8006980 <__retarget_lock_release_recursive>
 8006b6e:	bf00      	nop
 8006b70:	20025e00 	.word	0x20025e00

08006b74 <__sfputc_r>:
 8006b74:	6893      	ldr	r3, [r2, #8]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	b410      	push	{r4}
 8006b7c:	6093      	str	r3, [r2, #8]
 8006b7e:	da08      	bge.n	8006b92 <__sfputc_r+0x1e>
 8006b80:	6994      	ldr	r4, [r2, #24]
 8006b82:	42a3      	cmp	r3, r4
 8006b84:	db01      	blt.n	8006b8a <__sfputc_r+0x16>
 8006b86:	290a      	cmp	r1, #10
 8006b88:	d103      	bne.n	8006b92 <__sfputc_r+0x1e>
 8006b8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b8e:	f7ff bde8 	b.w	8006762 <__swbuf_r>
 8006b92:	6813      	ldr	r3, [r2, #0]
 8006b94:	1c58      	adds	r0, r3, #1
 8006b96:	6010      	str	r0, [r2, #0]
 8006b98:	7019      	strb	r1, [r3, #0]
 8006b9a:	4608      	mov	r0, r1
 8006b9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <__sfputs_r>:
 8006ba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	460f      	mov	r7, r1
 8006ba8:	4614      	mov	r4, r2
 8006baa:	18d5      	adds	r5, r2, r3
 8006bac:	42ac      	cmp	r4, r5
 8006bae:	d101      	bne.n	8006bb4 <__sfputs_r+0x12>
 8006bb0:	2000      	movs	r0, #0
 8006bb2:	e007      	b.n	8006bc4 <__sfputs_r+0x22>
 8006bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bb8:	463a      	mov	r2, r7
 8006bba:	4630      	mov	r0, r6
 8006bbc:	f7ff ffda 	bl	8006b74 <__sfputc_r>
 8006bc0:	1c43      	adds	r3, r0, #1
 8006bc2:	d1f3      	bne.n	8006bac <__sfputs_r+0xa>
 8006bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bc8 <_vfiprintf_r>:
 8006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bcc:	460d      	mov	r5, r1
 8006bce:	b09d      	sub	sp, #116	@ 0x74
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	4698      	mov	r8, r3
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	b118      	cbz	r0, 8006be0 <_vfiprintf_r+0x18>
 8006bd8:	6a03      	ldr	r3, [r0, #32]
 8006bda:	b90b      	cbnz	r3, 8006be0 <_vfiprintf_r+0x18>
 8006bdc:	f7ff fcd8 	bl	8006590 <__sinit>
 8006be0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006be2:	07d9      	lsls	r1, r3, #31
 8006be4:	d405      	bmi.n	8006bf2 <_vfiprintf_r+0x2a>
 8006be6:	89ab      	ldrh	r3, [r5, #12]
 8006be8:	059a      	lsls	r2, r3, #22
 8006bea:	d402      	bmi.n	8006bf2 <_vfiprintf_r+0x2a>
 8006bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bee:	f7ff fec6 	bl	800697e <__retarget_lock_acquire_recursive>
 8006bf2:	89ab      	ldrh	r3, [r5, #12]
 8006bf4:	071b      	lsls	r3, r3, #28
 8006bf6:	d501      	bpl.n	8006bfc <_vfiprintf_r+0x34>
 8006bf8:	692b      	ldr	r3, [r5, #16]
 8006bfa:	b99b      	cbnz	r3, 8006c24 <_vfiprintf_r+0x5c>
 8006bfc:	4629      	mov	r1, r5
 8006bfe:	4630      	mov	r0, r6
 8006c00:	f7ff fdee 	bl	80067e0 <__swsetup_r>
 8006c04:	b170      	cbz	r0, 8006c24 <_vfiprintf_r+0x5c>
 8006c06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c08:	07dc      	lsls	r4, r3, #31
 8006c0a:	d504      	bpl.n	8006c16 <_vfiprintf_r+0x4e>
 8006c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c10:	b01d      	add	sp, #116	@ 0x74
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	89ab      	ldrh	r3, [r5, #12]
 8006c18:	0598      	lsls	r0, r3, #22
 8006c1a:	d4f7      	bmi.n	8006c0c <_vfiprintf_r+0x44>
 8006c1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c1e:	f7ff feaf 	bl	8006980 <__retarget_lock_release_recursive>
 8006c22:	e7f3      	b.n	8006c0c <_vfiprintf_r+0x44>
 8006c24:	2300      	movs	r3, #0
 8006c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c28:	2320      	movs	r3, #32
 8006c2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c32:	2330      	movs	r3, #48	@ 0x30
 8006c34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006de4 <_vfiprintf_r+0x21c>
 8006c38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c3c:	f04f 0901 	mov.w	r9, #1
 8006c40:	4623      	mov	r3, r4
 8006c42:	469a      	mov	sl, r3
 8006c44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c48:	b10a      	cbz	r2, 8006c4e <_vfiprintf_r+0x86>
 8006c4a:	2a25      	cmp	r2, #37	@ 0x25
 8006c4c:	d1f9      	bne.n	8006c42 <_vfiprintf_r+0x7a>
 8006c4e:	ebba 0b04 	subs.w	fp, sl, r4
 8006c52:	d00b      	beq.n	8006c6c <_vfiprintf_r+0xa4>
 8006c54:	465b      	mov	r3, fp
 8006c56:	4622      	mov	r2, r4
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f7ff ffa1 	bl	8006ba2 <__sfputs_r>
 8006c60:	3001      	adds	r0, #1
 8006c62:	f000 80a7 	beq.w	8006db4 <_vfiprintf_r+0x1ec>
 8006c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c68:	445a      	add	r2, fp
 8006c6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f000 809f 	beq.w	8006db4 <_vfiprintf_r+0x1ec>
 8006c76:	2300      	movs	r3, #0
 8006c78:	f04f 32ff 	mov.w	r2, #4294967295
 8006c7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c80:	f10a 0a01 	add.w	sl, sl, #1
 8006c84:	9304      	str	r3, [sp, #16]
 8006c86:	9307      	str	r3, [sp, #28]
 8006c88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c8e:	4654      	mov	r4, sl
 8006c90:	2205      	movs	r2, #5
 8006c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c96:	4853      	ldr	r0, [pc, #332]	@ (8006de4 <_vfiprintf_r+0x21c>)
 8006c98:	f7f9 faaa 	bl	80001f0 <memchr>
 8006c9c:	9a04      	ldr	r2, [sp, #16]
 8006c9e:	b9d8      	cbnz	r0, 8006cd8 <_vfiprintf_r+0x110>
 8006ca0:	06d1      	lsls	r1, r2, #27
 8006ca2:	bf44      	itt	mi
 8006ca4:	2320      	movmi	r3, #32
 8006ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006caa:	0713      	lsls	r3, r2, #28
 8006cac:	bf44      	itt	mi
 8006cae:	232b      	movmi	r3, #43	@ 0x2b
 8006cb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8006cb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cba:	d015      	beq.n	8006ce8 <_vfiprintf_r+0x120>
 8006cbc:	9a07      	ldr	r2, [sp, #28]
 8006cbe:	4654      	mov	r4, sl
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	f04f 0c0a 	mov.w	ip, #10
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ccc:	3b30      	subs	r3, #48	@ 0x30
 8006cce:	2b09      	cmp	r3, #9
 8006cd0:	d94b      	bls.n	8006d6a <_vfiprintf_r+0x1a2>
 8006cd2:	b1b0      	cbz	r0, 8006d02 <_vfiprintf_r+0x13a>
 8006cd4:	9207      	str	r2, [sp, #28]
 8006cd6:	e014      	b.n	8006d02 <_vfiprintf_r+0x13a>
 8006cd8:	eba0 0308 	sub.w	r3, r0, r8
 8006cdc:	fa09 f303 	lsl.w	r3, r9, r3
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	9304      	str	r3, [sp, #16]
 8006ce4:	46a2      	mov	sl, r4
 8006ce6:	e7d2      	b.n	8006c8e <_vfiprintf_r+0xc6>
 8006ce8:	9b03      	ldr	r3, [sp, #12]
 8006cea:	1d19      	adds	r1, r3, #4
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	9103      	str	r1, [sp, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bfbb      	ittet	lt
 8006cf4:	425b      	neglt	r3, r3
 8006cf6:	f042 0202 	orrlt.w	r2, r2, #2
 8006cfa:	9307      	strge	r3, [sp, #28]
 8006cfc:	9307      	strlt	r3, [sp, #28]
 8006cfe:	bfb8      	it	lt
 8006d00:	9204      	strlt	r2, [sp, #16]
 8006d02:	7823      	ldrb	r3, [r4, #0]
 8006d04:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d06:	d10a      	bne.n	8006d1e <_vfiprintf_r+0x156>
 8006d08:	7863      	ldrb	r3, [r4, #1]
 8006d0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d0c:	d132      	bne.n	8006d74 <_vfiprintf_r+0x1ac>
 8006d0e:	9b03      	ldr	r3, [sp, #12]
 8006d10:	1d1a      	adds	r2, r3, #4
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	9203      	str	r2, [sp, #12]
 8006d16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d1a:	3402      	adds	r4, #2
 8006d1c:	9305      	str	r3, [sp, #20]
 8006d1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006df4 <_vfiprintf_r+0x22c>
 8006d22:	7821      	ldrb	r1, [r4, #0]
 8006d24:	2203      	movs	r2, #3
 8006d26:	4650      	mov	r0, sl
 8006d28:	f7f9 fa62 	bl	80001f0 <memchr>
 8006d2c:	b138      	cbz	r0, 8006d3e <_vfiprintf_r+0x176>
 8006d2e:	9b04      	ldr	r3, [sp, #16]
 8006d30:	eba0 000a 	sub.w	r0, r0, sl
 8006d34:	2240      	movs	r2, #64	@ 0x40
 8006d36:	4082      	lsls	r2, r0
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	3401      	adds	r4, #1
 8006d3c:	9304      	str	r3, [sp, #16]
 8006d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d42:	4829      	ldr	r0, [pc, #164]	@ (8006de8 <_vfiprintf_r+0x220>)
 8006d44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d48:	2206      	movs	r2, #6
 8006d4a:	f7f9 fa51 	bl	80001f0 <memchr>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d03f      	beq.n	8006dd2 <_vfiprintf_r+0x20a>
 8006d52:	4b26      	ldr	r3, [pc, #152]	@ (8006dec <_vfiprintf_r+0x224>)
 8006d54:	bb1b      	cbnz	r3, 8006d9e <_vfiprintf_r+0x1d6>
 8006d56:	9b03      	ldr	r3, [sp, #12]
 8006d58:	3307      	adds	r3, #7
 8006d5a:	f023 0307 	bic.w	r3, r3, #7
 8006d5e:	3308      	adds	r3, #8
 8006d60:	9303      	str	r3, [sp, #12]
 8006d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d64:	443b      	add	r3, r7
 8006d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d68:	e76a      	b.n	8006c40 <_vfiprintf_r+0x78>
 8006d6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d6e:	460c      	mov	r4, r1
 8006d70:	2001      	movs	r0, #1
 8006d72:	e7a8      	b.n	8006cc6 <_vfiprintf_r+0xfe>
 8006d74:	2300      	movs	r3, #0
 8006d76:	3401      	adds	r4, #1
 8006d78:	9305      	str	r3, [sp, #20]
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	f04f 0c0a 	mov.w	ip, #10
 8006d80:	4620      	mov	r0, r4
 8006d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d86:	3a30      	subs	r2, #48	@ 0x30
 8006d88:	2a09      	cmp	r2, #9
 8006d8a:	d903      	bls.n	8006d94 <_vfiprintf_r+0x1cc>
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d0c6      	beq.n	8006d1e <_vfiprintf_r+0x156>
 8006d90:	9105      	str	r1, [sp, #20]
 8006d92:	e7c4      	b.n	8006d1e <_vfiprintf_r+0x156>
 8006d94:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d98:	4604      	mov	r4, r0
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e7f0      	b.n	8006d80 <_vfiprintf_r+0x1b8>
 8006d9e:	ab03      	add	r3, sp, #12
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	462a      	mov	r2, r5
 8006da4:	4b12      	ldr	r3, [pc, #72]	@ (8006df0 <_vfiprintf_r+0x228>)
 8006da6:	a904      	add	r1, sp, #16
 8006da8:	4630      	mov	r0, r6
 8006daa:	f3af 8000 	nop.w
 8006dae:	4607      	mov	r7, r0
 8006db0:	1c78      	adds	r0, r7, #1
 8006db2:	d1d6      	bne.n	8006d62 <_vfiprintf_r+0x19a>
 8006db4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006db6:	07d9      	lsls	r1, r3, #31
 8006db8:	d405      	bmi.n	8006dc6 <_vfiprintf_r+0x1fe>
 8006dba:	89ab      	ldrh	r3, [r5, #12]
 8006dbc:	059a      	lsls	r2, r3, #22
 8006dbe:	d402      	bmi.n	8006dc6 <_vfiprintf_r+0x1fe>
 8006dc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dc2:	f7ff fddd 	bl	8006980 <__retarget_lock_release_recursive>
 8006dc6:	89ab      	ldrh	r3, [r5, #12]
 8006dc8:	065b      	lsls	r3, r3, #25
 8006dca:	f53f af1f 	bmi.w	8006c0c <_vfiprintf_r+0x44>
 8006dce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dd0:	e71e      	b.n	8006c10 <_vfiprintf_r+0x48>
 8006dd2:	ab03      	add	r3, sp, #12
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	462a      	mov	r2, r5
 8006dd8:	4b05      	ldr	r3, [pc, #20]	@ (8006df0 <_vfiprintf_r+0x228>)
 8006dda:	a904      	add	r1, sp, #16
 8006ddc:	4630      	mov	r0, r6
 8006dde:	f000 f879 	bl	8006ed4 <_printf_i>
 8006de2:	e7e4      	b.n	8006dae <_vfiprintf_r+0x1e6>
 8006de4:	080085e8 	.word	0x080085e8
 8006de8:	080085f2 	.word	0x080085f2
 8006dec:	00000000 	.word	0x00000000
 8006df0:	08006ba3 	.word	0x08006ba3
 8006df4:	080085ee 	.word	0x080085ee

08006df8 <_printf_common>:
 8006df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	4698      	mov	r8, r3
 8006e00:	688a      	ldr	r2, [r1, #8]
 8006e02:	690b      	ldr	r3, [r1, #16]
 8006e04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	bfb8      	it	lt
 8006e0c:	4613      	movlt	r3, r2
 8006e0e:	6033      	str	r3, [r6, #0]
 8006e10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e14:	4607      	mov	r7, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	b10a      	cbz	r2, 8006e1e <_printf_common+0x26>
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	6033      	str	r3, [r6, #0]
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	0699      	lsls	r1, r3, #26
 8006e22:	bf42      	ittt	mi
 8006e24:	6833      	ldrmi	r3, [r6, #0]
 8006e26:	3302      	addmi	r3, #2
 8006e28:	6033      	strmi	r3, [r6, #0]
 8006e2a:	6825      	ldr	r5, [r4, #0]
 8006e2c:	f015 0506 	ands.w	r5, r5, #6
 8006e30:	d106      	bne.n	8006e40 <_printf_common+0x48>
 8006e32:	f104 0a19 	add.w	sl, r4, #25
 8006e36:	68e3      	ldr	r3, [r4, #12]
 8006e38:	6832      	ldr	r2, [r6, #0]
 8006e3a:	1a9b      	subs	r3, r3, r2
 8006e3c:	42ab      	cmp	r3, r5
 8006e3e:	dc26      	bgt.n	8006e8e <_printf_common+0x96>
 8006e40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e44:	6822      	ldr	r2, [r4, #0]
 8006e46:	3b00      	subs	r3, #0
 8006e48:	bf18      	it	ne
 8006e4a:	2301      	movne	r3, #1
 8006e4c:	0692      	lsls	r2, r2, #26
 8006e4e:	d42b      	bmi.n	8006ea8 <_printf_common+0xb0>
 8006e50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e54:	4641      	mov	r1, r8
 8006e56:	4638      	mov	r0, r7
 8006e58:	47c8      	blx	r9
 8006e5a:	3001      	adds	r0, #1
 8006e5c:	d01e      	beq.n	8006e9c <_printf_common+0xa4>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	6922      	ldr	r2, [r4, #16]
 8006e62:	f003 0306 	and.w	r3, r3, #6
 8006e66:	2b04      	cmp	r3, #4
 8006e68:	bf02      	ittt	eq
 8006e6a:	68e5      	ldreq	r5, [r4, #12]
 8006e6c:	6833      	ldreq	r3, [r6, #0]
 8006e6e:	1aed      	subeq	r5, r5, r3
 8006e70:	68a3      	ldr	r3, [r4, #8]
 8006e72:	bf0c      	ite	eq
 8006e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e78:	2500      	movne	r5, #0
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	bfc4      	itt	gt
 8006e7e:	1a9b      	subgt	r3, r3, r2
 8006e80:	18ed      	addgt	r5, r5, r3
 8006e82:	2600      	movs	r6, #0
 8006e84:	341a      	adds	r4, #26
 8006e86:	42b5      	cmp	r5, r6
 8006e88:	d11a      	bne.n	8006ec0 <_printf_common+0xc8>
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	e008      	b.n	8006ea0 <_printf_common+0xa8>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	4652      	mov	r2, sl
 8006e92:	4641      	mov	r1, r8
 8006e94:	4638      	mov	r0, r7
 8006e96:	47c8      	blx	r9
 8006e98:	3001      	adds	r0, #1
 8006e9a:	d103      	bne.n	8006ea4 <_printf_common+0xac>
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea4:	3501      	adds	r5, #1
 8006ea6:	e7c6      	b.n	8006e36 <_printf_common+0x3e>
 8006ea8:	18e1      	adds	r1, r4, r3
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	2030      	movs	r0, #48	@ 0x30
 8006eae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006eb2:	4422      	add	r2, r4
 8006eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006eb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ebc:	3302      	adds	r3, #2
 8006ebe:	e7c7      	b.n	8006e50 <_printf_common+0x58>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	47c8      	blx	r9
 8006eca:	3001      	adds	r0, #1
 8006ecc:	d0e6      	beq.n	8006e9c <_printf_common+0xa4>
 8006ece:	3601      	adds	r6, #1
 8006ed0:	e7d9      	b.n	8006e86 <_printf_common+0x8e>
	...

08006ed4 <_printf_i>:
 8006ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	7e0f      	ldrb	r7, [r1, #24]
 8006eda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006edc:	2f78      	cmp	r7, #120	@ 0x78
 8006ede:	4691      	mov	r9, r2
 8006ee0:	4680      	mov	r8, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	469a      	mov	sl, r3
 8006ee6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eea:	d807      	bhi.n	8006efc <_printf_i+0x28>
 8006eec:	2f62      	cmp	r7, #98	@ 0x62
 8006eee:	d80a      	bhi.n	8006f06 <_printf_i+0x32>
 8006ef0:	2f00      	cmp	r7, #0
 8006ef2:	f000 80d2 	beq.w	800709a <_printf_i+0x1c6>
 8006ef6:	2f58      	cmp	r7, #88	@ 0x58
 8006ef8:	f000 80b9 	beq.w	800706e <_printf_i+0x19a>
 8006efc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f04:	e03a      	b.n	8006f7c <_printf_i+0xa8>
 8006f06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f0a:	2b15      	cmp	r3, #21
 8006f0c:	d8f6      	bhi.n	8006efc <_printf_i+0x28>
 8006f0e:	a101      	add	r1, pc, #4	@ (adr r1, 8006f14 <_printf_i+0x40>)
 8006f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f14:	08006f6d 	.word	0x08006f6d
 8006f18:	08006f81 	.word	0x08006f81
 8006f1c:	08006efd 	.word	0x08006efd
 8006f20:	08006efd 	.word	0x08006efd
 8006f24:	08006efd 	.word	0x08006efd
 8006f28:	08006efd 	.word	0x08006efd
 8006f2c:	08006f81 	.word	0x08006f81
 8006f30:	08006efd 	.word	0x08006efd
 8006f34:	08006efd 	.word	0x08006efd
 8006f38:	08006efd 	.word	0x08006efd
 8006f3c:	08006efd 	.word	0x08006efd
 8006f40:	08007081 	.word	0x08007081
 8006f44:	08006fab 	.word	0x08006fab
 8006f48:	0800703b 	.word	0x0800703b
 8006f4c:	08006efd 	.word	0x08006efd
 8006f50:	08006efd 	.word	0x08006efd
 8006f54:	080070a3 	.word	0x080070a3
 8006f58:	08006efd 	.word	0x08006efd
 8006f5c:	08006fab 	.word	0x08006fab
 8006f60:	08006efd 	.word	0x08006efd
 8006f64:	08006efd 	.word	0x08006efd
 8006f68:	08007043 	.word	0x08007043
 8006f6c:	6833      	ldr	r3, [r6, #0]
 8006f6e:	1d1a      	adds	r2, r3, #4
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6032      	str	r2, [r6, #0]
 8006f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e09d      	b.n	80070bc <_printf_i+0x1e8>
 8006f80:	6833      	ldr	r3, [r6, #0]
 8006f82:	6820      	ldr	r0, [r4, #0]
 8006f84:	1d19      	adds	r1, r3, #4
 8006f86:	6031      	str	r1, [r6, #0]
 8006f88:	0606      	lsls	r6, r0, #24
 8006f8a:	d501      	bpl.n	8006f90 <_printf_i+0xbc>
 8006f8c:	681d      	ldr	r5, [r3, #0]
 8006f8e:	e003      	b.n	8006f98 <_printf_i+0xc4>
 8006f90:	0645      	lsls	r5, r0, #25
 8006f92:	d5fb      	bpl.n	8006f8c <_printf_i+0xb8>
 8006f94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f98:	2d00      	cmp	r5, #0
 8006f9a:	da03      	bge.n	8006fa4 <_printf_i+0xd0>
 8006f9c:	232d      	movs	r3, #45	@ 0x2d
 8006f9e:	426d      	negs	r5, r5
 8006fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fa4:	4859      	ldr	r0, [pc, #356]	@ (800710c <_printf_i+0x238>)
 8006fa6:	230a      	movs	r3, #10
 8006fa8:	e011      	b.n	8006fce <_printf_i+0xfa>
 8006faa:	6821      	ldr	r1, [r4, #0]
 8006fac:	6833      	ldr	r3, [r6, #0]
 8006fae:	0608      	lsls	r0, r1, #24
 8006fb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fb4:	d402      	bmi.n	8006fbc <_printf_i+0xe8>
 8006fb6:	0649      	lsls	r1, r1, #25
 8006fb8:	bf48      	it	mi
 8006fba:	b2ad      	uxthmi	r5, r5
 8006fbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fbe:	4853      	ldr	r0, [pc, #332]	@ (800710c <_printf_i+0x238>)
 8006fc0:	6033      	str	r3, [r6, #0]
 8006fc2:	bf14      	ite	ne
 8006fc4:	230a      	movne	r3, #10
 8006fc6:	2308      	moveq	r3, #8
 8006fc8:	2100      	movs	r1, #0
 8006fca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fce:	6866      	ldr	r6, [r4, #4]
 8006fd0:	60a6      	str	r6, [r4, #8]
 8006fd2:	2e00      	cmp	r6, #0
 8006fd4:	bfa2      	ittt	ge
 8006fd6:	6821      	ldrge	r1, [r4, #0]
 8006fd8:	f021 0104 	bicge.w	r1, r1, #4
 8006fdc:	6021      	strge	r1, [r4, #0]
 8006fde:	b90d      	cbnz	r5, 8006fe4 <_printf_i+0x110>
 8006fe0:	2e00      	cmp	r6, #0
 8006fe2:	d04b      	beq.n	800707c <_printf_i+0x1a8>
 8006fe4:	4616      	mov	r6, r2
 8006fe6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fea:	fb03 5711 	mls	r7, r3, r1, r5
 8006fee:	5dc7      	ldrb	r7, [r0, r7]
 8006ff0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ff4:	462f      	mov	r7, r5
 8006ff6:	42bb      	cmp	r3, r7
 8006ff8:	460d      	mov	r5, r1
 8006ffa:	d9f4      	bls.n	8006fe6 <_printf_i+0x112>
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d10b      	bne.n	8007018 <_printf_i+0x144>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	07df      	lsls	r7, r3, #31
 8007004:	d508      	bpl.n	8007018 <_printf_i+0x144>
 8007006:	6923      	ldr	r3, [r4, #16]
 8007008:	6861      	ldr	r1, [r4, #4]
 800700a:	4299      	cmp	r1, r3
 800700c:	bfde      	ittt	le
 800700e:	2330      	movle	r3, #48	@ 0x30
 8007010:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007014:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007018:	1b92      	subs	r2, r2, r6
 800701a:	6122      	str	r2, [r4, #16]
 800701c:	f8cd a000 	str.w	sl, [sp]
 8007020:	464b      	mov	r3, r9
 8007022:	aa03      	add	r2, sp, #12
 8007024:	4621      	mov	r1, r4
 8007026:	4640      	mov	r0, r8
 8007028:	f7ff fee6 	bl	8006df8 <_printf_common>
 800702c:	3001      	adds	r0, #1
 800702e:	d14a      	bne.n	80070c6 <_printf_i+0x1f2>
 8007030:	f04f 30ff 	mov.w	r0, #4294967295
 8007034:	b004      	add	sp, #16
 8007036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	f043 0320 	orr.w	r3, r3, #32
 8007040:	6023      	str	r3, [r4, #0]
 8007042:	4833      	ldr	r0, [pc, #204]	@ (8007110 <_printf_i+0x23c>)
 8007044:	2778      	movs	r7, #120	@ 0x78
 8007046:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	6831      	ldr	r1, [r6, #0]
 800704e:	061f      	lsls	r7, r3, #24
 8007050:	f851 5b04 	ldr.w	r5, [r1], #4
 8007054:	d402      	bmi.n	800705c <_printf_i+0x188>
 8007056:	065f      	lsls	r7, r3, #25
 8007058:	bf48      	it	mi
 800705a:	b2ad      	uxthmi	r5, r5
 800705c:	6031      	str	r1, [r6, #0]
 800705e:	07d9      	lsls	r1, r3, #31
 8007060:	bf44      	itt	mi
 8007062:	f043 0320 	orrmi.w	r3, r3, #32
 8007066:	6023      	strmi	r3, [r4, #0]
 8007068:	b11d      	cbz	r5, 8007072 <_printf_i+0x19e>
 800706a:	2310      	movs	r3, #16
 800706c:	e7ac      	b.n	8006fc8 <_printf_i+0xf4>
 800706e:	4827      	ldr	r0, [pc, #156]	@ (800710c <_printf_i+0x238>)
 8007070:	e7e9      	b.n	8007046 <_printf_i+0x172>
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	f023 0320 	bic.w	r3, r3, #32
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	e7f6      	b.n	800706a <_printf_i+0x196>
 800707c:	4616      	mov	r6, r2
 800707e:	e7bd      	b.n	8006ffc <_printf_i+0x128>
 8007080:	6833      	ldr	r3, [r6, #0]
 8007082:	6825      	ldr	r5, [r4, #0]
 8007084:	6961      	ldr	r1, [r4, #20]
 8007086:	1d18      	adds	r0, r3, #4
 8007088:	6030      	str	r0, [r6, #0]
 800708a:	062e      	lsls	r6, r5, #24
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	d501      	bpl.n	8007094 <_printf_i+0x1c0>
 8007090:	6019      	str	r1, [r3, #0]
 8007092:	e002      	b.n	800709a <_printf_i+0x1c6>
 8007094:	0668      	lsls	r0, r5, #25
 8007096:	d5fb      	bpl.n	8007090 <_printf_i+0x1bc>
 8007098:	8019      	strh	r1, [r3, #0]
 800709a:	2300      	movs	r3, #0
 800709c:	6123      	str	r3, [r4, #16]
 800709e:	4616      	mov	r6, r2
 80070a0:	e7bc      	b.n	800701c <_printf_i+0x148>
 80070a2:	6833      	ldr	r3, [r6, #0]
 80070a4:	1d1a      	adds	r2, r3, #4
 80070a6:	6032      	str	r2, [r6, #0]
 80070a8:	681e      	ldr	r6, [r3, #0]
 80070aa:	6862      	ldr	r2, [r4, #4]
 80070ac:	2100      	movs	r1, #0
 80070ae:	4630      	mov	r0, r6
 80070b0:	f7f9 f89e 	bl	80001f0 <memchr>
 80070b4:	b108      	cbz	r0, 80070ba <_printf_i+0x1e6>
 80070b6:	1b80      	subs	r0, r0, r6
 80070b8:	6060      	str	r0, [r4, #4]
 80070ba:	6863      	ldr	r3, [r4, #4]
 80070bc:	6123      	str	r3, [r4, #16]
 80070be:	2300      	movs	r3, #0
 80070c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070c4:	e7aa      	b.n	800701c <_printf_i+0x148>
 80070c6:	6923      	ldr	r3, [r4, #16]
 80070c8:	4632      	mov	r2, r6
 80070ca:	4649      	mov	r1, r9
 80070cc:	4640      	mov	r0, r8
 80070ce:	47d0      	blx	sl
 80070d0:	3001      	adds	r0, #1
 80070d2:	d0ad      	beq.n	8007030 <_printf_i+0x15c>
 80070d4:	6823      	ldr	r3, [r4, #0]
 80070d6:	079b      	lsls	r3, r3, #30
 80070d8:	d413      	bmi.n	8007102 <_printf_i+0x22e>
 80070da:	68e0      	ldr	r0, [r4, #12]
 80070dc:	9b03      	ldr	r3, [sp, #12]
 80070de:	4298      	cmp	r0, r3
 80070e0:	bfb8      	it	lt
 80070e2:	4618      	movlt	r0, r3
 80070e4:	e7a6      	b.n	8007034 <_printf_i+0x160>
 80070e6:	2301      	movs	r3, #1
 80070e8:	4632      	mov	r2, r6
 80070ea:	4649      	mov	r1, r9
 80070ec:	4640      	mov	r0, r8
 80070ee:	47d0      	blx	sl
 80070f0:	3001      	adds	r0, #1
 80070f2:	d09d      	beq.n	8007030 <_printf_i+0x15c>
 80070f4:	3501      	adds	r5, #1
 80070f6:	68e3      	ldr	r3, [r4, #12]
 80070f8:	9903      	ldr	r1, [sp, #12]
 80070fa:	1a5b      	subs	r3, r3, r1
 80070fc:	42ab      	cmp	r3, r5
 80070fe:	dcf2      	bgt.n	80070e6 <_printf_i+0x212>
 8007100:	e7eb      	b.n	80070da <_printf_i+0x206>
 8007102:	2500      	movs	r5, #0
 8007104:	f104 0619 	add.w	r6, r4, #25
 8007108:	e7f5      	b.n	80070f6 <_printf_i+0x222>
 800710a:	bf00      	nop
 800710c:	080085f9 	.word	0x080085f9
 8007110:	0800860a 	.word	0x0800860a

08007114 <__sflush_r>:
 8007114:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800711c:	0716      	lsls	r6, r2, #28
 800711e:	4605      	mov	r5, r0
 8007120:	460c      	mov	r4, r1
 8007122:	d454      	bmi.n	80071ce <__sflush_r+0xba>
 8007124:	684b      	ldr	r3, [r1, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	dc02      	bgt.n	8007130 <__sflush_r+0x1c>
 800712a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800712c:	2b00      	cmp	r3, #0
 800712e:	dd48      	ble.n	80071c2 <__sflush_r+0xae>
 8007130:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007132:	2e00      	cmp	r6, #0
 8007134:	d045      	beq.n	80071c2 <__sflush_r+0xae>
 8007136:	2300      	movs	r3, #0
 8007138:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800713c:	682f      	ldr	r7, [r5, #0]
 800713e:	6a21      	ldr	r1, [r4, #32]
 8007140:	602b      	str	r3, [r5, #0]
 8007142:	d030      	beq.n	80071a6 <__sflush_r+0x92>
 8007144:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	0759      	lsls	r1, r3, #29
 800714a:	d505      	bpl.n	8007158 <__sflush_r+0x44>
 800714c:	6863      	ldr	r3, [r4, #4]
 800714e:	1ad2      	subs	r2, r2, r3
 8007150:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007152:	b10b      	cbz	r3, 8007158 <__sflush_r+0x44>
 8007154:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007156:	1ad2      	subs	r2, r2, r3
 8007158:	2300      	movs	r3, #0
 800715a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800715c:	6a21      	ldr	r1, [r4, #32]
 800715e:	4628      	mov	r0, r5
 8007160:	47b0      	blx	r6
 8007162:	1c43      	adds	r3, r0, #1
 8007164:	89a3      	ldrh	r3, [r4, #12]
 8007166:	d106      	bne.n	8007176 <__sflush_r+0x62>
 8007168:	6829      	ldr	r1, [r5, #0]
 800716a:	291d      	cmp	r1, #29
 800716c:	d82b      	bhi.n	80071c6 <__sflush_r+0xb2>
 800716e:	4a2a      	ldr	r2, [pc, #168]	@ (8007218 <__sflush_r+0x104>)
 8007170:	410a      	asrs	r2, r1
 8007172:	07d6      	lsls	r6, r2, #31
 8007174:	d427      	bmi.n	80071c6 <__sflush_r+0xb2>
 8007176:	2200      	movs	r2, #0
 8007178:	6062      	str	r2, [r4, #4]
 800717a:	04d9      	lsls	r1, r3, #19
 800717c:	6922      	ldr	r2, [r4, #16]
 800717e:	6022      	str	r2, [r4, #0]
 8007180:	d504      	bpl.n	800718c <__sflush_r+0x78>
 8007182:	1c42      	adds	r2, r0, #1
 8007184:	d101      	bne.n	800718a <__sflush_r+0x76>
 8007186:	682b      	ldr	r3, [r5, #0]
 8007188:	b903      	cbnz	r3, 800718c <__sflush_r+0x78>
 800718a:	6560      	str	r0, [r4, #84]	@ 0x54
 800718c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800718e:	602f      	str	r7, [r5, #0]
 8007190:	b1b9      	cbz	r1, 80071c2 <__sflush_r+0xae>
 8007192:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007196:	4299      	cmp	r1, r3
 8007198:	d002      	beq.n	80071a0 <__sflush_r+0x8c>
 800719a:	4628      	mov	r0, r5
 800719c:	f7ff fbf2 	bl	8006984 <_free_r>
 80071a0:	2300      	movs	r3, #0
 80071a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80071a4:	e00d      	b.n	80071c2 <__sflush_r+0xae>
 80071a6:	2301      	movs	r3, #1
 80071a8:	4628      	mov	r0, r5
 80071aa:	47b0      	blx	r6
 80071ac:	4602      	mov	r2, r0
 80071ae:	1c50      	adds	r0, r2, #1
 80071b0:	d1c9      	bne.n	8007146 <__sflush_r+0x32>
 80071b2:	682b      	ldr	r3, [r5, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0c6      	beq.n	8007146 <__sflush_r+0x32>
 80071b8:	2b1d      	cmp	r3, #29
 80071ba:	d001      	beq.n	80071c0 <__sflush_r+0xac>
 80071bc:	2b16      	cmp	r3, #22
 80071be:	d11e      	bne.n	80071fe <__sflush_r+0xea>
 80071c0:	602f      	str	r7, [r5, #0]
 80071c2:	2000      	movs	r0, #0
 80071c4:	e022      	b.n	800720c <__sflush_r+0xf8>
 80071c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071ca:	b21b      	sxth	r3, r3
 80071cc:	e01b      	b.n	8007206 <__sflush_r+0xf2>
 80071ce:	690f      	ldr	r7, [r1, #16]
 80071d0:	2f00      	cmp	r7, #0
 80071d2:	d0f6      	beq.n	80071c2 <__sflush_r+0xae>
 80071d4:	0793      	lsls	r3, r2, #30
 80071d6:	680e      	ldr	r6, [r1, #0]
 80071d8:	bf08      	it	eq
 80071da:	694b      	ldreq	r3, [r1, #20]
 80071dc:	600f      	str	r7, [r1, #0]
 80071de:	bf18      	it	ne
 80071e0:	2300      	movne	r3, #0
 80071e2:	eba6 0807 	sub.w	r8, r6, r7
 80071e6:	608b      	str	r3, [r1, #8]
 80071e8:	f1b8 0f00 	cmp.w	r8, #0
 80071ec:	dde9      	ble.n	80071c2 <__sflush_r+0xae>
 80071ee:	6a21      	ldr	r1, [r4, #32]
 80071f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80071f2:	4643      	mov	r3, r8
 80071f4:	463a      	mov	r2, r7
 80071f6:	4628      	mov	r0, r5
 80071f8:	47b0      	blx	r6
 80071fa:	2800      	cmp	r0, #0
 80071fc:	dc08      	bgt.n	8007210 <__sflush_r+0xfc>
 80071fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007206:	81a3      	strh	r3, [r4, #12]
 8007208:	f04f 30ff 	mov.w	r0, #4294967295
 800720c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007210:	4407      	add	r7, r0
 8007212:	eba8 0800 	sub.w	r8, r8, r0
 8007216:	e7e7      	b.n	80071e8 <__sflush_r+0xd4>
 8007218:	dfbffffe 	.word	0xdfbffffe

0800721c <_fflush_r>:
 800721c:	b538      	push	{r3, r4, r5, lr}
 800721e:	690b      	ldr	r3, [r1, #16]
 8007220:	4605      	mov	r5, r0
 8007222:	460c      	mov	r4, r1
 8007224:	b913      	cbnz	r3, 800722c <_fflush_r+0x10>
 8007226:	2500      	movs	r5, #0
 8007228:	4628      	mov	r0, r5
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	b118      	cbz	r0, 8007236 <_fflush_r+0x1a>
 800722e:	6a03      	ldr	r3, [r0, #32]
 8007230:	b90b      	cbnz	r3, 8007236 <_fflush_r+0x1a>
 8007232:	f7ff f9ad 	bl	8006590 <__sinit>
 8007236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0f3      	beq.n	8007226 <_fflush_r+0xa>
 800723e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007240:	07d0      	lsls	r0, r2, #31
 8007242:	d404      	bmi.n	800724e <_fflush_r+0x32>
 8007244:	0599      	lsls	r1, r3, #22
 8007246:	d402      	bmi.n	800724e <_fflush_r+0x32>
 8007248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800724a:	f7ff fb98 	bl	800697e <__retarget_lock_acquire_recursive>
 800724e:	4628      	mov	r0, r5
 8007250:	4621      	mov	r1, r4
 8007252:	f7ff ff5f 	bl	8007114 <__sflush_r>
 8007256:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007258:	07da      	lsls	r2, r3, #31
 800725a:	4605      	mov	r5, r0
 800725c:	d4e4      	bmi.n	8007228 <_fflush_r+0xc>
 800725e:	89a3      	ldrh	r3, [r4, #12]
 8007260:	059b      	lsls	r3, r3, #22
 8007262:	d4e1      	bmi.n	8007228 <_fflush_r+0xc>
 8007264:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007266:	f7ff fb8b 	bl	8006980 <__retarget_lock_release_recursive>
 800726a:	e7dd      	b.n	8007228 <_fflush_r+0xc>

0800726c <__swhatbuf_r>:
 800726c:	b570      	push	{r4, r5, r6, lr}
 800726e:	460c      	mov	r4, r1
 8007270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007274:	2900      	cmp	r1, #0
 8007276:	b096      	sub	sp, #88	@ 0x58
 8007278:	4615      	mov	r5, r2
 800727a:	461e      	mov	r6, r3
 800727c:	da0d      	bge.n	800729a <__swhatbuf_r+0x2e>
 800727e:	89a3      	ldrh	r3, [r4, #12]
 8007280:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007284:	f04f 0100 	mov.w	r1, #0
 8007288:	bf14      	ite	ne
 800728a:	2340      	movne	r3, #64	@ 0x40
 800728c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007290:	2000      	movs	r0, #0
 8007292:	6031      	str	r1, [r6, #0]
 8007294:	602b      	str	r3, [r5, #0]
 8007296:	b016      	add	sp, #88	@ 0x58
 8007298:	bd70      	pop	{r4, r5, r6, pc}
 800729a:	466a      	mov	r2, sp
 800729c:	f000 f848 	bl	8007330 <_fstat_r>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	dbec      	blt.n	800727e <__swhatbuf_r+0x12>
 80072a4:	9901      	ldr	r1, [sp, #4]
 80072a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072ae:	4259      	negs	r1, r3
 80072b0:	4159      	adcs	r1, r3
 80072b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072b6:	e7eb      	b.n	8007290 <__swhatbuf_r+0x24>

080072b8 <__smakebuf_r>:
 80072b8:	898b      	ldrh	r3, [r1, #12]
 80072ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072bc:	079d      	lsls	r5, r3, #30
 80072be:	4606      	mov	r6, r0
 80072c0:	460c      	mov	r4, r1
 80072c2:	d507      	bpl.n	80072d4 <__smakebuf_r+0x1c>
 80072c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072c8:	6023      	str	r3, [r4, #0]
 80072ca:	6123      	str	r3, [r4, #16]
 80072cc:	2301      	movs	r3, #1
 80072ce:	6163      	str	r3, [r4, #20]
 80072d0:	b003      	add	sp, #12
 80072d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d4:	ab01      	add	r3, sp, #4
 80072d6:	466a      	mov	r2, sp
 80072d8:	f7ff ffc8 	bl	800726c <__swhatbuf_r>
 80072dc:	9f00      	ldr	r7, [sp, #0]
 80072de:	4605      	mov	r5, r0
 80072e0:	4639      	mov	r1, r7
 80072e2:	4630      	mov	r0, r6
 80072e4:	f7ff fbba 	bl	8006a5c <_malloc_r>
 80072e8:	b948      	cbnz	r0, 80072fe <__smakebuf_r+0x46>
 80072ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ee:	059a      	lsls	r2, r3, #22
 80072f0:	d4ee      	bmi.n	80072d0 <__smakebuf_r+0x18>
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	f043 0302 	orr.w	r3, r3, #2
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	e7e2      	b.n	80072c4 <__smakebuf_r+0xc>
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	6020      	str	r0, [r4, #0]
 8007302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	9b01      	ldr	r3, [sp, #4]
 800730a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800730e:	b15b      	cbz	r3, 8007328 <__smakebuf_r+0x70>
 8007310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007314:	4630      	mov	r0, r6
 8007316:	f000 f81d 	bl	8007354 <_isatty_r>
 800731a:	b128      	cbz	r0, 8007328 <__smakebuf_r+0x70>
 800731c:	89a3      	ldrh	r3, [r4, #12]
 800731e:	f023 0303 	bic.w	r3, r3, #3
 8007322:	f043 0301 	orr.w	r3, r3, #1
 8007326:	81a3      	strh	r3, [r4, #12]
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	431d      	orrs	r5, r3
 800732c:	81a5      	strh	r5, [r4, #12]
 800732e:	e7cf      	b.n	80072d0 <__smakebuf_r+0x18>

08007330 <_fstat_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	4d07      	ldr	r5, [pc, #28]	@ (8007350 <_fstat_r+0x20>)
 8007334:	2300      	movs	r3, #0
 8007336:	4604      	mov	r4, r0
 8007338:	4608      	mov	r0, r1
 800733a:	4611      	mov	r1, r2
 800733c:	602b      	str	r3, [r5, #0]
 800733e:	f7fb fc9b 	bl	8002c78 <_fstat>
 8007342:	1c43      	adds	r3, r0, #1
 8007344:	d102      	bne.n	800734c <_fstat_r+0x1c>
 8007346:	682b      	ldr	r3, [r5, #0]
 8007348:	b103      	cbz	r3, 800734c <_fstat_r+0x1c>
 800734a:	6023      	str	r3, [r4, #0]
 800734c:	bd38      	pop	{r3, r4, r5, pc}
 800734e:	bf00      	nop
 8007350:	20025dfc 	.word	0x20025dfc

08007354 <_isatty_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4d06      	ldr	r5, [pc, #24]	@ (8007370 <_isatty_r+0x1c>)
 8007358:	2300      	movs	r3, #0
 800735a:	4604      	mov	r4, r0
 800735c:	4608      	mov	r0, r1
 800735e:	602b      	str	r3, [r5, #0]
 8007360:	f7fb fc9a 	bl	8002c98 <_isatty>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_isatty_r+0x1a>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	b103      	cbz	r3, 800736e <_isatty_r+0x1a>
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	20025dfc 	.word	0x20025dfc

08007374 <_sbrk_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4d06      	ldr	r5, [pc, #24]	@ (8007390 <_sbrk_r+0x1c>)
 8007378:	2300      	movs	r3, #0
 800737a:	4604      	mov	r4, r0
 800737c:	4608      	mov	r0, r1
 800737e:	602b      	str	r3, [r5, #0]
 8007380:	f7fb fca2 	bl	8002cc8 <_sbrk>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_sbrk_r+0x1a>
 8007388:	682b      	ldr	r3, [r5, #0]
 800738a:	b103      	cbz	r3, 800738e <_sbrk_r+0x1a>
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	20025dfc 	.word	0x20025dfc

08007394 <_init>:
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	bf00      	nop
 8007398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800739a:	bc08      	pop	{r3}
 800739c:	469e      	mov	lr, r3
 800739e:	4770      	bx	lr

080073a0 <_fini>:
 80073a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a2:	bf00      	nop
 80073a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073a6:	bc08      	pop	{r3}
 80073a8:	469e      	mov	lr, r3
 80073aa:	4770      	bx	lr
