{
  "nodes":
  [
    {
      "name":"HBM0"
      , "id":6447
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM0 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM0"
          , "id":6449
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6448
      , "parent":"6447"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6450
      , "parent":"6447"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6451
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6454
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM0"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6452
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM0"
              , "Interconnect Style":"ring"
              , "Reads":"3"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6453
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6461
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6455
      , "parent":"6447"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6456
          , "kwidth":"512"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"172 cycles"
              , "Width":"512 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"produce_reads1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":561
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6457
          , "kwidth":"32"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"189 cycles"
              , "Width":"32 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":976
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6458
          , "kwidth":"128"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"204"
              , "Latency":"182 cycles"
              , "Width":"128 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":976
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6459
      , "parent":"6447"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6460
          , "kwidth":"256"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"89 cycles"
              , "Width":"256 bits"
              , "HBM0 Width":"256 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":986
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM1"
      , "id":6462
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM1 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM1"
          , "id":6464
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x20000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6463
      , "parent":"6462"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6465
      , "parent":"6462"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6466
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6469
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM1"
              , "Interconnect Style":"ring"
              , "Writes":"7"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6467
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM1"
              , "Interconnect Style":"ring"
              , "Reads":"7"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6468
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6486
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6478
      , "parent":"6462"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6479
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6480
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6481
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6482
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6483
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6484
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":6485
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6470
      , "parent":"6462"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6471
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6472
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6473
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6474
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6475
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6476
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":6477
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM1 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM2"
      , "id":6487
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM2 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM2"
          , "id":6489
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x40000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6488
      , "parent":"6487"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6490
      , "parent":"6487"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6491
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6494
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM2"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6492
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM2"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6493
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6499
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6497
      , "parent":"6487"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6498
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6495
      , "parent":"6487"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6496
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM2 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM3"
      , "id":6500
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM3 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM3"
          , "id":6502
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x60000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6501
      , "parent":"6500"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6503
      , "parent":"6500"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6504
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6507
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM3"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6505
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM3"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6506
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6512
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6510
      , "parent":"6500"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6511
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6508
      , "parent":"6500"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6509
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM3 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM4"
      , "id":6513
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM4 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM4"
          , "id":6515
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x80000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6514
      , "parent":"6513"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6516
      , "parent":"6513"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6517
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6520
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM4"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6518
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM4"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6519
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6525
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6523
      , "parent":"6513"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6524
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM4 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6521
      , "parent":"6513"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6522
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM4 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM5"
      , "id":6526
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM5 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM5"
          , "id":6528
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xa0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6527
      , "parent":"6526"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6529
      , "parent":"6526"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6530
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6533
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM5"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6531
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM5"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6532
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6538
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6536
      , "parent":"6526"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6537
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM5 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6534
      , "parent":"6526"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6535
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM5 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM6"
      , "id":6539
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM6 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM6"
          , "id":6541
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xc0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6540
      , "parent":"6539"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6542
      , "parent":"6539"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6543
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6546
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM6"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6544
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM6"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6545
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6551
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6549
      , "parent":"6539"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6550
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM6 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6547
      , "parent":"6539"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6548
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM6 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM7"
      , "id":6552
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM7 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM7"
          , "id":6554
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0xe0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6553
      , "parent":"6552"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6555
      , "parent":"6552"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6556
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6559
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM7"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6557
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM7"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6558
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6564
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6562
      , "parent":"6552"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6563
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM7 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6560
      , "parent":"6552"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6561
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM7 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM8"
      , "id":6565
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM8 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM8"
          , "id":6567
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6566
      , "parent":"6565"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6568
      , "parent":"6565"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6569
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6572
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM8"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6570
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM8"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6571
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6577
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6575
      , "parent":"6565"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6576
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM8 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6573
      , "parent":"6565"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6574
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM8 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM9"
      , "id":6578
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM9 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM9"
          , "id":6580
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x120000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6579
      , "parent":"6578"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6581
      , "parent":"6578"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6582
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6585
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM9"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6583
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM9"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6584
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6590
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6588
      , "parent":"6578"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6589
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM9 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6586
      , "parent":"6578"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6587
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM9 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM10"
      , "id":6591
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM10 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM10"
          , "id":6593
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x140000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6592
      , "parent":"6591"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6594
      , "parent":"6591"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6595
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6598
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM10"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6596
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM10"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6597
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6603
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6601
      , "parent":"6591"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6602
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM10 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6599
      , "parent":"6591"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6600
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM10 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM11"
      , "id":6604
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM11 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM11"
          , "id":6606
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x160000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6605
      , "parent":"6604"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6607
      , "parent":"6604"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6608
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6611
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM11"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6609
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM11"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6610
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6616
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6614
      , "parent":"6604"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6615
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM11 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6612
      , "parent":"6604"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6613
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM11 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM12"
      , "id":6617
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM12 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM12"
          , "id":6619
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x180000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6618
      , "parent":"6617"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6620
      , "parent":"6617"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6621
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6624
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM12"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6622
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM12"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6623
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6629
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6627
      , "parent":"6617"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6628
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM12 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6625
      , "parent":"6617"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6626
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM12 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM13"
      , "id":6630
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM13 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM13"
          , "id":6632
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6631
      , "parent":"6630"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6633
      , "parent":"6630"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6634
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6637
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM13"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6635
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM13"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6636
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6642
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6640
      , "parent":"6630"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6641
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM13 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6638
      , "parent":"6630"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6639
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM13 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM14"
      , "id":6643
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM14 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM14"
          , "id":6645
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6644
      , "parent":"6643"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6646
      , "parent":"6643"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6647
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6650
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM14"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6648
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM14"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6649
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6655
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6653
      , "parent":"6643"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6654
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM14 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6651
      , "parent":"6643"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6652
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM14 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM15"
      , "id":6656
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM15 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM15"
          , "id":6658
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6657
      , "parent":"6656"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6659
      , "parent":"6656"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6660
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":6663
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM15"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6661
          , "details":
          [
            {
              "type":"table"
              , "Name":"HBM15"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":6662
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":6668
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":6666
      , "parent":"6656"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":6667
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"187 cycles"
              , "Width":"8 bits"
              , "HBM15 Width":"256 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/two_bit_v19_HBM_test_v12_medium_v9_half.cpp"
                , "line":741
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":6664
      , "parent":"6656"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":6665
          , "kwidth":"8"
          , "mwidth":"256"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "HBM15 Width":"256 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"'lambda'()"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/rh/gcc-toolset-12/root/usr/lib/gcc/x86_64-redhat-linux/12/../../../../include/c++/12/bits/stl_algobase.h"
                , "line":922
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"HBM16"
      , "id":6669
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM16 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM16"
          , "id":6671
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x200000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6670
      , "parent":"6669"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6672
      , "parent":"6669"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6673
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM17"
      , "id":6674
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM17 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM17"
          , "id":6676
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x220000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6675
      , "parent":"6674"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6677
      , "parent":"6674"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6678
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM18"
      , "id":6679
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM18 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM18"
          , "id":6681
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x240000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6680
      , "parent":"6679"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6682
      , "parent":"6679"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6683
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM19"
      , "id":6684
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM19 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM19"
          , "id":6686
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x260000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6685
      , "parent":"6684"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6687
      , "parent":"6684"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6688
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM20"
      , "id":6689
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM20 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM20"
          , "id":6691
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x280000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6690
      , "parent":"6689"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6692
      , "parent":"6689"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6693
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM21"
      , "id":6694
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM21 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM21"
          , "id":6696
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6695
      , "parent":"6694"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6697
      , "parent":"6694"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6698
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM22"
      , "id":6699
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM22 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM22"
          , "id":6701
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6700
      , "parent":"6699"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6702
      , "parent":"6699"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6703
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM23"
      , "id":6704
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM23 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM23"
          , "id":6706
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x2e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6705
      , "parent":"6704"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6707
      , "parent":"6704"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6708
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM24"
      , "id":6709
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM24 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM24"
          , "id":6711
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x300000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6710
      , "parent":"6709"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6712
      , "parent":"6709"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6713
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM25"
      , "id":6714
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM25 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM25"
          , "id":6716
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x320000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6715
      , "parent":"6714"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6717
      , "parent":"6714"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6718
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM26"
      , "id":6719
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM26 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM26"
          , "id":6721
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x340000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6720
      , "parent":"6719"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6722
      , "parent":"6719"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6723
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM27"
      , "id":6724
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM27 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM27"
          , "id":6726
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x360000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6725
      , "parent":"6724"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6727
      , "parent":"6724"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6728
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM28"
      , "id":6729
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM28 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM28"
          , "id":6731
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x380000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6730
      , "parent":"6729"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6732
      , "parent":"6729"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6733
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM29"
      , "id":6734
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM29 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM29"
          , "id":6736
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3a0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6735
      , "parent":"6734"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6737
      , "parent":"6734"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6738
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM30"
      , "id":6739
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM30 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM30"
          , "id":6741
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3c0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6740
      , "parent":"6739"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6742
      , "parent":"6739"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6743
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"HBM31"
      , "id":6744
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"512 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel HBM31 Width (bits)":"256"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"HBM31"
          , "id":6746
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"256"
              , "Address Width":"29"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x3e0000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":6745
      , "parent":"6744"
      , "bw":"12800.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":6747
      , "parent":"6744"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":6748
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6449
      , "to":6448
    }
    , {
      "from":6448
      , "to":6449
    }
    , {
      "from":6452
      , "to":6451
    }
    , {
      "from":6454
      , "to":6451
    }
    , {
      "from":6451
      , "to":6448
    }
    , {
      "from":6456
      , "to":6452
    }
    , {
      "from":6457
      , "to":6452
    }
    , {
      "from":6458
      , "to":6452
    }
    , {
      "from":6460
      , "to":6454
    }
    , {
      "from":6448
      , "to":6461
    }
    , {
      "from":6461
      , "to":6456
      , "reverse":1
    }
    , {
      "from":6461
      , "to":6457
      , "reverse":1
    }
    , {
      "from":6461
      , "to":6458
      , "reverse":1
    }
    , {
      "from":6464
      , "to":6463
    }
    , {
      "from":6463
      , "to":6464
    }
    , {
      "from":6467
      , "to":6466
    }
    , {
      "from":6469
      , "to":6466
    }
    , {
      "from":6466
      , "to":6463
    }
    , {
      "from":6471
      , "to":6469
    }
    , {
      "from":6472
      , "to":6469
    }
    , {
      "from":6473
      , "to":6469
    }
    , {
      "from":6474
      , "to":6469
    }
    , {
      "from":6475
      , "to":6469
    }
    , {
      "from":6476
      , "to":6469
    }
    , {
      "from":6477
      , "to":6469
    }
    , {
      "from":6479
      , "to":6467
    }
    , {
      "from":6480
      , "to":6467
    }
    , {
      "from":6481
      , "to":6467
    }
    , {
      "from":6482
      , "to":6467
    }
    , {
      "from":6483
      , "to":6467
    }
    , {
      "from":6484
      , "to":6467
    }
    , {
      "from":6485
      , "to":6467
    }
    , {
      "from":6463
      , "to":6486
    }
    , {
      "from":6486
      , "to":6479
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6480
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6481
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6482
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6483
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6484
      , "reverse":1
    }
    , {
      "from":6486
      , "to":6485
      , "reverse":1
    }
    , {
      "from":6489
      , "to":6488
    }
    , {
      "from":6488
      , "to":6489
    }
    , {
      "from":6492
      , "to":6491
    }
    , {
      "from":6494
      , "to":6491
    }
    , {
      "from":6491
      , "to":6488
    }
    , {
      "from":6496
      , "to":6494
    }
    , {
      "from":6498
      , "to":6492
    }
    , {
      "from":6488
      , "to":6499
    }
    , {
      "from":6499
      , "to":6498
      , "reverse":1
    }
    , {
      "from":6502
      , "to":6501
    }
    , {
      "from":6501
      , "to":6502
    }
    , {
      "from":6505
      , "to":6504
    }
    , {
      "from":6507
      , "to":6504
    }
    , {
      "from":6504
      , "to":6501
    }
    , {
      "from":6509
      , "to":6507
    }
    , {
      "from":6511
      , "to":6505
    }
    , {
      "from":6501
      , "to":6512
    }
    , {
      "from":6512
      , "to":6511
      , "reverse":1
    }
    , {
      "from":6515
      , "to":6514
    }
    , {
      "from":6514
      , "to":6515
    }
    , {
      "from":6518
      , "to":6517
    }
    , {
      "from":6520
      , "to":6517
    }
    , {
      "from":6517
      , "to":6514
    }
    , {
      "from":6522
      , "to":6520
    }
    , {
      "from":6524
      , "to":6518
    }
    , {
      "from":6514
      , "to":6525
    }
    , {
      "from":6525
      , "to":6524
      , "reverse":1
    }
    , {
      "from":6528
      , "to":6527
    }
    , {
      "from":6527
      , "to":6528
    }
    , {
      "from":6531
      , "to":6530
    }
    , {
      "from":6533
      , "to":6530
    }
    , {
      "from":6530
      , "to":6527
    }
    , {
      "from":6535
      , "to":6533
    }
    , {
      "from":6537
      , "to":6531
    }
    , {
      "from":6527
      , "to":6538
    }
    , {
      "from":6538
      , "to":6537
      , "reverse":1
    }
    , {
      "from":6541
      , "to":6540
    }
    , {
      "from":6540
      , "to":6541
    }
    , {
      "from":6544
      , "to":6543
    }
    , {
      "from":6546
      , "to":6543
    }
    , {
      "from":6543
      , "to":6540
    }
    , {
      "from":6548
      , "to":6546
    }
    , {
      "from":6550
      , "to":6544
    }
    , {
      "from":6540
      , "to":6551
    }
    , {
      "from":6551
      , "to":6550
      , "reverse":1
    }
    , {
      "from":6554
      , "to":6553
    }
    , {
      "from":6553
      , "to":6554
    }
    , {
      "from":6557
      , "to":6556
    }
    , {
      "from":6559
      , "to":6556
    }
    , {
      "from":6556
      , "to":6553
    }
    , {
      "from":6561
      , "to":6559
    }
    , {
      "from":6563
      , "to":6557
    }
    , {
      "from":6553
      , "to":6564
    }
    , {
      "from":6564
      , "to":6563
      , "reverse":1
    }
    , {
      "from":6567
      , "to":6566
    }
    , {
      "from":6566
      , "to":6567
    }
    , {
      "from":6570
      , "to":6569
    }
    , {
      "from":6572
      , "to":6569
    }
    , {
      "from":6569
      , "to":6566
    }
    , {
      "from":6574
      , "to":6572
    }
    , {
      "from":6576
      , "to":6570
    }
    , {
      "from":6566
      , "to":6577
    }
    , {
      "from":6577
      , "to":6576
      , "reverse":1
    }
    , {
      "from":6580
      , "to":6579
    }
    , {
      "from":6579
      , "to":6580
    }
    , {
      "from":6583
      , "to":6582
    }
    , {
      "from":6585
      , "to":6582
    }
    , {
      "from":6582
      , "to":6579
    }
    , {
      "from":6587
      , "to":6585
    }
    , {
      "from":6589
      , "to":6583
    }
    , {
      "from":6579
      , "to":6590
    }
    , {
      "from":6590
      , "to":6589
      , "reverse":1
    }
    , {
      "from":6593
      , "to":6592
    }
    , {
      "from":6592
      , "to":6593
    }
    , {
      "from":6596
      , "to":6595
    }
    , {
      "from":6598
      , "to":6595
    }
    , {
      "from":6595
      , "to":6592
    }
    , {
      "from":6600
      , "to":6598
    }
    , {
      "from":6602
      , "to":6596
    }
    , {
      "from":6592
      , "to":6603
    }
    , {
      "from":6603
      , "to":6602
      , "reverse":1
    }
    , {
      "from":6606
      , "to":6605
    }
    , {
      "from":6605
      , "to":6606
    }
    , {
      "from":6609
      , "to":6608
    }
    , {
      "from":6611
      , "to":6608
    }
    , {
      "from":6608
      , "to":6605
    }
    , {
      "from":6613
      , "to":6611
    }
    , {
      "from":6615
      , "to":6609
    }
    , {
      "from":6605
      , "to":6616
    }
    , {
      "from":6616
      , "to":6615
      , "reverse":1
    }
    , {
      "from":6619
      , "to":6618
    }
    , {
      "from":6618
      , "to":6619
    }
    , {
      "from":6622
      , "to":6621
    }
    , {
      "from":6624
      , "to":6621
    }
    , {
      "from":6621
      , "to":6618
    }
    , {
      "from":6626
      , "to":6624
    }
    , {
      "from":6628
      , "to":6622
    }
    , {
      "from":6618
      , "to":6629
    }
    , {
      "from":6629
      , "to":6628
      , "reverse":1
    }
    , {
      "from":6632
      , "to":6631
    }
    , {
      "from":6631
      , "to":6632
    }
    , {
      "from":6635
      , "to":6634
    }
    , {
      "from":6637
      , "to":6634
    }
    , {
      "from":6634
      , "to":6631
    }
    , {
      "from":6639
      , "to":6637
    }
    , {
      "from":6641
      , "to":6635
    }
    , {
      "from":6631
      , "to":6642
    }
    , {
      "from":6642
      , "to":6641
      , "reverse":1
    }
    , {
      "from":6645
      , "to":6644
    }
    , {
      "from":6644
      , "to":6645
    }
    , {
      "from":6648
      , "to":6647
    }
    , {
      "from":6650
      , "to":6647
    }
    , {
      "from":6647
      , "to":6644
    }
    , {
      "from":6652
      , "to":6650
    }
    , {
      "from":6654
      , "to":6648
    }
    , {
      "from":6644
      , "to":6655
    }
    , {
      "from":6655
      , "to":6654
      , "reverse":1
    }
    , {
      "from":6658
      , "to":6657
    }
    , {
      "from":6657
      , "to":6658
    }
    , {
      "from":6661
      , "to":6660
    }
    , {
      "from":6663
      , "to":6660
    }
    , {
      "from":6660
      , "to":6657
    }
    , {
      "from":6665
      , "to":6663
    }
    , {
      "from":6667
      , "to":6661
    }
    , {
      "from":6657
      , "to":6668
    }
    , {
      "from":6668
      , "to":6667
      , "reverse":1
    }
    , {
      "from":6671
      , "to":6670
    }
    , {
      "from":6670
      , "to":6671
    }
    , {
      "from":6673
      , "to":6670
    }
    , {
      "from":6676
      , "to":6675
    }
    , {
      "from":6675
      , "to":6676
    }
    , {
      "from":6678
      , "to":6675
    }
    , {
      "from":6681
      , "to":6680
    }
    , {
      "from":6680
      , "to":6681
    }
    , {
      "from":6683
      , "to":6680
    }
    , {
      "from":6686
      , "to":6685
    }
    , {
      "from":6685
      , "to":6686
    }
    , {
      "from":6688
      , "to":6685
    }
    , {
      "from":6691
      , "to":6690
    }
    , {
      "from":6690
      , "to":6691
    }
    , {
      "from":6693
      , "to":6690
    }
    , {
      "from":6696
      , "to":6695
    }
    , {
      "from":6695
      , "to":6696
    }
    , {
      "from":6698
      , "to":6695
    }
    , {
      "from":6701
      , "to":6700
    }
    , {
      "from":6700
      , "to":6701
    }
    , {
      "from":6703
      , "to":6700
    }
    , {
      "from":6706
      , "to":6705
    }
    , {
      "from":6705
      , "to":6706
    }
    , {
      "from":6708
      , "to":6705
    }
    , {
      "from":6711
      , "to":6710
    }
    , {
      "from":6710
      , "to":6711
    }
    , {
      "from":6713
      , "to":6710
    }
    , {
      "from":6716
      , "to":6715
    }
    , {
      "from":6715
      , "to":6716
    }
    , {
      "from":6718
      , "to":6715
    }
    , {
      "from":6721
      , "to":6720
    }
    , {
      "from":6720
      , "to":6721
    }
    , {
      "from":6723
      , "to":6720
    }
    , {
      "from":6726
      , "to":6725
    }
    , {
      "from":6725
      , "to":6726
    }
    , {
      "from":6728
      , "to":6725
    }
    , {
      "from":6731
      , "to":6730
    }
    , {
      "from":6730
      , "to":6731
    }
    , {
      "from":6733
      , "to":6730
    }
    , {
      "from":6736
      , "to":6735
    }
    , {
      "from":6735
      , "to":6736
    }
    , {
      "from":6738
      , "to":6735
    }
    , {
      "from":6741
      , "to":6740
    }
    , {
      "from":6740
      , "to":6741
    }
    , {
      "from":6743
      , "to":6740
    }
    , {
      "from":6746
      , "to":6745
    }
    , {
      "from":6745
      , "to":6746
    }
    , {
      "from":6748
      , "to":6745
    }
  ]
}
