INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 00:10:54 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/dataKnown_10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 1.946ns (21.025%)  route 7.310ns (78.975%))
  Logic Levels:           18  (CARRY4=4 LUT2=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4277, unset)         1.583     1.583    c_LSQ_A/loadQ/clk
    SLICE_X58Y87         FDRE                                         r  c_LSQ_A/loadQ/dataKnown_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.308     1.891 f  c_LSQ_A/loadQ/dataKnown_10_reg/Q
                         net (fo=6, routed)           0.958     2.849    c_LSQ_A/loadQ/storeQ_io_loadDataDone_10
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.053     2.902 f  c_LSQ_A/loadQ/reg_value_i_13/O
                         net (fo=2, routed)           0.428     3.329    c_LSQ_A/loadQ/reg_value_i_13_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I1_O)        0.053     3.382 r  c_LSQ_A/loadQ/reg_value_i_9/O
                         net (fo=5, routed)           0.293     3.675    c_LSQ_A/loadQ/reg_value_i_9_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I1_O)        0.053     3.728 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, routed)          0.820     4.548    c_LSQ_A/loadQ/_T_98214[2]
    SLICE_X62Y93         MUXF7 (Prop_muxf7_S_O)       0.183     4.731 f  c_LSQ_A/loadQ/data_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.581     5.312    c_LSQ_A/loadQ/data_reg_reg[2]_i_2_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.150     5.462 f  c_LSQ_A/loadQ/data_reg[2]_i_1/O
                         net (fo=6, routed)           0.422     5.884    c_LSQ_A/loadQ/D[2]
    SLICE_X61Y87         LUT2 (Prop_lut2_I0_O)        0.053     5.937 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_9/O
                         net (fo=1, routed)           0.000     5.937    icmp_8/S[0]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.250 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.250    icmp_8/dataOutArray[0]0_carry_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.308 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.308    icmp_8/dataOutArray[0]0_carry__0_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.366 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.366    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.498 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=35, routed)          0.365     6.863    c_LSQ_A/loadQ/reg_value_reg_7[0]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.161     7.024 f  c_LSQ_A/loadQ/full_reg_i_2__2/O
                         net (fo=28, routed)          0.402     7.426    fork_8/generateBlocks[2].regblock/full_reg_i_5
    SLICE_X61Y86         LUT4 (Prop_lut4_I1_O)        0.053     7.479 f  fork_8/generateBlocks[2].regblock/full_reg_i_6/O
                         net (fo=1, routed)           0.448     7.927    phiC_8/fork_C1/generateBlocks[1].regblock/Memory_reg_0_1_0_0_i_3
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.053     7.980 r  phiC_8/fork_C1/generateBlocks[1].regblock/full_reg_i_5/O
                         net (fo=2, routed)           0.135     8.115    phiC_8/fork_C1/generateBlocks[1].regblock/Empty_reg
    SLICE_X60Y86         LUT2 (Prop_lut2_I0_O)        0.053     8.168 f  phiC_8/fork_C1/generateBlocks[1].regblock/full_reg_i_4/O
                         net (fo=4, routed)           0.347     8.516    fork_3/generateBlocks[0].regblock/cnt_reg[0]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.053     8.569 r  fork_3/generateBlocks[0].regblock/cnt[4]_i_3/O
                         net (fo=3, routed)           0.456     9.025    c_LSQ_A/STORE_DATA_PORT_LSQ_A/cnt_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.053     9.078 r  c_LSQ_A/STORE_DATA_PORT_LSQ_A/dataKnown_14_i_2/O
                         net (fo=17, routed)          0.608     9.685    c_LSQ_A/storeQ/storeQ_io_storeDataEnable_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.053     9.738 r  c_LSQ_A/storeQ/dataKnown_6_i_2__0/O
                         net (fo=2, routed)           0.441    10.179    c_LSQ_A/storeQ/_T_7815
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.053    10.232 r  c_LSQ_A/storeQ/dataQ_6[31]_i_1__0/O
                         net (fo=32, routed)          0.607    10.839    c_LSQ_A/storeQ/dataQ_6
    SLICE_X41Y86         FDRE                                         r  c_LSQ_A/storeQ/dataQ_6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=4277, unset)         1.483    11.483    c_LSQ_A/storeQ/clk
    SLICE_X41Y86         FDRE                                         r  c_LSQ_A/storeQ/dataQ_6_reg[1]/C
                         clock pessimism              0.012    11.495    
                         clock uncertainty           -0.035    11.460    
    SLICE_X41Y86         FDRE (Setup_fdre_C_CE)      -0.244    11.216    c_LSQ_A/storeQ/dataQ_6_reg[1]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.377    




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.824 ; gain = 0.000
