# Eka v1

*Eka* core is a Single-Cycle-CPU. Of course, this core is not practical for implementation. However, it is a great way of familiarizing oneself with the instruction set and basic architecture for a 5 stage CPU.

The core interface is as shown below
<img alt="Arch-image" src="/images/Eka/core-interface.png">

## Currently supported instructions
 
- [ ] LUI
- [ ] AUIPC
- [ ] JAL
- [ ] JALR
- [x] BEQ
- [x] BNE
- [ ] BLT
- [ ] BGE
- [ ] BLTU
- [ ] BGEU
- [ ] LB
- [ ] LH
- [x] LW
- [ ] LBU
- [ ] LHU
- [ ] SB
- [ ] SH
- [x] SW
- [x] ADDI
- [ ] SLTI
- [ ] SLTIU
- [ ] XORI
- [ ] ORI
- [ ] ANDI
- [ ] SLLI
- [ ] SRLI
- [ ] SRAI
- [x] ADD
- [x] SUB
- [ ] SLL
- [ ] SLT
- [ ] SLTU
- [x] XOR
- [ ] SRL
- [ ] SRA
- [x] OR
- [x] AND
- [ ] FENCE
- [ ] ECALL
- [ ] EBREAK
