// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/17/2023 11:31:21"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula7 (
	CLOCK_50,
	KEY,
	SW,
	PC_OUT,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[8:0] PC_OUT;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_OUT[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \gravar:detectorSub0|saidaQ~0_combout ;
wire \gravar:detectorSub0|saidaQ~q ;
wire \gravar:detectorSub0|saida~combout ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|PC|DOUT[0]~feeder_combout ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|PC|DOUT[3]~feeder_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~9_combout ;
wire \CPU|Decodificador|Equal10~0_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|PC|DOUT[7]~feeder_combout ;
wire \ROM1|memROM~5_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~13_combout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~12_combout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|PC|DOUT[4]~feeder_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~34 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|PC|DOUT[5]~feeder_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|PC|DOUT[6]~feeder_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \ROM1|memROM~6_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|PC|DOUT[8]~feeder_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|PC|DOUT[1]~feeder_combout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|PC|DOUT[2]~feeder_combout ;
wire \ROM1|memROM~10_combout ;
wire \CPU|Decodificador|Equal10~1_combout ;
wire \ROM1|memROM~14_combout ;
wire \CPU|Decodificador|saida[4]~0_combout ;
wire \CPU|ULA1|Add1~34_cout ;
wire \CPU|ULA1|Add1~1_sumout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \CPU|Decodificador|Equal10~2_combout ;
wire \CPU|Decodificador|saida~1_combout ;
wire \RAM1|process_0~0_combout ;
wire \RAM1|process_0~1_combout ;
wire \RAM1|ram~557_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~527_combout ;
wire \RAM1|ram~558_combout ;
wire \RAM1|ram~15_q ;
wire \RAM1|ram~528_combout ;
wire \RAM1|ram~529_combout ;
wire \RAM1|ram~530_combout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|REGA|DOUT[0]~feeder_combout ;
wire \CPU|REGA|DOUT[0]~DUPLICATE_q ;
wire \comb~0_combout ;
wire \ROM1|memROM~15_combout ;
wire \RAM1|ram~16_q ;
wire \RAM1|ram~532_combout ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~531_combout ;
wire \RAM1|ram~533_combout ;
wire \RAM1|ram~534_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|REGA|DOUT[1]~feeder_combout ;
wire \CPU|ULA1|Add1~2 ;
wire \CPU|ULA1|Add1~5_sumout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~535_combout ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~536_combout ;
wire \RAM1|ram~537_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|REGA|DOUT[2]~feeder_combout ;
wire \RAM1|ram~538_combout ;
wire \CPU|ULA1|Add1~6 ;
wire \CPU|ULA1|Add1~9_sumout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \CPU|REGA|DOUT[2]~DUPLICATE_q ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~539_combout ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~540_combout ;
wire \RAM1|ram~541_combout ;
wire \RAM1|ram~542_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|REGA|DOUT[3]~feeder_combout ;
wire \CPU|REGA|DOUT[3]~DUPLICATE_q ;
wire \CPU|ULA1|Add1~10 ;
wire \CPU|ULA1|Add1~13_sumout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \RAM1|ram~19feeder_combout ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~544_combout ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~543_combout ;
wire \RAM1|ram~545_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|REGA|DOUT[4]~feeder_combout ;
wire \CPU|ULA1|Add1~14 ;
wire \CPU|ULA1|Add1~17_sumout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~547_combout ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~546_combout ;
wire \RAM1|ram~548_combout ;
wire \RAM1|ram~549_combout ;
wire \CPU|ULA1|Add1~18 ;
wire \CPU|ULA1|Add1~21_sumout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \CPU|REGA|DOUT[5]~DUPLICATE_q ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|REGA|DOUT[5]~feeder_combout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~550_combout ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~551_combout ;
wire \RAM1|ram~552_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|REGA|DOUT[6]~feeder_combout ;
wire \CPU|ULA1|Add1~22 ;
wire \CPU|ULA1|Add1~25_sumout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|ULA1|Add1~26 ;
wire \CPU|ULA1|Add1~29_sumout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~553_combout ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~554_combout ;
wire \RAM1|ram~555_combout ;
wire \RAM1|ram~556_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|REGA|DOUT[7]~feeder_combout ;
wire \CPU|REGA|DOUT[7]~DUPLICATE_q ;
wire \comb~1_combout ;
wire \FF2|DOUT~0_combout ;
wire \FF2|DOUT~q ;
wire \comb~2_combout ;
wire \FF1|DOUT~0_combout ;
wire \FF1|DOUT~q ;
wire \display|rascSaida7seg[0]~0_combout ;
wire \display|rascSaida7seg[1]~1_combout ;
wire \display|rascSaida7seg[2]~2_combout ;
wire \display|rascSaida7seg[3]~3_combout ;
wire \display|rascSaida7seg[4]~4_combout ;
wire \display|rascSaida7seg[5]~5_combout ;
wire \display|rascSaida7seg[6]~6_combout ;
wire [7:0] \Reg|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [8:0] \CPU|PC|DOUT ;


// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N53
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Reg|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Reg|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Reg|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Reg|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Reg|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Reg|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Reg|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Reg|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FF2|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FF1|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\display|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\display|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\display|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\display|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\display|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\display|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\display|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N48
cyclonev_lcell_comb \gravar:detectorSub0|saidaQ~0 (
// Equation(s):
// \gravar:detectorSub0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ~0 .extended_lut = "off";
defparam \gravar:detectorSub0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \gravar:detectorSub0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N50
dffeas \gravar:detectorSub0|saidaQ (
	.clk(\CLOCK_50~input_o ),
	.d(\gravar:detectorSub0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gravar:detectorSub0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ .is_wysiwyg = "true";
defparam \gravar:detectorSub0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N3
cyclonev_lcell_comb \gravar:detectorSub0|saida (
// Equation(s):
// \gravar:detectorSub0|saida~combout  = LCELL(( !\gravar:detectorSub0|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gravar:detectorSub0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saida .extended_lut = "off";
defparam \gravar:detectorSub0|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \gravar:detectorSub0|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N51
cyclonev_lcell_comb \CPU|PC|DOUT[0]~feeder (
// Equation(s):
// \CPU|PC|DOUT[0]~feeder_combout  = ( \CPU|incrementaPC|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N54
cyclonev_lcell_comb \CPU|PC|DOUT[3]~feeder (
// Equation(s):
// \CPU|PC|DOUT[3]~feeder_combout  = ( \CPU|incrementaPC|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N3
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \ROM1|memROM~5_combout  & ( (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0000000004000400;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N21
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [0]) ) ) ) # ( \CPU|PC|DOUT [3] & 
// ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0FFFF0000FF0F000;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N57
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h00000000C0C00C0C;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N0
cyclonev_lcell_comb \CPU|Decodificador|Equal10~0 (
// Equation(s):
// \CPU|Decodificador|Equal10~0_combout  = ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout )) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|Equal10~0 .extended_lut = "off";
defparam \CPU|Decodificador|Equal10~0 .lut_mask = 64'h0000000020202020;
defparam \CPU|Decodificador|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N16
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[7]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N15
cyclonev_lcell_comb \CPU|PC|DOUT[7]~feeder (
// Equation(s):
// \CPU|PC|DOUT[7]~feeder_combout  = \CPU|incrementaPC|Add0~21_sumout 

	.dataa(!\CPU|incrementaPC|Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \CPU|PC|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N17
dffeas \CPU|PC|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[7]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N14
dffeas \CPU|PC|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[5]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N18
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( !\CPU|PC|DOUT [8] & ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [7])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(!\CPU|PC|DOUT [8]),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'hC000000000000000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N56
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y16_N53
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N45
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h00000000000C000C;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N21
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N38
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N30
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h00000000000A000A;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N55
dffeas \CPU|PC|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~34  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(\CPU|incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N9
cyclonev_lcell_comb \CPU|PC|DOUT[4]~feeder (
// Equation(s):
// \CPU|PC|DOUT[4]~feeder_combout  = \CPU|incrementaPC|Add0~33_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementaPC|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|PC|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N11
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[4]~feeder_combout ),
	.asdata(\ROM1|memROM~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N12
cyclonev_lcell_comb \CPU|PC|DOUT[5]~feeder (
// Equation(s):
// \CPU|PC|DOUT[5]~feeder_combout  = \CPU|incrementaPC|Add0~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|incrementaPC|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|PC|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N13
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[5]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N24
cyclonev_lcell_comb \CPU|PC|DOUT[6]~feeder (
// Equation(s):
// \CPU|PC|DOUT[6]~feeder_combout  = ( \CPU|incrementaPC|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N26
dffeas \CPU|PC|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[6]~feeder_combout ),
	.asdata(\ROM1|memROM~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N10
dffeas \CPU|PC|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[4]~feeder_combout ),
	.asdata(\ROM1|memROM~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N27
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [7] & !\CPU|PC|DOUT [4])) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hA000A00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N33
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) ) # ( 
// !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h000A000A500A500A;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N18
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N50
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N15
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT [3] & ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \ROM1|memROM~5_combout  & ( (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (!\CPU|PC|DOUT [0]))) ) ) 
// )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h00000000030CF000;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N1
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[8]~feeder_combout ),
	.asdata(\ROM1|memROM~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N0
cyclonev_lcell_comb \CPU|PC|DOUT[8]~feeder (
// Equation(s):
// \CPU|PC|DOUT[8]~feeder_combout  = ( \CPU|incrementaPC|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N2
dffeas \CPU|PC|DOUT[8] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[8]~feeder_combout ),
	.asdata(\ROM1|memROM~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N3
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  
// $ (\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'hA500A50055505550;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N57
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~3_combout ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0000000000AA00AA;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N52
dffeas \CPU|PC|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N48
cyclonev_lcell_comb \CPU|PC|DOUT[1]~feeder (
// Equation(s):
// \CPU|PC|DOUT[1]~feeder_combout  = ( \CPU|incrementaPC|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N49
dffeas \CPU|PC|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N36
cyclonev_lcell_comb \CPU|PC|DOUT[2]~feeder (
// Equation(s):
// \CPU|PC|DOUT[2]~feeder_combout  = ( \CPU|incrementaPC|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N37
dffeas \CPU|PC|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N36
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [3])) # (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3]))) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [0]) # 
// (\CPU|PC|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h30333033C033C033;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N48
cyclonev_lcell_comb \CPU|Decodificador|Equal10~1 (
// Equation(s):
// \CPU|Decodificador|Equal10~1_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~10_combout  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|Equal10~1 .extended_lut = "off";
defparam \CPU|Decodificador|Equal10~1 .lut_mask = 64'h00000000F0000000;
defparam \CPU|Decodificador|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N39
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~3_combout  ) ) # ( !\ROM1|memROM~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N39
cyclonev_lcell_comb \CPU|Decodificador|saida[4]~0 (
// Equation(s):
// \CPU|Decodificador|saida[4]~0_combout  = ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~10_combout  $ (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[4]~0 .extended_lut = "off";
defparam \CPU|Decodificador|saida[4]~0 .lut_mask = 64'h00000000A050A050;
defparam \CPU|Decodificador|saida[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N12
cyclonev_lcell_comb \CPU|ULA1|Add1~34 (
// Equation(s):
// \CPU|ULA1|Add1~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~34 .extended_lut = "off";
defparam \CPU|ULA1|Add1~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA1|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N15
cyclonev_lcell_comb \CPU|ULA1|Add1~1 (
// Equation(s):
// \CPU|ULA1|Add1~1_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (((!\RAM1|ram~530_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (((\ROM1|memROM~14_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT[0]~DUPLICATE_q  ) + 
// ( \CPU|ULA1|Add1~34_cout  ))
// \CPU|ULA1|Add1~2  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (((!\RAM1|ram~530_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (((\ROM1|memROM~14_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT[0]~DUPLICATE_q  ) + ( 
// \CPU|ULA1|Add1~34_cout  ))

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\CPU|Decodificador|Equal10~1_combout ),
	.datad(!\RAM1|ram~530_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~1_sumout ),
	.cout(\CPU|ULA1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~1 .extended_lut = "off";
defparam \CPU|ULA1|Add1~1 .lut_mask = 64'h0000FF000000F707;
defparam \CPU|ULA1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N57
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = ( \CPU|Decodificador|Equal10~1_combout  & ( \CPU|ULA1|Add1~1_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\CPU|Decodificador|Equal10~1_combout  & ( \CPU|ULA1|Add1~1_sumout  & 
// ( (!\CPU|Decodificador|saida[4]~0_combout ) # (\RAM1|ram~530_combout ) ) ) ) # ( \CPU|Decodificador|Equal10~1_combout  & ( !\CPU|ULA1|Add1~1_sumout  & ( (\ROM1|memROM~4_combout  & \CPU|Decodificador|saida[4]~0_combout ) ) ) ) # ( 
// !\CPU|Decodificador|Equal10~1_combout  & ( !\CPU|ULA1|Add1~1_sumout  & ( (\RAM1|ram~530_combout  & \CPU|Decodificador|saida[4]~0_combout ) ) ) )

	.dataa(!\RAM1|ram~530_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|Decodificador|saida[4]~0_combout ),
	.datae(!\CPU|Decodificador|Equal10~1_combout ),
	.dataf(!\CPU|ULA1|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h0055000FFF55FF0F;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N45
cyclonev_lcell_comb \CPU|Decodificador|Equal10~2 (
// Equation(s):
// \CPU|Decodificador|Equal10~2_combout  = ( \ROM1|memROM~5_combout  & ( ((!\ROM1|memROM~10_combout ) # (!\ROM1|memROM~9_combout )) # (\ROM1|memROM~8_combout ) ) ) # ( !\ROM1|memROM~5_combout  )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|Equal10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|Equal10~2 .extended_lut = "off";
defparam \CPU|Decodificador|Equal10~2 .lut_mask = 64'hFFFFFFFFFDFDFDFD;
defparam \CPU|Decodificador|Equal10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N42
cyclonev_lcell_comb \CPU|Decodificador|saida~1 (
// Equation(s):
// \CPU|Decodificador|saida~1_combout  = ( \ROM1|memROM~5_combout  & ( !\ROM1|memROM~10_combout  $ (((\ROM1|memROM~9_combout ) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida~1 .extended_lut = "off";
defparam \CPU|Decodificador|saida~1 .lut_mask = 64'h00000000A50FA50F;
defparam \CPU|Decodificador|saida~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N53
dffeas \CPU|REGA|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N30
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~8_combout  & !\ROM1|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h000000000C000000;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N27
cyclonev_lcell_comb \RAM1|process_0~1 (
// Equation(s):
// \RAM1|process_0~1_combout  = ( !\ROM1|memROM~6_combout  & ( (\RAM1|process_0~0_combout  & !\ROM1|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~1 .extended_lut = "off";
defparam \RAM1|process_0~1 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N9
cyclonev_lcell_comb \RAM1|ram~557 (
// Equation(s):
// \RAM1|ram~557_combout  = ( \RAM1|process_0~1_combout  & ( !\ROM1|memROM~13_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~4_combout )) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\RAM1|process_0~1_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~557 .extended_lut = "off";
defparam \RAM1|ram~557 .lut_mask = 64'h000000A000000000;
defparam \RAM1|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N47
dffeas \RAM1|ram~23 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N12
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~23_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\RAM1|ram~23_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "off";
defparam \RAM1|ram~527 .lut_mask = 64'h0C0C0C0C00000000;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N0
cyclonev_lcell_comb \RAM1|ram~558 (
// Equation(s):
// \RAM1|ram~558_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~13_combout  & (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~12_combout  & \RAM1|process_0~1_combout ))) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|process_0~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~558 .extended_lut = "off";
defparam \RAM1|ram~558 .lut_mask = 64'h0080008000000000;
defparam \RAM1|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N26
dffeas \RAM1|ram~15 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15 .is_wysiwyg = "true";
defparam \RAM1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N24
cyclonev_lcell_comb \RAM1|ram~528 (
// Equation(s):
// \RAM1|ram~528_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~15_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(gnd),
	.datad(!\RAM1|ram~15_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~528 .extended_lut = "off";
defparam \RAM1|ram~528 .lut_mask = 64'h00CC00CC00000000;
defparam \RAM1|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N9
cyclonev_lcell_comb \RAM1|ram~529 (
// Equation(s):
// \RAM1|ram~529_combout  = ( \RAM1|ram~528_combout  & ( (!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~527_combout ))) ) ) # ( !\RAM1|ram~528_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~527_combout  & \ROM1|memROM~4_combout )) 
// ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~527_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~529 .extended_lut = "off";
defparam \RAM1|ram~529 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \RAM1|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N54
cyclonev_lcell_comb \RAM1|ram~530 (
// Equation(s):
// \RAM1|ram~530_combout  = ( \RAM1|ram~529_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~530 .extended_lut = "off";
defparam \RAM1|ram~530 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (((\RAM1|ram~530_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~14_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( !VCC ))
// \CPU|ULA1|Add0~2  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (((\RAM1|ram~530_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~14_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( !VCC ))

	.dataa(!\CPU|Decodificador|Equal10~1_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~530_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000FF00000040EA;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N51
cyclonev_lcell_comb \CPU|REGA|DOUT[0]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[0]~feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N52
dffeas \CPU|REGA|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N24
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( !\ROM1|memROM~4_combout  & ( (\RAM1|process_0~0_combout  & (\ROM1|memROM~6_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~7_combout ))) ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h1000100000000000;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y17_N17
dffeas \Reg|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[0] .is_wysiwyg = "true";
defparam \Reg|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N6
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N14
dffeas \RAM1|ram~16 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~16 .is_wysiwyg = "true";
defparam \RAM1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N39
cyclonev_lcell_comb \RAM1|ram~532 (
// Equation(s):
// \RAM1|ram~532_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~16_q  & !\ROM1|memROM~12_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~16_q ),
	.datac(gnd),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~532 .extended_lut = "off";
defparam \RAM1|ram~532 .lut_mask = 64'h3300330000000000;
defparam \RAM1|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N29
dffeas \RAM1|ram~24 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N9
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~2_combout  & \RAM1|ram~24_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~24_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N30
cyclonev_lcell_comb \RAM1|ram~533 (
// Equation(s):
// \RAM1|ram~533_combout  = ( \RAM1|ram~531_combout  & ( (!\ROM1|memROM~7_combout  & ((\ROM1|memROM~4_combout ) # (\RAM1|ram~532_combout ))) ) ) # ( !\RAM1|ram~531_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~532_combout  & !\ROM1|memROM~4_combout )) 
// ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\RAM1|ram~532_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~533 .extended_lut = "off";
defparam \RAM1|ram~533 .lut_mask = 64'h202020202A2A2A2A;
defparam \RAM1|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N3
cyclonev_lcell_comb \RAM1|ram~534 (
// Equation(s):
// \RAM1|ram~534_combout  = ( \RAM1|ram~533_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~534 .extended_lut = "off";
defparam \RAM1|ram~534 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (((\RAM1|ram~534_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~15_combout ))) ) + ( \CPU|REGA|DOUT [1] ) + ( 
// \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (((\RAM1|ram~534_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~15_combout ))) ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA1|Add0~2  
// ))

	.dataa(!\CPU|Decodificador|Equal10~1_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~534_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h0000FF00000004AE;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N6
cyclonev_lcell_comb \CPU|REGA|DOUT[1]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[1]~feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N18
cyclonev_lcell_comb \CPU|ULA1|Add1~5 (
// Equation(s):
// \CPU|ULA1|Add1~5_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (((!\RAM1|ram~534_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (((!\ROM1|memROM~15_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT [1] ) + ( 
// \CPU|ULA1|Add1~2  ))
// \CPU|ULA1|Add1~6  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (((!\RAM1|ram~534_combout )))) # (\CPU|Decodificador|Equal10~1_combout  & (((!\ROM1|memROM~15_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT [1] ) + ( 
// \CPU|ULA1|Add1~2  ))

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~534_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~5_sumout ),
	.cout(\CPU|ULA1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~5 .extended_lut = "off";
defparam \CPU|ULA1|Add1~5 .lut_mask = 64'h0000FF000000FD31;
defparam \CPU|ULA1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N18
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = ( \CPU|ULA1|Add1~5_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~534_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~2_combout ))) ) ) # 
// ( !\CPU|ULA1|Add1~5_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~534_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~2_combout )))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\RAM1|ram~534_combout ),
	.datac(!\CPU|Decodificador|saida[4]~0_combout ),
	.datad(!\CPU|Decodificador|Equal10~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'h03050305F3F5F3F5;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N8
dffeas \CPU|REGA|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N46
dffeas \Reg|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[1] .is_wysiwyg = "true";
defparam \Reg|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y16_N7
dffeas \RAM1|ram~25 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N42
cyclonev_lcell_comb \RAM1|ram~535 (
// Equation(s):
// \RAM1|ram~535_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~25_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~25_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~535 .extended_lut = "off";
defparam \RAM1|ram~535 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N2
dffeas \RAM1|ram~17 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N15
cyclonev_lcell_comb \RAM1|ram~536 (
// Equation(s):
// \RAM1|ram~536_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~17_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~17_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~536 .extended_lut = "off";
defparam \RAM1|ram~536 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N27
cyclonev_lcell_comb \RAM1|ram~537 (
// Equation(s):
// \RAM1|ram~537_combout  = ( \RAM1|ram~536_combout  & ( (!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~535_combout ))) ) ) # ( !\RAM1|ram~536_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~535_combout  & \ROM1|memROM~4_combout )) 
// ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~535_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~537 .extended_lut = "off";
defparam \RAM1|ram~537 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \RAM1|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( \CPU|REGA|DOUT[2]~DUPLICATE_q  ) + ( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~537_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( 
// \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( \CPU|REGA|DOUT[2]~DUPLICATE_q  ) + ( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~537_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( \CPU|ULA1|Add0~6 
//  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\CPU|REGA|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h0000FC3C000000FF;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N3
cyclonev_lcell_comb \CPU|REGA|DOUT[2]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[2]~feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N27
cyclonev_lcell_comb \RAM1|ram~538 (
// Equation(s):
// \RAM1|ram~538_combout  = ( \RAM1|ram~537_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~538 .extended_lut = "off";
defparam \RAM1|ram~538 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N4
dffeas \CPU|REGA|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N21
cyclonev_lcell_comb \CPU|ULA1|Add1~9 (
// Equation(s):
// \CPU|ULA1|Add1~9_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~538_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add1~6  ))
// \CPU|ULA1|Add1~10  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~538_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add1~6  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM1|ram~538_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~9_sumout ),
	.cout(\CPU|ULA1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~9 .extended_lut = "off";
defparam \CPU|ULA1|Add1~9 .lut_mask = 64'h0000FF000000FC30;
defparam \CPU|ULA1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N0
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( \ROM1|memROM~13_combout  & ( (!\CPU|Decodificador|saida[4]~0_combout  & (((\CPU|ULA1|Add1~9_sumout )))) # (\CPU|Decodificador|saida[4]~0_combout  & (((\RAM1|ram~538_combout )) # (\CPU|Decodificador|Equal10~1_combout ))) ) 
// ) # ( !\ROM1|memROM~13_combout  & ( (!\CPU|Decodificador|saida[4]~0_combout  & (((\CPU|ULA1|Add1~9_sumout )))) # (\CPU|Decodificador|saida[4]~0_combout  & (!\CPU|Decodificador|Equal10~1_combout  & (\RAM1|ram~538_combout ))) ) )

	.dataa(!\CPU|Decodificador|saida[4]~0_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\RAM1|ram~538_combout ),
	.datad(!\CPU|ULA1|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N5
dffeas \CPU|REGA|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N55
dffeas \Reg|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[2] .is_wysiwyg = "true";
defparam \Reg|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N35
dffeas \RAM1|ram~26 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N6
cyclonev_lcell_comb \RAM1|ram~539 (
// Equation(s):
// \RAM1|ram~539_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~26_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\RAM1|ram~26_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~539 .extended_lut = "off";
defparam \RAM1|ram~539 .lut_mask = 64'h0C0C0C0C00000000;
defparam \RAM1|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N17
dffeas \RAM1|ram~18 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N15
cyclonev_lcell_comb \RAM1|ram~540 (
// Equation(s):
// \RAM1|ram~540_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~18_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~18_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~540 .extended_lut = "off";
defparam \RAM1|ram~540 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N9
cyclonev_lcell_comb \RAM1|ram~541 (
// Equation(s):
// \RAM1|ram~541_combout  = ( \RAM1|ram~540_combout  & ( (!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~539_combout ))) ) ) # ( !\RAM1|ram~540_combout  & ( (\ROM1|memROM~4_combout  & (!\ROM1|memROM~7_combout  & \RAM1|ram~539_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~539_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~541 .extended_lut = "off";
defparam \RAM1|ram~541 .lut_mask = 64'h00300030C0F0C0F0;
defparam \RAM1|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N12
cyclonev_lcell_comb \RAM1|ram~542 (
// Equation(s):
// \RAM1|ram~542_combout  = ( \RAM1|ram~541_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~542 .extended_lut = "off";
defparam \RAM1|ram~542 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~12_combout )) ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~12_combout )) ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\RAM1|ram~542_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000E2E2000000FF;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N51
cyclonev_lcell_comb \CPU|REGA|DOUT[3]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[3]~feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N53
dffeas \CPU|REGA|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N24
cyclonev_lcell_comb \CPU|ULA1|Add1~13 (
// Equation(s):
// \CPU|ULA1|Add1~13_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~12_combout )) ) + ( \CPU|REGA|DOUT[3]~DUPLICATE_q  ) + ( \CPU|ULA1|Add1~10  ))
// \CPU|ULA1|Add1~14  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~12_combout )) ) + ( \CPU|REGA|DOUT[3]~DUPLICATE_q  ) + ( \CPU|ULA1|Add1~10  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~542_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~13_sumout ),
	.cout(\CPU|ULA1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~13 .extended_lut = "off";
defparam \CPU|ULA1|Add1~13 .lut_mask = 64'h0000FF000000FC30;
defparam \CPU|ULA1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N48
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( \CPU|ULA1|Add1~13_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~12_combout ))) ) ) 
// # ( !\CPU|ULA1|Add1~13_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~12_combout )))) ) )

	.dataa(!\CPU|Decodificador|saida[4]~0_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~542_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N52
dffeas \CPU|REGA|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N14
dffeas \Reg|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[3] .is_wysiwyg = "true";
defparam \Reg|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N45
cyclonev_lcell_comb \RAM1|ram~19feeder (
// Equation(s):
// \RAM1|ram~19feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~19feeder .extended_lut = "off";
defparam \RAM1|ram~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y17_N47
dffeas \RAM1|ram~19 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N57
cyclonev_lcell_comb \RAM1|ram~544 (
// Equation(s):
// \RAM1|ram~544_combout  = ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~19_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~19_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~544 .extended_lut = "off";
defparam \RAM1|ram~544 .lut_mask = 64'h00FF000000000000;
defparam \RAM1|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N44
dffeas \RAM1|ram~27 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N42
cyclonev_lcell_comb \RAM1|ram~543 (
// Equation(s):
// \RAM1|ram~543_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~27_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~27_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~543 .extended_lut = "off";
defparam \RAM1|ram~543 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N15
cyclonev_lcell_comb \RAM1|ram~545 (
// Equation(s):
// \RAM1|ram~545_combout  = ( \RAM1|ram~544_combout  & ( \RAM1|ram~543_combout  & ( !\ROM1|memROM~7_combout  ) ) ) # ( !\RAM1|ram~544_combout  & ( \RAM1|ram~543_combout  & ( (\ROM1|memROM~4_combout  & !\ROM1|memROM~7_combout ) ) ) ) # ( \RAM1|ram~544_combout 
//  & ( !\RAM1|ram~543_combout  & ( (!\ROM1|memROM~4_combout  & !\ROM1|memROM~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(!\RAM1|ram~544_combout ),
	.dataf(!\RAM1|ram~543_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~545 .extended_lut = "off";
defparam \RAM1|ram~545 .lut_mask = 64'h0000F0000F00FF00;
defparam \RAM1|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~545_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~545_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM1|ram~545_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000FF00000003C3;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N6
cyclonev_lcell_comb \CPU|REGA|DOUT[4]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[4]~feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N27
cyclonev_lcell_comb \CPU|ULA1|Add1~17 (
// Equation(s):
// \CPU|ULA1|Add1~17_sumout  = SUM(( (!\ROM1|memROM~13_combout  & ((!\RAM1|ram~545_combout ) # (\CPU|Decodificador|Equal10~1_combout ))) # (\ROM1|memROM~13_combout  & (!\CPU|Decodificador|Equal10~1_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add1~14  
// ))
// \CPU|ULA1|Add1~18  = CARRY(( (!\ROM1|memROM~13_combout  & ((!\RAM1|ram~545_combout ) # (\CPU|Decodificador|Equal10~1_combout ))) # (\ROM1|memROM~13_combout  & (!\CPU|Decodificador|Equal10~1_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add1~14  ))

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\RAM1|ram~545_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~17_sumout ),
	.cout(\CPU|ULA1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~17 .extended_lut = "off";
defparam \CPU|ULA1|Add1~17 .lut_mask = 64'h0000FF000000E6E6;
defparam \CPU|ULA1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N45
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \CPU|ULA1|Add1~17_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\ROM1|memROM~13_combout  & (\RAM1|ram~545_combout  & !\CPU|Decodificador|Equal10~1_combout )) # (\ROM1|memROM~13_combout  & 
// ((\CPU|Decodificador|Equal10~1_combout )))) ) ) # ( !\CPU|ULA1|Add1~17_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\ROM1|memROM~13_combout  & (\RAM1|ram~545_combout  & !\CPU|Decodificador|Equal10~1_combout )) # (\ROM1|memROM~13_combout  & 
// ((\CPU|Decodificador|Equal10~1_combout ))))) ) )

	.dataa(!\CPU|Decodificador|saida[4]~0_combout ),
	.datab(!\RAM1|ram~545_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\CPU|Decodificador|Equal10~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'h10051005BAAFBAAF;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N8
dffeas \CPU|REGA|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N8
dffeas \Reg|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[4] .is_wysiwyg = "true";
defparam \Reg|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y16_N23
dffeas \RAM1|ram~20 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N21
cyclonev_lcell_comb \RAM1|ram~547 (
// Equation(s):
// \RAM1|ram~547_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~20_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~20_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~547 .extended_lut = "off";
defparam \RAM1|ram~547 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N32
dffeas \RAM1|ram~28 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N33
cyclonev_lcell_comb \RAM1|ram~546 (
// Equation(s):
// \RAM1|ram~546_combout  = ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~28_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~28_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~546 .extended_lut = "off";
defparam \RAM1|ram~546 .lut_mask = 64'h0F0F000000000000;
defparam \RAM1|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N39
cyclonev_lcell_comb \RAM1|ram~548 (
// Equation(s):
// \RAM1|ram~548_combout  = ( \ROM1|memROM~4_combout  & ( \RAM1|ram~546_combout  & ( !\ROM1|memROM~7_combout  ) ) ) # ( !\ROM1|memROM~4_combout  & ( \RAM1|ram~546_combout  & ( (!\ROM1|memROM~7_combout  & \RAM1|ram~547_combout ) ) ) ) # ( 
// !\ROM1|memROM~4_combout  & ( !\RAM1|ram~546_combout  & ( (!\ROM1|memROM~7_combout  & \RAM1|ram~547_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~547_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\RAM1|ram~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~548 .extended_lut = "off";
defparam \RAM1|ram~548 .lut_mask = 64'h00F0000000F0F0F0;
defparam \RAM1|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N57
cyclonev_lcell_comb \RAM1|ram~549 (
// Equation(s):
// \RAM1|ram~549_combout  = ( \RAM1|ram~548_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~549 .extended_lut = "off";
defparam \RAM1|ram~549 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N30
cyclonev_lcell_comb \CPU|ULA1|Add1~21 (
// Equation(s):
// \CPU|ULA1|Add1~21_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT[5]~DUPLICATE_q  ) + ( \CPU|ULA1|Add1~18  ))
// \CPU|ULA1|Add1~22  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT[5]~DUPLICATE_q  ) + ( \CPU|ULA1|Add1~18  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~549_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~21_sumout ),
	.cout(\CPU|ULA1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~21 .extended_lut = "off";
defparam \CPU|ULA1|Add1~21 .lut_mask = 64'h0000FF000000FC30;
defparam \CPU|ULA1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N9
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \CPU|ULA1|Add1~21_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout ))) ) ) # 
// ( !\CPU|ULA1|Add1~21_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout )))) ) )

	.dataa(!\CPU|Decodificador|saida[4]~0_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~549_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N2
dffeas \CPU|REGA|DOUT[5]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT[5]~DUPLICATE_q  ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~549_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT[5]~DUPLICATE_q  ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|REGA|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~549_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000AAAA000003CF;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N0
cyclonev_lcell_comb \CPU|REGA|DOUT[5]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[5]~feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N1
dffeas \CPU|REGA|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N1
dffeas \Reg|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[5] .is_wysiwyg = "true";
defparam \Reg|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N29
dffeas \RAM1|ram~29 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N27
cyclonev_lcell_comb \RAM1|ram~550 (
// Equation(s):
// \RAM1|ram~550_combout  = ( \RAM1|ram~29_q  & ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~12_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~29_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~550 .extended_lut = "off";
defparam \RAM1|ram~550 .lut_mask = 64'h0000FF0000000000;
defparam \RAM1|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N14
dffeas \RAM1|ram~21 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N0
cyclonev_lcell_comb \RAM1|ram~551 (
// Equation(s):
// \RAM1|ram~551_combout  = ( !\ROM1|memROM~12_combout  & ( (\RAM1|ram~21_q  & !\ROM1|memROM~2_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~21_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~551 .extended_lut = "off";
defparam \RAM1|ram~551 .lut_mask = 64'h3030303000000000;
defparam \RAM1|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N42
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( \RAM1|ram~550_combout  & ( \RAM1|ram~551_combout  & ( !\ROM1|memROM~7_combout  ) ) ) # ( !\RAM1|ram~550_combout  & ( \RAM1|ram~551_combout  & ( (!\ROM1|memROM~4_combout  & !\ROM1|memROM~7_combout ) ) ) ) # ( 
// \RAM1|ram~550_combout  & ( !\RAM1|ram~551_combout  & ( (\ROM1|memROM~4_combout  & !\ROM1|memROM~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(!\RAM1|ram~550_combout ),
	.dataf(!\RAM1|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "off";
defparam \RAM1|ram~552 .lut_mask = 64'h00000F00F000FF00;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~552_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( (!\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~13_combout  & \RAM1|ram~552_combout )) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~13_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\RAM1|ram~552_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h0000FF00000003C3;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N42
cyclonev_lcell_comb \CPU|REGA|DOUT[6]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[6]~feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N33
cyclonev_lcell_comb \CPU|ULA1|Add1~25 (
// Equation(s):
// \CPU|ULA1|Add1~25_sumout  = SUM(( (!\ROM1|memROM~13_combout  & ((!\RAM1|ram~552_combout ) # (\CPU|Decodificador|Equal10~1_combout ))) # (\ROM1|memROM~13_combout  & (!\CPU|Decodificador|Equal10~1_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add1~22  
// ))
// \CPU|ULA1|Add1~26  = CARRY(( (!\ROM1|memROM~13_combout  & ((!\RAM1|ram~552_combout ) # (\CPU|Decodificador|Equal10~1_combout ))) # (\ROM1|memROM~13_combout  & (!\CPU|Decodificador|Equal10~1_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add1~22  ))

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\CPU|REGA|DOUT [6]),
	.datad(!\RAM1|ram~552_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~25_sumout ),
	.cout(\CPU|ULA1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~25 .extended_lut = "off";
defparam \CPU|ULA1|Add1~25 .lut_mask = 64'h0000F0F00000EE66;
defparam \CPU|ULA1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N3
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( \CPU|ULA1|Add1~25_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\CPU|Decodificador|Equal10~1_combout  & (\RAM1|ram~552_combout  & !\ROM1|memROM~13_combout )) # (\CPU|Decodificador|Equal10~1_combout  & 
// ((\ROM1|memROM~13_combout )))) ) ) # ( !\CPU|ULA1|Add1~25_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\CPU|Decodificador|Equal10~1_combout  & (\RAM1|ram~552_combout  & !\ROM1|memROM~13_combout )) # (\CPU|Decodificador|Equal10~1_combout  & 
// ((\ROM1|memROM~13_combout ))))) ) )

	.dataa(!\CPU|Decodificador|saida[4]~0_combout ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\RAM1|ram~552_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h04110411AEBBAEBB;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N44
dffeas \CPU|REGA|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N5
dffeas \Reg|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[6] .is_wysiwyg = "true";
defparam \Reg|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N36
cyclonev_lcell_comb \CPU|ULA1|Add1~29 (
// Equation(s):
// \CPU|ULA1|Add1~29_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((!\RAM1|ram~556_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (!\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT [7] ) + ( \CPU|ULA1|Add1~26  ))

	.dataa(gnd),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~556_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~29 .extended_lut = "off";
defparam \CPU|ULA1|Add1~29 .lut_mask = 64'h0000FF000000FC30;
defparam \CPU|ULA1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N54
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \CPU|ULA1|Add1~29_sumout  & ( (!\CPU|Decodificador|saida[4]~0_combout ) # ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~556_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout ))) ) ) # 
// ( !\CPU|ULA1|Add1~29_sumout  & ( (\CPU|Decodificador|saida[4]~0_combout  & ((!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~556_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout )))) ) )

	.dataa(!\CPU|Decodificador|Equal10~1_combout ),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\CPU|Decodificador|saida[4]~0_combout ),
	.datad(!\RAM1|ram~556_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N59
dffeas \CPU|REGA|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y16_N23
dffeas \RAM1|ram~30 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N18
cyclonev_lcell_comb \RAM1|ram~553 (
// Equation(s):
// \RAM1|ram~553_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & \RAM1|ram~30_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~30_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~553 .extended_lut = "off";
defparam \RAM1|ram~553 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N8
dffeas \RAM1|ram~22 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N33
cyclonev_lcell_comb \RAM1|ram~554 (
// Equation(s):
// \RAM1|ram~554_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~22_q  & !\ROM1|memROM~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~22_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~554 .extended_lut = "off";
defparam \RAM1|ram~554 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N48
cyclonev_lcell_comb \RAM1|ram~555 (
// Equation(s):
// \RAM1|ram~555_combout  = ( \RAM1|ram~554_combout  & ( (!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~553_combout ))) ) ) # ( !\RAM1|ram~554_combout  & ( (\ROM1|memROM~4_combout  & (\RAM1|ram~553_combout  & !\ROM1|memROM~7_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM1|ram~553_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~555 .extended_lut = "off";
defparam \RAM1|ram~555 .lut_mask = 64'h03000300CF00CF00;
defparam \RAM1|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N24
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = ( \RAM1|ram~555_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~555_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( (!\CPU|Decodificador|Equal10~1_combout  & ((\RAM1|ram~556_combout ))) # (\CPU|Decodificador|Equal10~1_combout  & (\ROM1|memROM~7_combout )) ) + ( \CPU|REGA|DOUT[7]~DUPLICATE_q  ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|REGA|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|Decodificador|Equal10~1_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~556_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000AAAA000003CF;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N57
cyclonev_lcell_comb \CPU|REGA|DOUT[7]~feeder (
// Equation(s):
// \CPU|REGA|DOUT[7]~feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|REGA|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGA|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N58
dffeas \CPU|REGA|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|REGA|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|Equal10~2_combout ),
	.ena(\CPU|Decodificador|saida~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y17_N25
dffeas \Reg|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[7] .is_wysiwyg = "true";
defparam \Reg|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N36
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~0_combout  & \ROM1|memROM~3_combout )) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0000000000A000A0;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N24
cyclonev_lcell_comb \FF2|DOUT~0 (
// Equation(s):
// \FF2|DOUT~0_combout  = ( \comb~1_combout  & ( \RAM1|process_0~0_combout  & ( (!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~6_combout  & (\FF2|DOUT~q )) # (\ROM1|memROM~6_combout  & ((\CPU|REGA|DOUT[0]~DUPLICATE_q ))))) # (\ROM1|memROM~7_combout  & 
// (((\FF2|DOUT~q )))) ) ) ) # ( !\comb~1_combout  & ( \RAM1|process_0~0_combout  & ( \FF2|DOUT~q  ) ) ) # ( \comb~1_combout  & ( !\RAM1|process_0~0_combout  & ( \FF2|DOUT~q  ) ) ) # ( !\comb~1_combout  & ( !\RAM1|process_0~0_combout  & ( \FF2|DOUT~q  ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\FF2|DOUT~q ),
	.datad(!\CPU|REGA|DOUT[0]~DUPLICATE_q ),
	.datae(!\comb~1_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF2|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF2|DOUT~0 .extended_lut = "off";
defparam \FF2|DOUT~0 .lut_mask = 64'h0F0F0F0F0F0F0D2F;
defparam \FF2|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N32
dffeas \FF2|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\FF2|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF2|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF2|DOUT .is_wysiwyg = "true";
defparam \FF2|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N6
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( !\ROM1|memROM~4_combout  & ( (\RAM1|process_0~0_combout  & (\ROM1|memROM~6_combout  & !\ROM1|memROM~7_combout )) ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h1010101000000000;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N51
cyclonev_lcell_comb \FF1|DOUT~0 (
// Equation(s):
// \FF1|DOUT~0_combout  = ( \ROM1|memROM~2_combout  & ( (!\comb~2_combout  & ((\FF1|DOUT~q ))) # (\comb~2_combout  & (\CPU|REGA|DOUT [0])) ) ) # ( !\ROM1|memROM~2_combout  & ( \FF1|DOUT~q  ) )

	.dataa(!\CPU|REGA|DOUT [0]),
	.datab(gnd),
	.datac(!\comb~2_combout ),
	.datad(!\FF1|DOUT~q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF1|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF1|DOUT~0 .extended_lut = "off";
defparam \FF1|DOUT~0 .lut_mask = 64'h00FF00FF05F505F5;
defparam \FF1|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N56
dffeas \FF1|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\FF1|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF1|DOUT .is_wysiwyg = "true";
defparam \FF1|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y12_N39
cyclonev_lcell_comb \display|rascSaida7seg[0]~0 (
// Equation(s):
// \display|rascSaida7seg[0]~0_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] $ 
// (\CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3]) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display|rascSaida7seg[0]~0 .lut_mask = 64'h55000000AA5500AA;
defparam \display|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y12_N54
cyclonev_lcell_comb \display|rascSaida7seg[1]~1 (
// Equation(s):
// \display|rascSaida7seg[1]~1_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2]) ) ) ) # ( 
// \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( \CPU|PC|DOUT [2] ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2]) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display|rascSaida7seg[1]~1 .lut_mask = 64'h05050F0F0A0A5555;
defparam \display|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y12_N15
cyclonev_lcell_comb \display|rascSaida7seg[2]~2 (
// Equation(s):
// \display|rascSaida7seg[2]~2_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3]) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT 
// [3]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3]) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display|rascSaida7seg[2]~2 .lut_mask = 64'h0055AA5500000055;
defparam \display|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N21
cyclonev_lcell_comb \display|rascSaida7seg[3]~3 (
// Equation(s):
// \display|rascSaida7seg[3]~3_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q )) ) ) # ( 
// !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display|rascSaida7seg[3]~3 .lut_mask = 64'h4242424291919191;
defparam \display|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N12
cyclonev_lcell_comb \display|rascSaida7seg[4]~4 (
// Equation(s):
// \display|rascSaida7seg[4]~4_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [3] ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [2]) ) ) ) # ( 
// !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display|rascSaida7seg[4]~4 .lut_mask = 64'h0C0C0000FCFCCCCC;
defparam \display|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N45
cyclonev_lcell_comb \display|rascSaida7seg[5]~5 (
// Equation(s):
// \display|rascSaida7seg[5]~5_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display|rascSaida7seg[5]~5 .lut_mask = 64'h7171717102020202;
defparam \display|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y12_N33
cyclonev_lcell_comb \display|rascSaida7seg[6]~6 (
// Equation(s):
// \display|rascSaida7seg[6]~6_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & 
// !\CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [3]) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display|rascSaida7seg[6]~6 .lut_mask = 64'hAA550000AA005500;
defparam \display|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y29_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
