#ifndef __REGS_L3C_DEF_H__
#define __REGS_L3C_DEF_H__

#ifdef __ASSEMBLER__
#define _64bit(x) x
#else /* __ASSEMBLER__ */
#ifdef __tile__
#define _64bit(x) x ## UL
#else /* __tile__ */
#define _64bit(x) x ## ULL
#endif /* __tile__ */
#endif /* __ASSEMBLER */



#ifndef __DOXYGEN__

/*
 * Device Info.
 * This register provides general information about the device attached to
 * this port and channel.
 */
#define L3C_DEV_INFO 0x0000
#define L3C_DEV_INFO__LENGTH 0x0001

#define L3C_DEV_INFO__TYPE_SHIFT 0
#define L3C_DEV_INFO__TYPE_WIDTH 12
#define L3C_DEV_INFO__TYPE_RESET_VAL 0
#define L3C_DEV_INFO__TYPE_RMASK 0xfff
#define L3C_DEV_INFO__TYPE_MASK  0xfff
#define L3C_DEV_INFO__TYPE_FIELD 0,11
#define L3C_DEV_INFO__TYPE_VAL_PCIE 0x1
#define L3C_DEV_INFO__TYPE_VAL_GBE 0x10
#define L3C_DEV_INFO__TYPE_VAL_XGBE 0x11
#define L3C_DEV_INFO__TYPE_VAL_MPIPE 0x13
#define L3C_DEV_INFO__TYPE_VAL_TRIO 0x14
#define L3C_DEV_INFO__TYPE_VAL_CRYPTO 0x16
#define L3C_DEV_INFO__TYPE_VAL_COMPRESSION 0x18
#define L3C_DEV_INFO__TYPE_VAL_GPIO 0x20
#define L3C_DEV_INFO__TYPE_VAL_RSHIM 0x21
#define L3C_DEV_INFO__TYPE_VAL_SROM 0x22
#define L3C_DEV_INFO__TYPE_VAL_I2CM 0x25
#define L3C_DEV_INFO__TYPE_VAL_I2CS 0x26
#define L3C_DEV_INFO__TYPE_VAL_UART 0x28
#define L3C_DEV_INFO__TYPE_VAL_USBH 0x29
#define L3C_DEV_INFO__TYPE_VAL_USBS 0x2a
#define L3C_DEV_INFO__TYPE_VAL_USBHS 0x2b
#define L3C_DEV_INFO__TYPE_VAL_MMC 0x2c
#define L3C_DEV_INFO__TYPE_VAL_DDR2 0x40
#define L3C_DEV_INFO__TYPE_VAL_DDR3 0x42
#define L3C_DEV_INFO__TYPE_VAL_DDR4 0x44
#define L3C_DEV_INFO__TYPE_VAL_HMC 0x45
#define L3C_DEV_INFO__TYPE_VAL_MSS 0x46
#define L3C_DEV_INFO__TYPE_VAL_DIAG_SNP 0x80
#define L3C_DEV_INFO__TYPE_VAL_IPIC 0x81
#define L3C_DEV_INFO__TYPE_VAL_TILE 0x82
#define L3C_DEV_INFO__TYPE_VAL_TM 0x83
#define L3C_DEV_INFO__TYPE_VAL_TCAM 0x84
#define L3C_DEV_INFO__TYPE_VAL_SMMU 0x85
#define L3C_DEV_INFO__TYPE_VAL_GIC 0x86
#define L3C_DEV_INFO__TYPE_VAL_MPIPE_TX 0x87

#define L3C_DEV_INFO__DEVICE_REV_SHIFT 16
#define L3C_DEV_INFO__DEVICE_REV_WIDTH 8
#define L3C_DEV_INFO__DEVICE_REV_RMASK 0xff
#define L3C_DEV_INFO__DEVICE_REV_MASK  0xff0000
#define L3C_DEV_INFO__DEVICE_REV_FIELD 16,23

#define L3C_DEV_INFO__REGISTER_REV_SHIFT 24
#define L3C_DEV_INFO__REGISTER_REV_WIDTH 4
#define L3C_DEV_INFO__REGISTER_REV_RESET_VAL 0
#define L3C_DEV_INFO__REGISTER_REV_RMASK 0xf
#define L3C_DEV_INFO__REGISTER_REV_MASK  0xf000000
#define L3C_DEV_INFO__REGISTER_REV_FIELD 24,27

#define L3C_DEV_INFO__INSTANCE_SHIFT 32
#define L3C_DEV_INFO__INSTANCE_WIDTH 4
#define L3C_DEV_INFO__INSTANCE_RMASK 0xf
#define L3C_DEV_INFO__INSTANCE_MASK  _64bit(0xf00000000)
#define L3C_DEV_INFO__INSTANCE_FIELD 32,35


/*
 * Device Control.
 * This register provides general device control.
 */
#define L3C_DEV_CTL 0x0008
#define L3C_DEV_CTL__LENGTH 0x0001

#define L3C_DEV_CTL__NDN_ROUTE_ORDER_SHIFT 0
#define L3C_DEV_CTL__NDN_ROUTE_ORDER_WIDTH 1
#define L3C_DEV_CTL__NDN_ROUTE_ORDER_RESET_VAL 0
#define L3C_DEV_CTL__NDN_ROUTE_ORDER_RMASK 0x1
#define L3C_DEV_CTL__NDN_ROUTE_ORDER_MASK  0x1
#define L3C_DEV_CTL__NDN_ROUTE_ORDER_FIELD 0,0

#define L3C_DEV_CTL__CDN_ROUTE_ORDER_SHIFT 1
#define L3C_DEV_CTL__CDN_ROUTE_ORDER_WIDTH 1
#define L3C_DEV_CTL__CDN_ROUTE_ORDER_RESET_VAL 1
#define L3C_DEV_CTL__CDN_ROUTE_ORDER_RMASK 0x1
#define L3C_DEV_CTL__CDN_ROUTE_ORDER_MASK  0x2
#define L3C_DEV_CTL__CDN_ROUTE_ORDER_FIELD 1,1

#define L3C_DEV_CTL__DDN_ROUTE_ORDER_SHIFT 2
#define L3C_DEV_CTL__DDN_ROUTE_ORDER_WIDTH 1
#define L3C_DEV_CTL__DDN_ROUTE_ORDER_RESET_VAL 1
#define L3C_DEV_CTL__DDN_ROUTE_ORDER_RMASK 0x1
#define L3C_DEV_CTL__DDN_ROUTE_ORDER_MASK  0x4
#define L3C_DEV_CTL__DDN_ROUTE_ORDER_FIELD 2,2

#define L3C_DEV_CTL__DMA_RD_CA_ENA_SHIFT 3
#define L3C_DEV_CTL__DMA_RD_CA_ENA_WIDTH 1
#define L3C_DEV_CTL__DMA_RD_CA_ENA_RESET_VAL 1
#define L3C_DEV_CTL__DMA_RD_CA_ENA_RMASK 0x1
#define L3C_DEV_CTL__DMA_RD_CA_ENA_MASK  0x8
#define L3C_DEV_CTL__DMA_RD_CA_ENA_FIELD 3,3

#define L3C_DEV_CTL__L3_PROFILE_OVD_SHIFT 4
#define L3C_DEV_CTL__L3_PROFILE_OVD_WIDTH 1
#define L3C_DEV_CTL__L3_PROFILE_OVD_RESET_VAL 0
#define L3C_DEV_CTL__L3_PROFILE_OVD_RMASK 0x1
#define L3C_DEV_CTL__L3_PROFILE_OVD_MASK  0x10
#define L3C_DEV_CTL__L3_PROFILE_OVD_FIELD 4,4

#define L3C_DEV_CTL__L3_PROFILE_VAL_SHIFT 5
#define L3C_DEV_CTL__L3_PROFILE_VAL_WIDTH 4
#define L3C_DEV_CTL__L3_PROFILE_VAL_RESET_VAL 0
#define L3C_DEV_CTL__L3_PROFILE_VAL_RMASK 0xf
#define L3C_DEV_CTL__L3_PROFILE_VAL_MASK  0x1e0
#define L3C_DEV_CTL__L3_PROFILE_VAL_FIELD 5,8

#define L3C_DEV_CTL__WR_SLVERR_MAP_SHIFT 9
#define L3C_DEV_CTL__WR_SLVERR_MAP_WIDTH 2
#define L3C_DEV_CTL__WR_SLVERR_MAP_RESET_VAL 2
#define L3C_DEV_CTL__WR_SLVERR_MAP_RMASK 0x3
#define L3C_DEV_CTL__WR_SLVERR_MAP_MASK  0x600
#define L3C_DEV_CTL__WR_SLVERR_MAP_FIELD 9,10
#define L3C_DEV_CTL__WR_SLVERR_MAP_VAL_OKAY 0x0
#define L3C_DEV_CTL__WR_SLVERR_MAP_VAL_DATAERROR 0x2
#define L3C_DEV_CTL__WR_SLVERR_MAP_VAL_NONDATAERROR 0x3

#define L3C_DEV_CTL__WR_DECERR_MAP_SHIFT 11
#define L3C_DEV_CTL__WR_DECERR_MAP_WIDTH 2
#define L3C_DEV_CTL__WR_DECERR_MAP_RESET_VAL 3
#define L3C_DEV_CTL__WR_DECERR_MAP_RMASK 0x3
#define L3C_DEV_CTL__WR_DECERR_MAP_MASK  0x1800
#define L3C_DEV_CTL__WR_DECERR_MAP_FIELD 11,12
#define L3C_DEV_CTL__WR_DECERR_MAP_VAL_OKAY 0x0
#define L3C_DEV_CTL__WR_DECERR_MAP_VAL_DATAERROR 0x2
#define L3C_DEV_CTL__WR_DECERR_MAP_VAL_NONDATAERROR 0x3

#define L3C_DEV_CTL__RD_SLVERR_MAP_SHIFT 13
#define L3C_DEV_CTL__RD_SLVERR_MAP_WIDTH 2
#define L3C_DEV_CTL__RD_SLVERR_MAP_RESET_VAL 2
#define L3C_DEV_CTL__RD_SLVERR_MAP_RMASK 0x3
#define L3C_DEV_CTL__RD_SLVERR_MAP_MASK  0x6000
#define L3C_DEV_CTL__RD_SLVERR_MAP_FIELD 13,14
#define L3C_DEV_CTL__RD_SLVERR_MAP_VAL_OKAY 0x0
#define L3C_DEV_CTL__RD_SLVERR_MAP_VAL_DATAERROR 0x2
#define L3C_DEV_CTL__RD_SLVERR_MAP_VAL_NONDATAERROR 0x3

#define L3C_DEV_CTL__RD_DECERR_MAP_SHIFT 15
#define L3C_DEV_CTL__RD_DECERR_MAP_WIDTH 2
#define L3C_DEV_CTL__RD_DECERR_MAP_RESET_VAL 3
#define L3C_DEV_CTL__RD_DECERR_MAP_RMASK 0x3
#define L3C_DEV_CTL__RD_DECERR_MAP_MASK  0x18000
#define L3C_DEV_CTL__RD_DECERR_MAP_FIELD 15,16
#define L3C_DEV_CTL__RD_DECERR_MAP_VAL_OKAY 0x0
#define L3C_DEV_CTL__RD_DECERR_MAP_VAL_DATAERROR 0x2
#define L3C_DEV_CTL__RD_DECERR_MAP_VAL_NONDATAERROR 0x3

#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_SHIFT 17
#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_WIDTH 1
#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_RESET_VAL 1
#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_RMASK 0x1
#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_MASK  0x20000
#define L3C_DEV_CTL__CDN_REQ_BUF_ENA_FIELD 17,17

#define L3C_DEV_CTL__DMA_WRQ_HWM_SHIFT 20
#define L3C_DEV_CTL__DMA_WRQ_HWM_WIDTH 8
#define L3C_DEV_CTL__DMA_WRQ_HWM_RESET_VAL 255
#define L3C_DEV_CTL__DMA_WRQ_HWM_RMASK 0xff
#define L3C_DEV_CTL__DMA_WRQ_HWM_MASK  0xff00000
#define L3C_DEV_CTL__DMA_WRQ_HWM_FIELD 20,27

#define L3C_DEV_CTL__GTHR_DELAY_ADJ_SHIFT 28
#define L3C_DEV_CTL__GTHR_DELAY_ADJ_WIDTH 4
#define L3C_DEV_CTL__GTHR_DELAY_ADJ_RESET_VAL 0
#define L3C_DEV_CTL__GTHR_DELAY_ADJ_RMASK 0xf
#define L3C_DEV_CTL__GTHR_DELAY_ADJ_MASK  0xf0000000
#define L3C_DEV_CTL__GTHR_DELAY_ADJ_FIELD 28,31


/* Scratchpad. */
#define L3C_SCRATCHPAD 0x0020
#define L3C_SCRATCHPAD__LENGTH 0x0001

#define L3C_SCRATCHPAD__SCRATCHPAD_SHIFT 0
#define L3C_SCRATCHPAD__SCRATCHPAD_WIDTH 64
#define L3C_SCRATCHPAD__SCRATCHPAD_RESET_VAL 0
#define L3C_SCRATCHPAD__SCRATCHPAD_RMASK _64bit(0xffffffffffffffff)
#define L3C_SCRATCHPAD__SCRATCHPAD_MASK  _64bit(0xffffffffffffffff)
#define L3C_SCRATCHPAD__SCRATCHPAD_FIELD 0,63


/*
 * Semaphore0.
 * Semaphore
 */
#define L3C_SEMAPHORE0 0x0028
#define L3C_SEMAPHORE0__LENGTH 0x0001

#define L3C_SEMAPHORE0__VAL_SHIFT 0
#define L3C_SEMAPHORE0__VAL_WIDTH 1
#define L3C_SEMAPHORE0__VAL_RESET_VAL 0
#define L3C_SEMAPHORE0__VAL_RMASK 0x1
#define L3C_SEMAPHORE0__VAL_MASK  0x1
#define L3C_SEMAPHORE0__VAL_FIELD 0,0


/*
 * DMA Status.
 * DMA status information for debug. Unused for devices that do not have DMA.
 */
#define L3C_DMA_STATUS 0x0030
#define L3C_DMA_STATUS__LENGTH 0x0001

#define L3C_DMA_STATUS__RDQ_INFL_COUNT_SHIFT 0
#define L3C_DMA_STATUS__RDQ_INFL_COUNT_WIDTH 9
#define L3C_DMA_STATUS__RDQ_INFL_COUNT_RESET_VAL 0
#define L3C_DMA_STATUS__RDQ_INFL_COUNT_RMASK 0x1ff
#define L3C_DMA_STATUS__RDQ_INFL_COUNT_MASK  0x1ff
#define L3C_DMA_STATUS__RDQ_INFL_COUNT_FIELD 0,8

#define L3C_DMA_STATUS__WRQ_INFL_COUNT_SHIFT 9
#define L3C_DMA_STATUS__WRQ_INFL_COUNT_WIDTH 9
#define L3C_DMA_STATUS__WRQ_INFL_COUNT_RESET_VAL 0
#define L3C_DMA_STATUS__WRQ_INFL_COUNT_RMASK 0x1ff
#define L3C_DMA_STATUS__WRQ_INFL_COUNT_MASK  0x3fe00
#define L3C_DMA_STATUS__WRQ_INFL_COUNT_FIELD 9,17

#define L3C_DMA_STATUS__WRQ_DIAG_VEC_SHIFT 25
#define L3C_DMA_STATUS__WRQ_DIAG_VEC_WIDTH 39
#define L3C_DMA_STATUS__WRQ_DIAG_VEC_RESET_VAL 0
#define L3C_DMA_STATUS__WRQ_DIAG_VEC_RMASK _64bit(0x7fffffffff)
#define L3C_DMA_STATUS__WRQ_DIAG_VEC_MASK  _64bit(0xfffffffffe000000)
#define L3C_DMA_STATUS__WRQ_DIAG_VEC_FIELD 25,63


/* Clock Count. */
#define L3C_CLOCK_COUNT 0x0038
#define L3C_CLOCK_COUNT__LENGTH 0x0001

#define L3C_CLOCK_COUNT__RUN_SHIFT 0
#define L3C_CLOCK_COUNT__RUN_WIDTH 1
#define L3C_CLOCK_COUNT__RUN_RESET_VAL 0
#define L3C_CLOCK_COUNT__RUN_RMASK 0x1
#define L3C_CLOCK_COUNT__RUN_MASK  0x1
#define L3C_CLOCK_COUNT__RUN_FIELD 0,0

#define L3C_CLOCK_COUNT__COUNT_SHIFT 1
#define L3C_CLOCK_COUNT__COUNT_WIDTH 15
#define L3C_CLOCK_COUNT__COUNT_RMASK 0x7fff
#define L3C_CLOCK_COUNT__COUNT_MASK  0xfffe
#define L3C_CLOCK_COUNT__COUNT_FIELD 1,15


/*
 * Interrupt Setup.
 * Configuration for device interrupts.
 */
#define L3C_INT_SETUP 0x0040
#define L3C_INT_SETUP__LENGTH 0x0001

#define L3C_INT_SETUP__GBL_ENA_SHIFT 0
#define L3C_INT_SETUP__GBL_ENA_WIDTH 1
#define L3C_INT_SETUP__GBL_ENA_RESET_VAL 0
#define L3C_INT_SETUP__GBL_ENA_RMASK 0x1
#define L3C_INT_SETUP__GBL_ENA_MASK  0x1
#define L3C_INT_SETUP__GBL_ENA_FIELD 0,0

#define L3C_INT_SETUP__BASE_INT_NUM_SHIFT 48
#define L3C_INT_SETUP__BASE_INT_NUM_WIDTH 16
#define L3C_INT_SETUP__BASE_INT_NUM_RMASK 0xffff
#define L3C_INT_SETUP__BASE_INT_NUM_MASK  _64bit(0xffff000000000000)
#define L3C_INT_SETUP__BASE_INT_NUM_FIELD 48,63


/*
 * Feature Control.
 * Device-specific feature controls.
 */
#define L3C_FEATURE_CTL 0x0048
#define L3C_FEATURE_CTL__LENGTH 0x0001

#define L3C_FEATURE_CTL__FEATURE_CTL_SHIFT 0
#define L3C_FEATURE_CTL__FEATURE_CTL_WIDTH 64
#define L3C_FEATURE_CTL__FEATURE_CTL_RESET_VAL 12297829382473034410
#define L3C_FEATURE_CTL__FEATURE_CTL_RMASK _64bit(0xffffffffffffffff)
#define L3C_FEATURE_CTL__FEATURE_CTL_MASK  _64bit(0xffffffffffffffff)
#define L3C_FEATURE_CTL__FEATURE_CTL_FIELD 0,63


/*
 * Credit Control.
 * Provides access to the request-credit counters that control end-to-end
 * flow control between the device and other nodes in the system.
 */
#define L3C_CRED_CTL 0x0050
#define L3C_CRED_CTL__LENGTH 0x0001

#define L3C_CRED_CTL__UPDATE_SHIFT 0
#define L3C_CRED_CTL__UPDATE_WIDTH 1
#define L3C_CRED_CTL__UPDATE_RESET_VAL 0
#define L3C_CRED_CTL__UPDATE_RMASK 0x1
#define L3C_CRED_CTL__UPDATE_MASK  0x1
#define L3C_CRED_CTL__UPDATE_FIELD 0,0

#define L3C_CRED_CTL__NODEID_SEL_SHIFT 1
#define L3C_CRED_CTL__NODEID_SEL_WIDTH 11
#define L3C_CRED_CTL__NODEID_SEL_RESET_VAL 0
#define L3C_CRED_CTL__NODEID_SEL_RMASK 0x7ff
#define L3C_CRED_CTL__NODEID_SEL_MASK  0xffe
#define L3C_CRED_CTL__NODEID_SEL_FIELD 1,11

#define L3C_CRED_CTL__TGT_SEL_SHIFT 12
#define L3C_CRED_CTL__TGT_SEL_WIDTH 2
#define L3C_CRED_CTL__TGT_SEL_RESET_VAL 0
#define L3C_CRED_CTL__TGT_SEL_RMASK 0x3
#define L3C_CRED_CTL__TGT_SEL_MASK  0x3000
#define L3C_CRED_CTL__TGT_SEL_FIELD 12,13
#define L3C_CRED_CTL__TGT_SEL_VAL_TX_REQ 0x0
#define L3C_CRED_CTL__TGT_SEL_VAL_RETRYQ 0x1
#define L3C_CRED_CTL__TGT_SEL_VAL_RING 0x2

#define L3C_CRED_CTL__CLIENT_SEL_SHIFT 14
#define L3C_CRED_CTL__CLIENT_SEL_WIDTH 2
#define L3C_CRED_CTL__CLIENT_SEL_RESET_VAL 0
#define L3C_CRED_CTL__CLIENT_SEL_RMASK 0x3
#define L3C_CRED_CTL__CLIENT_SEL_MASK  0xc000
#define L3C_CRED_CTL__CLIENT_SEL_FIELD 14,15

#define L3C_CRED_CTL__VAL_SHIFT 16
#define L3C_CRED_CTL__VAL_WIDTH 16
#define L3C_CRED_CTL__VAL_RESET_VAL 0
#define L3C_CRED_CTL__VAL_RMASK 0xffff
#define L3C_CRED_CTL__VAL_MASK  0xffff0000
#define L3C_CRED_CTL__VAL_FIELD 16,31


/*
 * SAM Control.
 * Provides access to SAM initialization.
 */
#define L3C_SAM_CTL 0x0058
#define L3C_SAM_CTL__LENGTH 0x0001

#define L3C_SAM_CTL__UPDATE_SHIFT 0
#define L3C_SAM_CTL__UPDATE_WIDTH 1
#define L3C_SAM_CTL__UPDATE_RESET_VAL 0
#define L3C_SAM_CTL__UPDATE_RMASK 0x1
#define L3C_SAM_CTL__UPDATE_MASK  0x1
#define L3C_SAM_CTL__UPDATE_FIELD 0,0

#define L3C_SAM_CTL__IDX_SHIFT 1
#define L3C_SAM_CTL__IDX_WIDTH 12
#define L3C_SAM_CTL__IDX_RESET_VAL 0
#define L3C_SAM_CTL__IDX_RMASK 0xfff
#define L3C_SAM_CTL__IDX_MASK  0x1ffe
#define L3C_SAM_CTL__IDX_FIELD 1,12
#define L3C_SAM_CTL__IDX_VAL_HNF_SIZE 0x7f7
#define L3C_SAM_CTL__IDX_VAL_LDR_SIZE 0x20

#define L3C_SAM_CTL__TBL_SEL_SHIFT 13
#define L3C_SAM_CTL__TBL_SEL_WIDTH 3
#define L3C_SAM_CTL__TBL_SEL_RESET_VAL 0
#define L3C_SAM_CTL__TBL_SEL_RMASK 0x7
#define L3C_SAM_CTL__TBL_SEL_MASK  0xe000
#define L3C_SAM_CTL__TBL_SEL_FIELD 13,15
#define L3C_SAM_CTL__TBL_SEL_VAL_LDR 0x0
#define L3C_SAM_CTL__TBL_SEL_VAL_HNF 0x1
#define L3C_SAM_CTL__TBL_SEL_VAL_PCI_NPF 0x2
#define L3C_SAM_CTL__TBL_SEL_VAL_PCI_PF 0x3
#define L3C_SAM_CTL__TBL_SEL_VAL_PCI_CFG 0x4

#define L3C_SAM_CTL__CLIENT_SEL_SHIFT 16
#define L3C_SAM_CTL__CLIENT_SEL_WIDTH 1
#define L3C_SAM_CTL__CLIENT_SEL_RESET_VAL 0
#define L3C_SAM_CTL__CLIENT_SEL_RMASK 0x1
#define L3C_SAM_CTL__CLIENT_SEL_MASK  0x10000
#define L3C_SAM_CTL__CLIENT_SEL_FIELD 16,16

#define L3C_SAM_CTL__READ_SHIFT 17
#define L3C_SAM_CTL__READ_WIDTH 1
#define L3C_SAM_CTL__READ_RESET_VAL 0
#define L3C_SAM_CTL__READ_RMASK 0x1
#define L3C_SAM_CTL__READ_MASK  0x20000
#define L3C_SAM_CTL__READ_FIELD 17,17

#define L3C_SAM_CTL__VAL_SHIFT 18
#define L3C_SAM_CTL__VAL_WIDTH 34
#define L3C_SAM_CTL__VAL_RESET_VAL 0
#define L3C_SAM_CTL__VAL_RMASK _64bit(0x3ffffffff)
#define L3C_SAM_CTL__VAL_MASK  _64bit(0xffffffffc0000)
#define L3C_SAM_CTL__VAL_FIELD 18,51


/*
 * IND_DATA.
 * Indirect Data: Data to write to the indirect register/SRAM or data read
 * from the indirect data register/SRAM
 *
 * IND_DATA_0 - First part of data.
 *
 * Summary:
 * The indirect register mechanism is used for accessing SRAMs and indirect
 * registers. Indirect registers are 32-bits wide, internally divided into
 * multiple fields. However, they do not have an address directly mapped to
 * the host configuration memory space. Instead, they are accessed indirectly
 * through the indirect access interface registers. SRAMs are memory
 * structures consisting of several addressable SRAM lines. Each SRAM line
 * can be made up of several fields.
 *
 * EZcp APIs for indirect register.
 * -       EZapiPrm_WriteReg
 * -       EZapiPrm_ReadReg
 * -       EZapiPrm_RMWReg
 *
 * EZcp APIs for SRAMs.
 * -       EZapiPrm_WriteSRAM
 * -       EZapiPrm_ReadSRAM
 * -       EZapiPrm_RMWSRAM
 *
 * Read Sequence Indirect Registers:
 * 1.      Specify the indirect register address to read - IND_ADDR.
 * 2.      Specify the indirect register command - IND_CMD.
 * 3.      Check the IND_CMD status - IND_STS.
 * 4.      Read the requested data - IND_DATA.
 *
 * Write Sequence Indirect Registers:
 * 1.      Specify the data to write - IND_DATA.
 * 2.      Specify the indirect register address to write - IND_ADDR.
 * 3.      Specify the indirect register command - IND_CMD.
 * 4.      Check the IND_CMD status - IND_STS.
 *
 * Read Sequence SRAMs:
 * 1.      Specify the SRAM line to read - IND_ADDR.
 * 2.      Specify the indirect SRAM command and SRAM ID - IND_CMD.
 * 3.      Check the IND_CMD status - IND_STS.
 * 4.      Read the requested data - IND_DATA.
 *
 * Write Sequence SRAMs:
 * 1.      Specify the data to write - IND_DATA.
 * 2.      Specify the first SRAM line to write - IND_ADDR.
 * 3.      Specify the end SRAM line if relevant - IND_CMD_RANGE if field OP
 * = 0x4/0x5 in register IND_CMD.
 * 4.      Specify the SRAM fields to modify if relevant - IND_CMD_BITMAP if
 * field OP = 0x3/0x5 in register IND_CMD.
 * 5.      Specify the indirect register command and SRAM ID - IND_CMD.
 * 6.      Check the IND_CMD status - IND_STS.
 */
#define L3C_IND_DATA__FIRST_WORD 0x0000
#define L3C_IND_DATA__LAST_WORD 0x000b
#define L3C_IND_DATA__LENGTH 0x000c
#define L3C_IND_DATA__STRIDE 0x0001

#define L3C_IND_DATA__VAL_SHIFT 0
#define L3C_IND_DATA__VAL_WIDTH 32
#define L3C_IND_DATA__VAL_RESET_VAL 0
#define L3C_IND_DATA__VAL_RMASK 0xffffffff
#define L3C_IND_DATA__VAL_MASK  0xffffffff
#define L3C_IND_DATA__VAL_FIELD 0,31


/*
 * IND_CMD.
 * Indirect Command: Indirect register/SRAM command. The status is in
 * register IND_STS.
 */
#define L3C_IND_CMD 0x0010
#define L3C_IND_CMD__LENGTH 0x0001

#define L3C_IND_CMD__OP_SHIFT 0
#define L3C_IND_CMD__OP_WIDTH 8
#define L3C_IND_CMD__OP_RESET_VAL 0
#define L3C_IND_CMD__OP_RMASK 0xff
#define L3C_IND_CMD__OP_MASK  0xff
#define L3C_IND_CMD__OP_FIELD 0,7

#define L3C_IND_CMD__GROUP_SHIFT 8
#define L3C_IND_CMD__GROUP_WIDTH 8
#define L3C_IND_CMD__GROUP_RESET_VAL 0
#define L3C_IND_CMD__GROUP_RMASK 0xff
#define L3C_IND_CMD__GROUP_MASK  0xff00
#define L3C_IND_CMD__GROUP_FIELD 8,15

#define L3C_IND_CMD__INSTANCE_SHIFT 16
#define L3C_IND_CMD__INSTANCE_WIDTH 8
#define L3C_IND_CMD__INSTANCE_RESET_VAL 0
#define L3C_IND_CMD__INSTANCE_RMASK 0xff
#define L3C_IND_CMD__INSTANCE_MASK  0xff0000
#define L3C_IND_CMD__INSTANCE_FIELD 16,23

#define L3C_IND_CMD__ID_SHIFT 24
#define L3C_IND_CMD__ID_WIDTH 8
#define L3C_IND_CMD__ID_RESET_VAL 0
#define L3C_IND_CMD__ID_RMASK 0xff
#define L3C_IND_CMD__ID_MASK  0xff000000
#define L3C_IND_CMD__ID_FIELD 24,31


/*
 * IND_CMD_RANGE.
 * Indirect Command Range: The SRAM end-line address for SRAM write/modify
 * range.
 */
#define L3C_IND_CMD_RANGE 0x0011
#define L3C_IND_CMD_RANGE__LENGTH 0x0001

#define L3C_IND_CMD_RANGE__MEM_END_ADDR_SHIFT 0
#define L3C_IND_CMD_RANGE__MEM_END_ADDR_WIDTH 32
#define L3C_IND_CMD_RANGE__MEM_END_ADDR_RESET_VAL 0
#define L3C_IND_CMD_RANGE__MEM_END_ADDR_RMASK 0xffffffff
#define L3C_IND_CMD_RANGE__MEM_END_ADDR_MASK  0xffffffff
#define L3C_IND_CMD_RANGE__MEM_END_ADDR_FIELD 0,31


/*
 * IND_ADDR.
 * Indirect Address. Specifies the indirect register address or SRAM
 * line/start-line
 */
#define L3C_IND_ADDR 0x0014
#define L3C_IND_ADDR__LENGTH 0x0001

#define L3C_IND_ADDR__VAL_SHIFT 0
#define L3C_IND_ADDR__VAL_WIDTH 32
#define L3C_IND_ADDR__VAL_RESET_VAL 0
#define L3C_IND_ADDR__VAL_RMASK 0xffffffff
#define L3C_IND_ADDR__VAL_MASK  0xffffffff
#define L3C_IND_ADDR__VAL_FIELD 0,31


/*
 * IND_STS.
 * Indirect Status: Indicates the status of the IND_CMD
 */
#define L3C_IND_STS 0x0015
#define L3C_IND_STS__LENGTH 0x0001

#define L3C_IND_STS__RDY_SHIFT 0
#define L3C_IND_STS__RDY_WIDTH 1
#define L3C_IND_STS__RDY_RESET_VAL 1
#define L3C_IND_STS__RDY_RMASK 0x1
#define L3C_IND_STS__RDY_MASK  0x1
#define L3C_IND_STS__RDY_FIELD 0,0

#define L3C_IND_STS__SUCCESS_SHIFT 1
#define L3C_IND_STS__SUCCESS_WIDTH 1
#define L3C_IND_STS__SUCCESS_RESET_VAL 1
#define L3C_IND_STS__SUCCESS_RMASK 0x1
#define L3C_IND_STS__SUCCESS_MASK  0x2
#define L3C_IND_STS__SUCCESS_FIELD 1,1


/*
 * BLOCK_ID.
 * Block Identity: Block and sub-block ID number for internal debugging
 * purposes.
 */
#define L3C_BLOCK_ID 0x0020
#define L3C_BLOCK_ID__LENGTH 0x0001

#define L3C_BLOCK_ID__BLOCK_SHIFT 0
#define L3C_BLOCK_ID__BLOCK_WIDTH 16
#define L3C_BLOCK_ID__BLOCK_RESET_VAL 0
#define L3C_BLOCK_ID__BLOCK_RMASK 0xffff
#define L3C_BLOCK_ID__BLOCK_MASK  0xffff
#define L3C_BLOCK_ID__BLOCK_FIELD 0,15

#define L3C_BLOCK_ID__SUB_BLOCK_SHIFT 16
#define L3C_BLOCK_ID__SUB_BLOCK_WIDTH 16
#define L3C_BLOCK_ID__SUB_BLOCK_RESET_VAL 0
#define L3C_BLOCK_ID__SUB_BLOCK_RMASK 0xffff
#define L3C_BLOCK_ID__SUB_BLOCK_MASK  0xffff0000
#define L3C_BLOCK_ID__SUB_BLOCK_FIELD 16,31


/*
 * SPARE.
 * Spare register
 */
#define L3C_SPARE 0x0021
#define L3C_SPARE__LENGTH 0x0001

#define L3C_SPARE__VAL_SHIFT 0
#define L3C_SPARE__VAL_WIDTH 32
#define L3C_SPARE__VAL_RESET_VAL 0
#define L3C_SPARE__VAL_RMASK 0xffffffff
#define L3C_SPARE__VAL_MASK  0xffffffff
#define L3C_SPARE__VAL_FIELD 0,31


/*
 * ECC_SINGLE_ERROR_CNT.
 * EZcp API: EZapiPrm_readReg
 *
 * ECC Single Error Counter: Provides a total single error counter for all
 * SRAM memories that have ECC. Clear on read. No wrap around.
 *
 * Soft Errors
 *
 * Soft errors are a transient random "bit-flip" of memory cells. It is an
 * event that corrupts the value stored in a memory cell without damaging the
 * cell itself.
 *
 * Soft errors are caused by the following events:
 *
 * -       Alpha particles (helium nucleus of 2 protons +2 neutrons)
 * emissions from chip packaging. This has been largely eliminated by chip
 * manufacturers.
 * -       Cosmic rays (high-energy particle originating in outer space). At
 * ground level, cosmic radiation is about 95% neutrons and 5% protons. These
 * particles can cause soft errors directly; and they can also interact with
 * atomic nuclei to produce troublesome short-range heavy ions.
 *
 * SRAM and DRAM Soft Error Information Description
 *
 * -       All SRAMs and DRAMs have ECC SECDED (Single Error Correction
 * Double Error Detection). SRAMs can also have parity instead of ECC. The
 * ECC is using the Hamming code algorithm with one additional parity bit for
 * double error detection.
 * -       All SRAMs and DRAMs with ECC protection have single and double
 * error indication via interrupt.
 * -       All SRAMs and DRAMs with ECC protection have double and single
 * error injection.
 */
#define L3C_ECC_SINGLE_ERROR_CNT 0x0040
#define L3C_ECC_SINGLE_ERROR_CNT__LENGTH 0x0001

#define L3C_ECC_SINGLE_ERROR_CNT__VAL_SHIFT 0
#define L3C_ECC_SINGLE_ERROR_CNT__VAL_WIDTH 4
#define L3C_ECC_SINGLE_ERROR_CNT__VAL_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_CNT__VAL_RMASK 0xf
#define L3C_ECC_SINGLE_ERROR_CNT__VAL_MASK  0xf
#define L3C_ECC_SINGLE_ERROR_CNT__VAL_FIELD 0,3


/*
 * ECC_DOUBLE_ERROR_CNT.
 * EZcp API: EZapiPrm_readReg
 *
 * ECC Double Error Counter: Provides a total double error counter for all
 * SRAM memories that have ECC. Clear on read. No wrap around.
 */
#define L3C_ECC_DOUBLE_ERROR_CNT 0x0041
#define L3C_ECC_DOUBLE_ERROR_CNT__LENGTH 0x0001

#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_SHIFT 0
#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_WIDTH 4
#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_RMASK 0xf
#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_MASK  0xf
#define L3C_ECC_DOUBLE_ERROR_CNT__VAL_FIELD 0,3


/*
 * ECC_ADDR_ERROR_SELECT.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Address Error Select: Specifies the ECC ID of the SRAM (ECCID)
 * according to register ECC_SINGLE_ERROR / ECC_DOUBLE_ERROR for register
 * ECC_ADDR_ERROR_DATA.
 */
#define L3C_ECC_ADDR_ERROR_SELECT 0x0042
#define L3C_ECC_ADDR_ERROR_SELECT__LENGTH 0x0001

#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_SHIFT 0
#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_WIDTH 5
#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_RMASK 0x1f
#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_MASK  0x1f
#define L3C_ECC_ADDR_ERROR_SELECT__ECCID_WDATA_FIELD 0,4

#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_SHIFT 28
#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_WIDTH 4
#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_RMASK 0xf
#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_MASK  0xf0000000
#define L3C_ECC_ADDR_ERROR_SELECT__INDEX_FIELD 28,31


/*
 * ECC_ADDR_ERROR_DATA_LOW.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Address Error Data Low: Provides the ECC error address (line number)
 * for the SRAM ECC ID specified in register ECC_ADDR_ERROR_SELECT (even it
 * does not match field LAST_ERR in registers ECC_ID_FIRST_LAST_SERR/
 * ECC_ID_FIRST_LAST_DERR). Register ECC_LATCH_MODE_0 controls if first or
 * last ECC error is stored.
 */
#define L3C_ECC_ADDR_ERROR_DATA_LOW 0x0043
#define L3C_ECC_ADDR_ERROR_DATA_LOW__LENGTH 0x0001

#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_SHIFT 0
#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_WIDTH 16
#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_RMASK 0xffff
#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_MASK  0xffff
#define L3C_ECC_ADDR_ERROR_DATA_LOW__ADDRESS_FIELD 0,15


/*
 * ECC_ADDR_ERROR_DATA_HIGH.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Address Error Data High: Provides ECC error additional information for
 * the SRAM specified in register ECC_ADDR_ERROR_SELECT.
 */
#define L3C_ECC_ADDR_ERROR_DATA_HIGH 0x0044
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__LENGTH 0x0001

#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_SHIFT 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_WIDTH 16
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_RMASK 0xffff
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_MASK  0xffff
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__SYNDROM_FIELD 0,15

#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_SHIFT 24
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_WIDTH 4
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_RMASK 0xf
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_MASK  0xf000000
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__INDEX_FIELD 24,27

#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_SHIFT 29
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_WIDTH 1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_RMASK 0x1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_MASK  0x20000000
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__MULTIPLE_ERRORS_FIELD 29,29

#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_SHIFT 30
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_WIDTH 1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_RMASK 0x1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_MASK  0x40000000
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__S_D_BIT_FIELD 30,30

#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_SHIFT 31
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_WIDTH 1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_RESET_VAL 0
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_RMASK 0x1
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_MASK  0x80000000
#define L3C_ECC_ADDR_ERROR_DATA_HIGH__DATA_READY_FIELD 31,31


/*
 * SERR_INJ.
 * EZcp API: EZapiPrm_writeReg
 *
 * Single Error Injection: Injects a single error (flips one data bit) for
 * specified SRAM ECCID during a single write. ECCID is defined in
 * ECC_SINGLE_ERROR_0.
 */
#define L3C_SERR_INJ 0x0045
#define L3C_SERR_INJ__LENGTH 0x0001

#define L3C_SERR_INJ__ID_SHIFT 0
#define L3C_SERR_INJ__ID_WIDTH 5
#define L3C_SERR_INJ__ID_RESET_VAL 0
#define L3C_SERR_INJ__ID_RMASK 0x1f
#define L3C_SERR_INJ__ID_MASK  0x1f
#define L3C_SERR_INJ__ID_FIELD 0,4


/*
 * DERR_INJ.
 * EZcp API: EZapiPrm_writeReg
 *
 * Double Error Injection: Injects a double error (flips two data bits) for
 * specified memory ID during a single write. ID is defined in
 * ECC_DOUBLE_ERROR_0
 */
#define L3C_DERR_INJ 0x0046
#define L3C_DERR_INJ__LENGTH 0x0001

#define L3C_DERR_INJ__ID_SHIFT 0
#define L3C_DERR_INJ__ID_WIDTH 5
#define L3C_DERR_INJ__ID_RESET_VAL 0
#define L3C_DERR_INJ__ID_RMASK 0x1f
#define L3C_DERR_INJ__ID_MASK  0x1f
#define L3C_DERR_INJ__ID_FIELD 0,4


/*
 * ECC_ID_FIRST_LAST_SERR.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC ID First Last Single Error: Indicates the first and last ECC ID of the
 * SRAM (ECCID) for the block that had a single error (e.g. the block had
 * three ECC errors in three different SRAMs). This may be useful
 * understanding multi ECC error events in different memories
 */
#define L3C_ECC_ID_FIRST_LAST_SERR 0x0047
#define L3C_ECC_ID_FIRST_LAST_SERR__LENGTH 0x0001

#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_SHIFT 0
#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_WIDTH 8
#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_RMASK 0xff
#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_MASK  0xff
#define L3C_ECC_ID_FIRST_LAST_SERR__FIRST_ERR_FIELD 0,7

#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_SHIFT 16
#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_WIDTH 8
#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_RMASK 0xff
#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_MASK  0xff0000
#define L3C_ECC_ID_FIRST_LAST_SERR__LAST_ERR_FIELD 16,23

#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_SHIFT 30
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_WIDTH 1
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_RMASK 0x1
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_MASK  0x40000000
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_FIRST_FIELD 30,30

#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_SHIFT 31
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_WIDTH 1
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_RMASK 0x1
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_MASK  0x80000000
#define L3C_ECC_ID_FIRST_LAST_SERR__MULTI_LAST_FIELD 31,31


/*
 * ECC_ID_FIRST_LAST_DERR.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC ID First Last Double Error: Indicates the first and last ECC ID of the
 * SRAM (ECCID) for the block that had a double error (e.g. the block had
 * three ECC errors in three different SRAMs).
 */
#define L3C_ECC_ID_FIRST_LAST_DERR 0x0048
#define L3C_ECC_ID_FIRST_LAST_DERR__LENGTH 0x0001

#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_SHIFT 0
#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_WIDTH 8
#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_RMASK 0xff
#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_MASK  0xff
#define L3C_ECC_ID_FIRST_LAST_DERR__FIRST_ERR_FIELD 0,7

#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_SHIFT 16
#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_WIDTH 8
#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_RMASK 0xff
#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_MASK  0xff0000
#define L3C_ECC_ID_FIRST_LAST_DERR__LAST_ERR_FIELD 16,23

#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_SHIFT 30
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_WIDTH 1
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_RMASK 0x1
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_MASK  0x40000000
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_FIRST_FIELD 30,30

#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_SHIFT 31
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_WIDTH 1
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_RESET_VAL 0
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_RMASK 0x1
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_MASK  0x80000000
#define L3C_ECC_ID_FIRST_LAST_DERR__MULTI_LAST_FIELD 31,31


/*
 * ECC_SINGLE_ERROR_0.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Single Error 0: Provides a single error host interrupt cause for all
 * SRAMs that have ECC or parity.
 * Bit Value:
 * 0 - SRAM has no error.
 * 1 - SRAM has an error.
 * Bit Description:
 * b0 - Name of ECCID 0 with ECC.
 */
#define L3C_ECC_SINGLE_ERROR_0 0x0049
#define L3C_ECC_SINGLE_ERROR_0__LENGTH 0x0001

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_SINGLE_ERROR_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_SINGLE_ERROR_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_SINGLE_ERROR_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_SINGLE_ERROR_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_SINGLE_ERROR_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_SINGLE_ERROR_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_SINGLE_ERROR_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_SINGLE_ERROR_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_SINGLE_ERROR_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_SINGLE_ERROR_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_SINGLE_ERROR_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_SINGLE_ERROR_MASK_0.
 * EZcp API: EZapiPrm_writeReg
 *
 * ECC Single Error Mask 0: Provides a single error interrupt mask for all
 * SRAMs that have ECC or parity. The interrupt will be sent to external host
 * if in register ECC_DISABLE_STATUS the status indication is enabled.
 * Bit Value:
 * 0 - Enable ECC single error interrupt for this SRAM.
 * 1 - Disable ECC single error interrupt to external host for this SRAM.
 * Bit Description:
 * b0 - Name of first SRAM with ECC.
 * ...
 */
#define L3C_ECC_SINGLE_ERROR_MASK_0 0x0051
#define L3C_ECC_SINGLE_ERROR_MASK_0__LENGTH 0x0001

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_SINGLE_ERROR_MASK_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_SINGLE_ERROR_MASK_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_SINGLE_ERROR_MASK_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_SINGLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_SINGLE_ERROR_MASK_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_DOUBLE_ERROR_0.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Double Error 0: Provides a host interrupt cause for all SRAMs that
 * have ECC or parity.
 * Bit Value:
 * 0 - SRAM has no error.
 * 1 - SRAM has an error.
 * Bit Description:
 * b0 - Name of ECCID 0 with ECC.
 */
#define L3C_ECC_DOUBLE_ERROR_0 0x0059
#define L3C_ECC_DOUBLE_ERROR_0__LENGTH 0x0001

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_DOUBLE_ERROR_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_DOUBLE_ERROR_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_DOUBLE_ERROR_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_DOUBLE_ERROR_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_DOUBLE_ERROR_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_DOUBLE_ERROR_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_DOUBLE_ERROR_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_DOUBLE_ERROR_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_DOUBLE_ERROR_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_DOUBLE_ERROR_MASK_0.
 * EZcp API: EZapiPrm_writeReg
 *
 * ECC Double Error Mask 0: Provides a double error interrupt mask for all
 * SRAMs that have ECC or parity. The interrupt will be sent to external host
 * if in register ECC_DISABLE_STATUS the status indication is enabled.
 * Bit Value:
 * 0 - Enable ECC double error interrupt to external host for this SRAM.
 * 1 - Disable ECC double error interrupt for this SRAM.
 * Bit Description:
 * b0 - Name of first SRAM with ECC.
 * ...
 */
#define L3C_ECC_DOUBLE_ERROR_MASK_0 0x0061
#define L3C_ECC_DOUBLE_ERROR_MASK_0__LENGTH 0x0001

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_DOUBLE_ERROR_MASK_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_DISABLE_FIX_0.
 * EZcp API: EZapiPrm_writeReg
 *
 * ECC Disable Fix: Disables ECC correction that corrects single-error in
 * SRAMs that have ECC protection.
 * Bit Value:
 * 0 - Enable ECC correction (only single errors can be corrected).
 * 1 - Disable ECC correction.
 * Bit Description:
 * b0 - First ECC ID of the SRAM (ECCID)
 */
#define L3C_ECC_DISABLE_FIX_0 0x0069
#define L3C_ECC_DISABLE_FIX_0__LENGTH 0x0001

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_DISABLE_FIX_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_DISABLE_FIX_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_DISABLE_FIX_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_DISABLE_FIX_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_DISABLE_FIX_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_DISABLE_FIX_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_DISABLE_FIX_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_DISABLE_FIX_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_DISABLE_FIX_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_DISABLE_FIX_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_DISABLE_FIX_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_DISABLE_STATUS_0.
 * EZcp API: EZapiPrm_writeReg
 *
 * ECC Disable Status 0: Disables SRAM ECC status indication for memories to
 * host block. An interrupt will be sent to external host if in register
 * ECC_SINGLE_ERROR_MASK or ECC_DOUBLE_ERROR_MASK the interrupt bit is
 * enabled.
 * Bit Value:
 * 0 - Enable ECC status indication to host block.
 * 1 - Disable ECC status indication.
 * Bit Description:
 * b0 - First ECC ID of the SRAM (ECCID)
 */
#define L3C_ECC_DISABLE_STATUS_0 0x0071
#define L3C_ECC_DISABLE_STATUS_0__LENGTH 0x0001

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_DISABLE_STATUS_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_DISABLE_STATUS_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_DISABLE_STATUS_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_DISABLE_STATUS_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_DISABLE_STATUS_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_DISABLE_STATUS_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_DISABLE_STATUS_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_DISABLE_STATUS_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_DISABLE_STATUS_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_DISABLE_STATUS_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_DISABLE_STATUS_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * ECC_LATCH_MODE_0.
 * EZcp API: EZapiChannel_StatCmd_GetSERInfo
 *
 * ECC Latch Mode 0: Indicates if the first or last ECC error (faulty line
 * and syndrome bit) will be stored by the SRAM. This may be useful
 * understanding multi ECC error events. When reading the registers
 * ECC_ADDR_ERROR_DATA_LOW/HIGH the results will be according to register
 * ECC_LATCH_MODE.
 * Bit Value:
 * 1 - First ECC error will be stored by the SRAM.
 * 0 - Last ECC error will be stored by the SRAM.
 * Bit Description:
 * b0 - First ECC ID of the SRAM (ECCID)
 */
#define L3C_ECC_LATCH_MODE_0 0x0079
#define L3C_ECC_LATCH_MODE_0__LENGTH 0x0001

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_SHIFT 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_MASK  0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_0_FIELD 0,0

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_SHIFT 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_MASK  0x2
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_1_FIELD 1,1

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_SHIFT 2
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_MASK  0x4
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_2_FIELD 2,2

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_SHIFT 3
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_MASK  0x8
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_3_FIELD 3,3

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_SHIFT 4
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_MASK  0x10
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_4_FIELD 4,4

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_SHIFT 5
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_MASK  0x20
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_LOW_5_FIELD 5,5

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_SHIFT 6
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_MASK  0x40
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_0_FIELD 6,6

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_SHIFT 7
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_MASK  0x80
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_1_FIELD 7,7

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_SHIFT 8
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_MASK  0x100
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_2_FIELD 8,8

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_SHIFT 9
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_MASK  0x200
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_3_FIELD 9,9

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_SHIFT 10
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_MASK  0x400
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_4_FIELD 10,10

#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_SHIFT 11
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_MASK  0x800
#define L3C_ECC_LATCH_MODE_0__CACHE_DATA_HIGH_5_FIELD 11,11

#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_SHIFT 12
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_MASK  0x1000
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_0_FIELD 12,12

#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_SHIFT 13
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_MASK  0x2000
#define L3C_ECC_LATCH_MODE_0__CACHE_CTRLS_1_FIELD 13,13

#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_SHIFT 14
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_MASK  0x4000
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_0_FIELD 14,14

#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_SHIFT 15
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_MASK  0x8000
#define L3C_ECC_LATCH_MODE_0__COB_CTRLS_1_FIELD 15,15

#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_SHIFT 16
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_MASK  0x10000
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_0_FIELD 16,16

#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_SHIFT 17
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_MASK  0x20000
#define L3C_ECC_LATCH_MODE_0__TRB_CMDS_1_FIELD 17,17

#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_SHIFT 18
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_MASK  0x40000
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_0_FIELD 18,18

#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_SHIFT 19
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_MASK  0x80000
#define L3C_ECC_LATCH_MODE_0__EFDB_DATA_1_FIELD 19,19

#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_SHIFT 20
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_MASK  0x100000
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_0_FIELD 20,20

#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_SHIFT 21
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_MASK  0x200000
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_LOW_1_FIELD 21,21

#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_SHIFT 22
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_MASK  0x400000
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_0_FIELD 22,22

#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_SHIFT 23
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_MASK  0x800000
#define L3C_ECC_LATCH_MODE_0__WRDB_DATA_HIGH_1_FIELD 23,23

#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_SHIFT 24
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_MASK  0x1000000
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_0_FIELD 24,24

#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_SHIFT 25
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_MASK  0x2000000
#define L3C_ECC_LATCH_MODE_0__EMEM_TAG_ATTRS_1_FIELD 25,25

#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_SHIFT 26
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_MASK  0x4000000
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_0_FIELD 26,26

#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_SHIFT 27
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_MASK  0x8000000
#define L3C_ECC_LATCH_MODE_0__EMEM_WB_FIFO_1_FIELD 27,27

#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_SHIFT 28
#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_MASK  0x10000000
#define L3C_ECC_LATCH_MODE_0__CHI_DBID_ATTRS_FIELD 28,28

#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_SHIFT 29
#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_MASK  0x20000000
#define L3C_ECC_LATCH_MODE_0__CDN_ABSRB_FIFO_FIELD 29,29

#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_SHIFT 30
#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_WIDTH 1
#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_RESET_VAL 0
#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_RMASK 0x1
#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_MASK  0x40000000
#define L3C_ECC_LATCH_MODE_0__DDN_ABSRB_FIFO_FIELD 30,30


/*
 * CHI_CFG.
 * CHI related configuration
 * - TAG_MASK, FWD_SHIFT, PASS_DIRTY_SHIFT
 *   configurations to select stream using CHI hooks.
 *   stream = PMR_Base + (steering_tag_masked | wr and (
 * forward_indication,number of sharers)_shifted | rd and pass_dirty_shifted)
 * *redundant since profile is calculated in HNF, passed on the transaction*
 */
#define L3C_CHI_CFG 0x0120
#define L3C_CHI_CFG__LENGTH 0x0001

#define L3C_CHI_CFG__TAG_MASK_SHIFT 0
#define L3C_CHI_CFG__TAG_MASK_WIDTH 8
#define L3C_CHI_CFG__TAG_MASK_RESET_VAL 0
#define L3C_CHI_CFG__TAG_MASK_RMASK 0xff
#define L3C_CHI_CFG__TAG_MASK_MASK  0xff
#define L3C_CHI_CFG__TAG_MASK_FIELD 0,7

#define L3C_CHI_CFG__FWD_SHIFT_SHIFT 8
#define L3C_CHI_CFG__FWD_SHIFT_WIDTH 4
#define L3C_CHI_CFG__FWD_SHIFT_RESET_VAL 8
#define L3C_CHI_CFG__FWD_SHIFT_RMASK 0xf
#define L3C_CHI_CFG__FWD_SHIFT_MASK  0xf00
#define L3C_CHI_CFG__FWD_SHIFT_FIELD 8,11

#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_SHIFT 12
#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_WIDTH 4
#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_RESET_VAL 8
#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_RMASK 0xf
#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_MASK  0xf000
#define L3C_CHI_CFG__PASS_DIRTY_SHIFT_FIELD 12,15


/*
 * PROF_PROP.
 * Specifies the behavior of the cache population mechanism, miscellaneous
 * properties
 */
#define L3C_PROF_PROP 0x0170
#define L3C_PROF_PROP__LENGTH 0x0001

#define L3C_PROF_PROP__WR_THROUGH_SHIFT 0
#define L3C_PROF_PROP__WR_THROUGH_WIDTH 16
#define L3C_PROF_PROP__WR_THROUGH_RESET_VAL 0
#define L3C_PROF_PROP__WR_THROUGH_RMASK 0xffff
#define L3C_PROF_PROP__WR_THROUGH_MASK  0xffff
#define L3C_PROF_PROP__WR_THROUGH_FIELD 0,15


/*
 * PROF_RD_MISS.
 * Specifies the behavior of the cache population mechanism for the case
 * where a non-posted request misses in the cache.
 */
#define L3C_PROF_RD_MISS__FIRST_WORD 0x0180
#define L3C_PROF_RD_MISS__LAST_WORD 0x018f
#define L3C_PROF_RD_MISS__LENGTH 0x0010
#define L3C_PROF_RD_MISS__STRIDE 0x0001

#define L3C_PROF_RD_MISS__LOW_ORDER_SHIFT 0
#define L3C_PROF_RD_MISS__LOW_ORDER_WIDTH 5
#define L3C_PROF_RD_MISS__LOW_ORDER_RESET_VAL 11
#define L3C_PROF_RD_MISS__LOW_ORDER_RMASK 0x1f
#define L3C_PROF_RD_MISS__LOW_ORDER_MASK  0x1f
#define L3C_PROF_RD_MISS__LOW_ORDER_FIELD 0,4

#define L3C_PROF_RD_MISS__HIGH_ORDER_SHIFT 5
#define L3C_PROF_RD_MISS__HIGH_ORDER_WIDTH 5
#define L3C_PROF_RD_MISS__HIGH_ORDER_RESET_VAL 0
#define L3C_PROF_RD_MISS__HIGH_ORDER_RMASK 0x1f
#define L3C_PROF_RD_MISS__HIGH_ORDER_MASK  0x3e0
#define L3C_PROF_RD_MISS__HIGH_ORDER_FIELD 5,9

#define L3C_PROF_RD_MISS__ALLOC_STATE_SHIFT 12
#define L3C_PROF_RD_MISS__ALLOC_STATE_WIDTH 1
#define L3C_PROF_RD_MISS__ALLOC_STATE_RESET_VAL 0
#define L3C_PROF_RD_MISS__ALLOC_STATE_RMASK 0x1
#define L3C_PROF_RD_MISS__ALLOC_STATE_MASK  0x1000
#define L3C_PROF_RD_MISS__ALLOC_STATE_FIELD 12,12

#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_SHIFT 13
#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_WIDTH 1
#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_RESET_VAL 0
#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_RMASK 0x1
#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_MASK  0x2000
#define L3C_PROF_RD_MISS__LOW_STATE_BLK_ALLOC_FIELD 13,13

#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_SHIFT 14
#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_WIDTH 1
#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_RESET_VAL 0
#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_RMASK 0x1
#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_MASK  0x4000
#define L3C_PROF_RD_MISS__HIGH_STATE_BLK_ALLOC_FIELD 14,14

#define L3C_PROF_RD_MISS__PROB_SHIFT 16
#define L3C_PROF_RD_MISS__PROB_WIDTH 16
#define L3C_PROF_RD_MISS__PROB_RESET_VAL 0
#define L3C_PROF_RD_MISS__PROB_RMASK 0xffff
#define L3C_PROF_RD_MISS__PROB_MASK  0xffff0000
#define L3C_PROF_RD_MISS__PROB_FIELD 16,31


/*
 * PROF_WR_MISS.
 * Specifies the behavior of the cache population mechanism for the case
 * where a posted request misses in the cache.
 */
#define L3C_PROF_WR_MISS__FIRST_WORD 0x0190
#define L3C_PROF_WR_MISS__LAST_WORD 0x019f
#define L3C_PROF_WR_MISS__LENGTH 0x0010
#define L3C_PROF_WR_MISS__STRIDE 0x0001

#define L3C_PROF_WR_MISS__LOW_ORDER_SHIFT 0
#define L3C_PROF_WR_MISS__LOW_ORDER_WIDTH 5
#define L3C_PROF_WR_MISS__LOW_ORDER_RESET_VAL 11
#define L3C_PROF_WR_MISS__LOW_ORDER_RMASK 0x1f
#define L3C_PROF_WR_MISS__LOW_ORDER_MASK  0x1f
#define L3C_PROF_WR_MISS__LOW_ORDER_FIELD 0,4

#define L3C_PROF_WR_MISS__HIGH_ORDER_SHIFT 5
#define L3C_PROF_WR_MISS__HIGH_ORDER_WIDTH 5
#define L3C_PROF_WR_MISS__HIGH_ORDER_RESET_VAL 0
#define L3C_PROF_WR_MISS__HIGH_ORDER_RMASK 0x1f
#define L3C_PROF_WR_MISS__HIGH_ORDER_MASK  0x3e0
#define L3C_PROF_WR_MISS__HIGH_ORDER_FIELD 5,9

#define L3C_PROF_WR_MISS__ALLOC_STATE_SHIFT 12
#define L3C_PROF_WR_MISS__ALLOC_STATE_WIDTH 1
#define L3C_PROF_WR_MISS__ALLOC_STATE_RESET_VAL 0
#define L3C_PROF_WR_MISS__ALLOC_STATE_RMASK 0x1
#define L3C_PROF_WR_MISS__ALLOC_STATE_MASK  0x1000
#define L3C_PROF_WR_MISS__ALLOC_STATE_FIELD 12,12

#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_SHIFT 13
#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_WIDTH 1
#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_RESET_VAL 0
#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_RMASK 0x1
#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_MASK  0x2000
#define L3C_PROF_WR_MISS__LOW_STATE_BLK_ALLOC_FIELD 13,13

#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_SHIFT 14
#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_WIDTH 1
#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_RESET_VAL 0
#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_RMASK 0x1
#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_MASK  0x4000
#define L3C_PROF_WR_MISS__HIGH_STATE_BLK_ALLOC_FIELD 14,14

#define L3C_PROF_WR_MISS__PROB_SHIFT 16
#define L3C_PROF_WR_MISS__PROB_WIDTH 16
#define L3C_PROF_WR_MISS__PROB_RESET_VAL 0
#define L3C_PROF_WR_MISS__PROB_RMASK 0xffff
#define L3C_PROF_WR_MISS__PROB_MASK  0xffff0000
#define L3C_PROF_WR_MISS__PROB_FIELD 16,31


/*
 * PROF_RD_HIT0.
 * Specifies the behavior of the cache population mechanism for the case
 * where a non-posted request hits in the cache, in an entry in which the
 * State Bit is 0.
 */
#define L3C_PROF_RD_HIT0__FIRST_WORD 0x01a0
#define L3C_PROF_RD_HIT0__LAST_WORD 0x01af
#define L3C_PROF_RD_HIT0__LENGTH 0x0010
#define L3C_PROF_RD_HIT0__STRIDE 0x0001

#define L3C_PROF_RD_HIT0__LOW_DELTA_SHIFT 0
#define L3C_PROF_RD_HIT0__LOW_DELTA_WIDTH 5
#define L3C_PROF_RD_HIT0__LOW_DELTA_RESET_VAL 11
#define L3C_PROF_RD_HIT0__LOW_DELTA_RMASK 0x1f
#define L3C_PROF_RD_HIT0__LOW_DELTA_MASK  0x1f
#define L3C_PROF_RD_HIT0__LOW_DELTA_FIELD 0,4

#define L3C_PROF_RD_HIT0__HIGH_DELTA_SHIFT 5
#define L3C_PROF_RD_HIT0__HIGH_DELTA_WIDTH 5
#define L3C_PROF_RD_HIT0__HIGH_DELTA_RESET_VAL 0
#define L3C_PROF_RD_HIT0__HIGH_DELTA_RMASK 0x1f
#define L3C_PROF_RD_HIT0__HIGH_DELTA_MASK  0x3e0
#define L3C_PROF_RD_HIT0__HIGH_DELTA_FIELD 5,9

#define L3C_PROF_RD_HIT0__NEW_STATE_SHIFT 12
#define L3C_PROF_RD_HIT0__NEW_STATE_WIDTH 1
#define L3C_PROF_RD_HIT0__NEW_STATE_RESET_VAL 0
#define L3C_PROF_RD_HIT0__NEW_STATE_RMASK 0x1
#define L3C_PROF_RD_HIT0__NEW_STATE_MASK  0x1000
#define L3C_PROF_RD_HIT0__NEW_STATE_FIELD 12,12

#define L3C_PROF_RD_HIT0__PROB_SHIFT 16
#define L3C_PROF_RD_HIT0__PROB_WIDTH 16
#define L3C_PROF_RD_HIT0__PROB_RESET_VAL 0
#define L3C_PROF_RD_HIT0__PROB_RMASK 0xffff
#define L3C_PROF_RD_HIT0__PROB_MASK  0xffff0000
#define L3C_PROF_RD_HIT0__PROB_FIELD 16,31


/*
 * PROF_WR_HIT0.
 * Specifies the behavior of the cache population mechanism for the case
 * where a posted request hits in the cache, in an entry in which the State
 * Bit is 0.
 */
#define L3C_PROF_WR_HIT0__FIRST_WORD 0x01b0
#define L3C_PROF_WR_HIT0__LAST_WORD 0x01bf
#define L3C_PROF_WR_HIT0__LENGTH 0x0010
#define L3C_PROF_WR_HIT0__STRIDE 0x0001

#define L3C_PROF_WR_HIT0__LOW_DELTA_SHIFT 0
#define L3C_PROF_WR_HIT0__LOW_DELTA_WIDTH 5
#define L3C_PROF_WR_HIT0__LOW_DELTA_RESET_VAL 11
#define L3C_PROF_WR_HIT0__LOW_DELTA_RMASK 0x1f
#define L3C_PROF_WR_HIT0__LOW_DELTA_MASK  0x1f
#define L3C_PROF_WR_HIT0__LOW_DELTA_FIELD 0,4

#define L3C_PROF_WR_HIT0__HIGH_DELTA_SHIFT 5
#define L3C_PROF_WR_HIT0__HIGH_DELTA_WIDTH 5
#define L3C_PROF_WR_HIT0__HIGH_DELTA_RESET_VAL 0
#define L3C_PROF_WR_HIT0__HIGH_DELTA_RMASK 0x1f
#define L3C_PROF_WR_HIT0__HIGH_DELTA_MASK  0x3e0
#define L3C_PROF_WR_HIT0__HIGH_DELTA_FIELD 5,9

#define L3C_PROF_WR_HIT0__NEW_STATE_SHIFT 12
#define L3C_PROF_WR_HIT0__NEW_STATE_WIDTH 1
#define L3C_PROF_WR_HIT0__NEW_STATE_RESET_VAL 0
#define L3C_PROF_WR_HIT0__NEW_STATE_RMASK 0x1
#define L3C_PROF_WR_HIT0__NEW_STATE_MASK  0x1000
#define L3C_PROF_WR_HIT0__NEW_STATE_FIELD 12,12

#define L3C_PROF_WR_HIT0__PROB_SHIFT 16
#define L3C_PROF_WR_HIT0__PROB_WIDTH 16
#define L3C_PROF_WR_HIT0__PROB_RESET_VAL 0
#define L3C_PROF_WR_HIT0__PROB_RMASK 0xffff
#define L3C_PROF_WR_HIT0__PROB_MASK  0xffff0000
#define L3C_PROF_WR_HIT0__PROB_FIELD 16,31


/*
 * PROF_RD_HIT1.
 * Specifies the behavior of the cache population mechanism for the case
 * where a non-posted request hits in the cache, in an entry in which the
 * State Bit is 1.
 */
#define L3C_PROF_RD_HIT1__FIRST_WORD 0x01c0
#define L3C_PROF_RD_HIT1__LAST_WORD 0x01cf
#define L3C_PROF_RD_HIT1__LENGTH 0x0010
#define L3C_PROF_RD_HIT1__STRIDE 0x0001

#define L3C_PROF_RD_HIT1__LOW_DELTA_SHIFT 0
#define L3C_PROF_RD_HIT1__LOW_DELTA_WIDTH 5
#define L3C_PROF_RD_HIT1__LOW_DELTA_RESET_VAL 11
#define L3C_PROF_RD_HIT1__LOW_DELTA_RMASK 0x1f
#define L3C_PROF_RD_HIT1__LOW_DELTA_MASK  0x1f
#define L3C_PROF_RD_HIT1__LOW_DELTA_FIELD 0,4

#define L3C_PROF_RD_HIT1__HIGH_DELTA_SHIFT 5
#define L3C_PROF_RD_HIT1__HIGH_DELTA_WIDTH 5
#define L3C_PROF_RD_HIT1__HIGH_DELTA_RESET_VAL 0
#define L3C_PROF_RD_HIT1__HIGH_DELTA_RMASK 0x1f
#define L3C_PROF_RD_HIT1__HIGH_DELTA_MASK  0x3e0
#define L3C_PROF_RD_HIT1__HIGH_DELTA_FIELD 5,9

#define L3C_PROF_RD_HIT1__NEW_STATE_SHIFT 12
#define L3C_PROF_RD_HIT1__NEW_STATE_WIDTH 1
#define L3C_PROF_RD_HIT1__NEW_STATE_RESET_VAL 0
#define L3C_PROF_RD_HIT1__NEW_STATE_RMASK 0x1
#define L3C_PROF_RD_HIT1__NEW_STATE_MASK  0x1000
#define L3C_PROF_RD_HIT1__NEW_STATE_FIELD 12,12

#define L3C_PROF_RD_HIT1__PROB_SHIFT 16
#define L3C_PROF_RD_HIT1__PROB_WIDTH 16
#define L3C_PROF_RD_HIT1__PROB_RESET_VAL 0
#define L3C_PROF_RD_HIT1__PROB_RMASK 0xffff
#define L3C_PROF_RD_HIT1__PROB_MASK  0xffff0000
#define L3C_PROF_RD_HIT1__PROB_FIELD 16,31


/*
 * PROF_WR_HIT1.
 * Specifies the behavior of the cache population mechanism for the case
 * where a posted request hits in the cache, in an entry in which the State
 * Bit is 1.
 */
#define L3C_PROF_WR_HIT1__FIRST_WORD 0x01d0
#define L3C_PROF_WR_HIT1__LAST_WORD 0x01df
#define L3C_PROF_WR_HIT1__LENGTH 0x0010
#define L3C_PROF_WR_HIT1__STRIDE 0x0001

#define L3C_PROF_WR_HIT1__LOW_DELTA_SHIFT 0
#define L3C_PROF_WR_HIT1__LOW_DELTA_WIDTH 5
#define L3C_PROF_WR_HIT1__LOW_DELTA_RESET_VAL 11
#define L3C_PROF_WR_HIT1__LOW_DELTA_RMASK 0x1f
#define L3C_PROF_WR_HIT1__LOW_DELTA_MASK  0x1f
#define L3C_PROF_WR_HIT1__LOW_DELTA_FIELD 0,4

#define L3C_PROF_WR_HIT1__HIGH_DELTA_SHIFT 5
#define L3C_PROF_WR_HIT1__HIGH_DELTA_WIDTH 5
#define L3C_PROF_WR_HIT1__HIGH_DELTA_RESET_VAL 0
#define L3C_PROF_WR_HIT1__HIGH_DELTA_RMASK 0x1f
#define L3C_PROF_WR_HIT1__HIGH_DELTA_MASK  0x3e0
#define L3C_PROF_WR_HIT1__HIGH_DELTA_FIELD 5,9

#define L3C_PROF_WR_HIT1__NEW_STATE_SHIFT 12
#define L3C_PROF_WR_HIT1__NEW_STATE_WIDTH 1
#define L3C_PROF_WR_HIT1__NEW_STATE_RESET_VAL 0
#define L3C_PROF_WR_HIT1__NEW_STATE_RMASK 0x1
#define L3C_PROF_WR_HIT1__NEW_STATE_MASK  0x1000
#define L3C_PROF_WR_HIT1__NEW_STATE_FIELD 12,12

#define L3C_PROF_WR_HIT1__PROB_SHIFT 16
#define L3C_PROF_WR_HIT1__PROB_WIDTH 16
#define L3C_PROF_WR_HIT1__PROB_RESET_VAL 0
#define L3C_PROF_WR_HIT1__PROB_RMASK 0xffff
#define L3C_PROF_WR_HIT1__PROB_MASK  0xffff0000
#define L3C_PROF_WR_HIT1__PROB_FIELD 16,31


/*
 * LFSR_PROB_MISS.
 * seed load for miss probability LFSR
 */
#define L3C_LFSR_PROB_MISS 0x01e0
#define L3C_LFSR_PROB_MISS__LENGTH 0x0001

#define L3C_LFSR_PROB_MISS__SEED_SHIFT 0
#define L3C_LFSR_PROB_MISS__SEED_WIDTH 24
#define L3C_LFSR_PROB_MISS__SEED_RESET_VAL 0
#define L3C_LFSR_PROB_MISS__SEED_RMASK 0xffffff
#define L3C_LFSR_PROB_MISS__SEED_MASK  0xffffff
#define L3C_LFSR_PROB_MISS__SEED_FIELD 0,23


/*
 * LFSR_PROB_HIT0.
 * seed load for hit0 probability LFSR
 */
#define L3C_LFSR_PROB_HIT0 0x01e1
#define L3C_LFSR_PROB_HIT0__LENGTH 0x0001

#define L3C_LFSR_PROB_HIT0__SEED_SHIFT 0
#define L3C_LFSR_PROB_HIT0__SEED_WIDTH 24
#define L3C_LFSR_PROB_HIT0__SEED_RESET_VAL 0
#define L3C_LFSR_PROB_HIT0__SEED_RMASK 0xffffff
#define L3C_LFSR_PROB_HIT0__SEED_MASK  0xffffff
#define L3C_LFSR_PROB_HIT0__SEED_FIELD 0,23


/*
 * LFSR_PROB_HIT1.
 * seed load for hit1 probability LFSR
 */
#define L3C_LFSR_PROB_HIT1 0x01e2
#define L3C_LFSR_PROB_HIT1__LENGTH 0x0001

#define L3C_LFSR_PROB_HIT1__SEED_SHIFT 0
#define L3C_LFSR_PROB_HIT1__SEED_WIDTH 24
#define L3C_LFSR_PROB_HIT1__SEED_RESET_VAL 0
#define L3C_LFSR_PROB_HIT1__SEED_RMASK 0xffffff
#define L3C_LFSR_PROB_HIT1__SEED_MASK  0xffffff
#define L3C_LFSR_PROB_HIT1__SEED_FIELD 0,23


/*
 * MAIN_CFG.
 * L3C main configurations, features enabling
 */
#define L3C_MAIN_CFG 0x01f0
#define L3C_MAIN_CFG__LENGTH 0x0001

#define L3C_MAIN_CFG__CHI_EN_SHIFT 0
#define L3C_MAIN_CFG__CHI_EN_WIDTH 1
#define L3C_MAIN_CFG__CHI_EN_RESET_VAL 1
#define L3C_MAIN_CFG__CHI_EN_RMASK 0x1
#define L3C_MAIN_CFG__CHI_EN_MASK  0x1
#define L3C_MAIN_CFG__CHI_EN_FIELD 0,0

#define L3C_MAIN_CFG__EMI_EN_SHIFT 1
#define L3C_MAIN_CFG__EMI_EN_WIDTH 1
#define L3C_MAIN_CFG__EMI_EN_RESET_VAL 1
#define L3C_MAIN_CFG__EMI_EN_RMASK 0x1
#define L3C_MAIN_CFG__EMI_EN_MASK  0x2
#define L3C_MAIN_CFG__EMI_EN_FIELD 1,1

#define L3C_MAIN_CFG__RDUNIQ_EN_SHIFT 16
#define L3C_MAIN_CFG__RDUNIQ_EN_WIDTH 1
#define L3C_MAIN_CFG__RDUNIQ_EN_RESET_VAL 1
#define L3C_MAIN_CFG__RDUNIQ_EN_RMASK 0x1
#define L3C_MAIN_CFG__RDUNIQ_EN_MASK  0x10000
#define L3C_MAIN_CFG__RDUNIQ_EN_FIELD 16,16

#define L3C_MAIN_CFG__FLUSH_EN_SHIFT 20
#define L3C_MAIN_CFG__FLUSH_EN_WIDTH 1
#define L3C_MAIN_CFG__FLUSH_EN_RESET_VAL 0
#define L3C_MAIN_CFG__FLUSH_EN_RMASK 0x1
#define L3C_MAIN_CFG__FLUSH_EN_MASK  0x100000
#define L3C_MAIN_CFG__FLUSH_EN_FIELD 20,20

#define L3C_MAIN_CFG__FLUSH_HALT_CHI_SHIFT 21
#define L3C_MAIN_CFG__FLUSH_HALT_CHI_WIDTH 1
#define L3C_MAIN_CFG__FLUSH_HALT_CHI_RESET_VAL 1
#define L3C_MAIN_CFG__FLUSH_HALT_CHI_RMASK 0x1
#define L3C_MAIN_CFG__FLUSH_HALT_CHI_MASK  0x200000
#define L3C_MAIN_CFG__FLUSH_HALT_CHI_FIELD 21,21

#define L3C_MAIN_CFG__FORCE_FLUSH_SHIFT 22
#define L3C_MAIN_CFG__FORCE_FLUSH_WIDTH 1
#define L3C_MAIN_CFG__FORCE_FLUSH_RESET_VAL 0
#define L3C_MAIN_CFG__FORCE_FLUSH_RMASK 0x1
#define L3C_MAIN_CFG__FORCE_FLUSH_MASK  0x400000
#define L3C_MAIN_CFG__FORCE_FLUSH_FIELD 22,22


/*
 * PMR_DFN.
 * The properties of a PMR (physical memory region) that are relevant for L3C
 */
#define L3C_PMR_DFN__FIRST_WORD 0x0200
#define L3C_PMR_DFN__LAST_WORD 0x0207
#define L3C_PMR_DFN__LENGTH 0x0008
#define L3C_PMR_DFN__STRIDE 0x0001

#define L3C_PMR_DFN__THRESHOLD_SHIFT 0
#define L3C_PMR_DFN__THRESHOLD_WIDTH 10
#define L3C_PMR_DFN__THRESHOLD_RESET_VAL 0
#define L3C_PMR_DFN__THRESHOLD_RMASK 0x3ff
#define L3C_PMR_DFN__THRESHOLD_MASK  0x3ff
#define L3C_PMR_DFN__THRESHOLD_FIELD 0,9

#define L3C_PMR_DFN__DIMM_TYPE_SHIFT 12
#define L3C_PMR_DFN__DIMM_TYPE_WIDTH 1
#define L3C_PMR_DFN__DIMM_TYPE_RESET_VAL 0
#define L3C_PMR_DFN__DIMM_TYPE_RMASK 0x1
#define L3C_PMR_DFN__DIMM_TYPE_MASK  0x1000
#define L3C_PMR_DFN__DIMM_TYPE_FIELD 12,12

#define L3C_PMR_DFN__MSS_PORT_NUM_SHIFT 16
#define L3C_PMR_DFN__MSS_PORT_NUM_WIDTH 2
#define L3C_PMR_DFN__MSS_PORT_NUM_RESET_VAL 1
#define L3C_PMR_DFN__MSS_PORT_NUM_RMASK 0x3
#define L3C_PMR_DFN__MSS_PORT_NUM_MASK  0x30000
#define L3C_PMR_DFN__MSS_PORT_NUM_FIELD 16,17

#define L3C_PMR_DFN__EMEM_NUM_SHIFT 20
#define L3C_PMR_DFN__EMEM_NUM_WIDTH 2
#define L3C_PMR_DFN__EMEM_NUM_RESET_VAL 0
#define L3C_PMR_DFN__EMEM_NUM_RMASK 0x3
#define L3C_PMR_DFN__EMEM_NUM_MASK  0x300000
#define L3C_PMR_DFN__EMEM_NUM_FIELD 20,21

#define L3C_PMR_DFN__CHI_STREAM_SHIFT 24
#define L3C_PMR_DFN__CHI_STREAM_WIDTH 8
#define L3C_PMR_DFN__CHI_STREAM_RESET_VAL 0
#define L3C_PMR_DFN__CHI_STREAM_RMASK 0xff
#define L3C_PMR_DFN__CHI_STREAM_MASK  0xff000000
#define L3C_PMR_DFN__CHI_STREAM_FIELD 24,31


/*
 * PMR_DFN_1.
 * The properties of a PMR (physical memory region) that are relevant for L3C
 */
#define L3C_PMR_DFN_1__FIRST_WORD 0x0208
#define L3C_PMR_DFN_1__LAST_WORD 0x020f
#define L3C_PMR_DFN_1__LENGTH 0x0008
#define L3C_PMR_DFN_1__STRIDE 0x0001

#define L3C_PMR_DFN_1__EMI_BASE_TH_SHIFT 0
#define L3C_PMR_DFN_1__EMI_BASE_TH_WIDTH 10
#define L3C_PMR_DFN_1__EMI_BASE_TH_RESET_VAL 0
#define L3C_PMR_DFN_1__EMI_BASE_TH_RMASK 0x3ff
#define L3C_PMR_DFN_1__EMI_BASE_TH_MASK  0x3ff
#define L3C_PMR_DFN_1__EMI_BASE_TH_FIELD 0,9

#define L3C_PMR_DFN_1__EMI_BASE_ADD_SHIFT 12
#define L3C_PMR_DFN_1__EMI_BASE_ADD_WIDTH 1
#define L3C_PMR_DFN_1__EMI_BASE_ADD_RESET_VAL 0
#define L3C_PMR_DFN_1__EMI_BASE_ADD_RMASK 0x1
#define L3C_PMR_DFN_1__EMI_BASE_ADD_MASK  0x1000
#define L3C_PMR_DFN_1__EMI_BASE_ADD_FIELD 12,12


/*
 * SCRMBL_EN.
 * Various Scrambling Enable Bits
 */
#define L3C_SCRMBL_EN 0x0210
#define L3C_SCRMBL_EN__LENGTH 0x0001

#define L3C_SCRMBL_EN__CACHE_BANK_SHIFT 0
#define L3C_SCRMBL_EN__CACHE_BANK_WIDTH 1
#define L3C_SCRMBL_EN__CACHE_BANK_RESET_VAL 1
#define L3C_SCRMBL_EN__CACHE_BANK_RMASK 0x1
#define L3C_SCRMBL_EN__CACHE_BANK_MASK  0x1
#define L3C_SCRMBL_EN__CACHE_BANK_FIELD 0,0

#define L3C_SCRMBL_EN__CACHE_SET_SHIFT 8
#define L3C_SCRMBL_EN__CACHE_SET_WIDTH 1
#define L3C_SCRMBL_EN__CACHE_SET_RESET_VAL 1
#define L3C_SCRMBL_EN__CACHE_SET_RMASK 0x1
#define L3C_SCRMBL_EN__CACHE_SET_MASK  0x100
#define L3C_SCRMBL_EN__CACHE_SET_FIELD 8,8

#define L3C_SCRMBL_EN__DDR_ADDR_SHIFT 16
#define L3C_SCRMBL_EN__DDR_ADDR_WIDTH 1
#define L3C_SCRMBL_EN__DDR_ADDR_RESET_VAL 1
#define L3C_SCRMBL_EN__DDR_ADDR_RMASK 0x1
#define L3C_SCRMBL_EN__DDR_ADDR_MASK  0x10000
#define L3C_SCRMBL_EN__DDR_ADDR_FIELD 16,16

#define L3C_SCRMBL_EN__HMC_ADDR_SHIFT 24
#define L3C_SCRMBL_EN__HMC_ADDR_WIDTH 1
#define L3C_SCRMBL_EN__HMC_ADDR_RESET_VAL 0
#define L3C_SCRMBL_EN__HMC_ADDR_RMASK 0x1
#define L3C_SCRMBL_EN__HMC_ADDR_MASK  0x1000000
#define L3C_SCRMBL_EN__HMC_ADDR_FIELD 24,24


/*
 * EMEM_CFG.
 * EMEM related configuration
 */
#define L3C_EMEM_CFG 0x0211
#define L3C_EMEM_CFG__LENGTH 0x0001

#define L3C_EMEM_CFG__PMR_SHARE_DDR_SHIFT 0
#define L3C_EMEM_CFG__PMR_SHARE_DDR_WIDTH 2
#define L3C_EMEM_CFG__PMR_SHARE_DDR_RESET_VAL 0
#define L3C_EMEM_CFG__PMR_SHARE_DDR_RMASK 0x3
#define L3C_EMEM_CFG__PMR_SHARE_DDR_MASK  0x3
#define L3C_EMEM_CFG__PMR_SHARE_DDR_FIELD 0,1

#define L3C_EMEM_CFG__PMR_SHARE_HMC_SHIFT 8
#define L3C_EMEM_CFG__PMR_SHARE_HMC_WIDTH 2
#define L3C_EMEM_CFG__PMR_SHARE_HMC_RESET_VAL 0
#define L3C_EMEM_CFG__PMR_SHARE_HMC_RMASK 0x3
#define L3C_EMEM_CFG__PMR_SHARE_HMC_MASK  0x300
#define L3C_EMEM_CFG__PMR_SHARE_HMC_FIELD 8,9

#define L3C_EMEM_CFG__MSS_IS_MSB_SHIFT 12
#define L3C_EMEM_CFG__MSS_IS_MSB_WIDTH 1
#define L3C_EMEM_CFG__MSS_IS_MSB_RESET_VAL 0
#define L3C_EMEM_CFG__MSS_IS_MSB_RMASK 0x1
#define L3C_EMEM_CFG__MSS_IS_MSB_MASK  0x1000
#define L3C_EMEM_CFG__MSS_IS_MSB_FIELD 12,12

#define L3C_EMEM_CFG__PMR_TO_RANK_EN_SHIFT 16
#define L3C_EMEM_CFG__PMR_TO_RANK_EN_WIDTH 1
#define L3C_EMEM_CFG__PMR_TO_RANK_EN_RESET_VAL 0
#define L3C_EMEM_CFG__PMR_TO_RANK_EN_RMASK 0x1
#define L3C_EMEM_CFG__PMR_TO_RANK_EN_MASK  0x10000
#define L3C_EMEM_CFG__PMR_TO_RANK_EN_FIELD 16,16

#define L3C_EMEM_CFG__RANK_IS_QUAD_SHIFT 17
#define L3C_EMEM_CFG__RANK_IS_QUAD_WIDTH 1
#define L3C_EMEM_CFG__RANK_IS_QUAD_RESET_VAL 0
#define L3C_EMEM_CFG__RANK_IS_QUAD_RMASK 0x1
#define L3C_EMEM_CFG__RANK_IS_QUAD_MASK  0x20000
#define L3C_EMEM_CFG__RANK_IS_QUAD_FIELD 17,17

#define L3C_EMEM_CFG__RANK_MAP_SHIFT 18
#define L3C_EMEM_CFG__RANK_MAP_WIDTH 1
#define L3C_EMEM_CFG__RANK_MAP_RESET_VAL 0
#define L3C_EMEM_CFG__RANK_MAP_RMASK 0x1
#define L3C_EMEM_CFG__RANK_MAP_MASK  0x40000
#define L3C_EMEM_CFG__RANK_MAP_FIELD 18,18

#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_SHIFT 19
#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_WIDTH 1
#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_RESET_VAL 0
#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_RMASK 0x1
#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_MASK  0x80000
#define L3C_EMEM_CFG__RANK_UNEVEN_QUAD_FIELD 19,19

#define L3C_EMEM_CFG__LRANK_ZERO_SHIFT 20
#define L3C_EMEM_CFG__LRANK_ZERO_WIDTH 2
#define L3C_EMEM_CFG__LRANK_ZERO_RESET_VAL 0
#define L3C_EMEM_CFG__LRANK_ZERO_RMASK 0x3
#define L3C_EMEM_CFG__LRANK_ZERO_MASK  0x300000
#define L3C_EMEM_CFG__LRANK_ZERO_FIELD 20,21

#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_SHIFT 24
#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_WIDTH 1
#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_RESET_VAL 0
#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_RMASK 0x1
#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_MASK  0x1000000
#define L3C_EMEM_CFG__SINGLE_DRAM_MODE_FIELD 24,24

#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_SHIFT 25
#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_WIDTH 2
#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_RESET_VAL 0
#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_RMASK 0x3
#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_MASK  0x6000000
#define L3C_EMEM_CFG__SINGLE_DRAM_SIZE_FIELD 25,26


/*
 * SECURE_CFG.
 * CHI secure/non-secure check configurations
 */
#define L3C_SECURE_CFG 0x0220
#define L3C_SECURE_CFG__LENGTH 0x0001

#define L3C_SECURE_CFG__VAL_SHIFT 0
#define L3C_SECURE_CFG__VAL_WIDTH 8
#define L3C_SECURE_CFG__VAL_RESET_VAL 0
#define L3C_SECURE_CFG__VAL_RMASK 0xff
#define L3C_SECURE_CFG__VAL_MASK  0xff
#define L3C_SECURE_CFG__VAL_FIELD 0,7

#define L3C_SECURE_CFG__DFLT_PRM_SHIFT 8
#define L3C_SECURE_CFG__DFLT_PRM_WIDTH 4
#define L3C_SECURE_CFG__DFLT_PRM_RESET_VAL 15
#define L3C_SECURE_CFG__DFLT_PRM_RMASK 0xf
#define L3C_SECURE_CFG__DFLT_PRM_MASK  0xf00
#define L3C_SECURE_CFG__DFLT_PRM_FIELD 8,11


/*
 * SECURE_PRM.
 * permissions per region.
 * enable vector [3:0] as follows:
 * 3: non-secure-write;
 * 2: non-secure-read;
 * 1: secure-write;
 * 0: secure-read;
 * *Important*: Valid configuration per region should not contain secure and
 * non-secure permissions. e.g, 0x3 or 0xc are the values to be configured.
 */
#define L3C_SECURE_PRM 0x0221
#define L3C_SECURE_PRM__LENGTH 0x0001

#define L3C_SECURE_PRM__R0_SHIFT 0
#define L3C_SECURE_PRM__R0_WIDTH 4
#define L3C_SECURE_PRM__R0_RESET_VAL 0
#define L3C_SECURE_PRM__R0_RMASK 0xf
#define L3C_SECURE_PRM__R0_MASK  0xf
#define L3C_SECURE_PRM__R0_FIELD 0,3

#define L3C_SECURE_PRM__R1_SHIFT 4
#define L3C_SECURE_PRM__R1_WIDTH 4
#define L3C_SECURE_PRM__R1_RESET_VAL 0
#define L3C_SECURE_PRM__R1_RMASK 0xf
#define L3C_SECURE_PRM__R1_MASK  0xf0
#define L3C_SECURE_PRM__R1_FIELD 4,7

#define L3C_SECURE_PRM__R2_SHIFT 8
#define L3C_SECURE_PRM__R2_WIDTH 4
#define L3C_SECURE_PRM__R2_RESET_VAL 0
#define L3C_SECURE_PRM__R2_RMASK 0xf
#define L3C_SECURE_PRM__R2_MASK  0xf00
#define L3C_SECURE_PRM__R2_FIELD 8,11

#define L3C_SECURE_PRM__R3_SHIFT 12
#define L3C_SECURE_PRM__R3_WIDTH 4
#define L3C_SECURE_PRM__R3_RESET_VAL 0
#define L3C_SECURE_PRM__R3_RMASK 0xf
#define L3C_SECURE_PRM__R3_MASK  0xf000
#define L3C_SECURE_PRM__R3_FIELD 12,15

#define L3C_SECURE_PRM__R4_SHIFT 16
#define L3C_SECURE_PRM__R4_WIDTH 4
#define L3C_SECURE_PRM__R4_RESET_VAL 0
#define L3C_SECURE_PRM__R4_RMASK 0xf
#define L3C_SECURE_PRM__R4_MASK  0xf0000
#define L3C_SECURE_PRM__R4_FIELD 16,19

#define L3C_SECURE_PRM__R5_SHIFT 20
#define L3C_SECURE_PRM__R5_WIDTH 4
#define L3C_SECURE_PRM__R5_RESET_VAL 0
#define L3C_SECURE_PRM__R5_RMASK 0xf
#define L3C_SECURE_PRM__R5_MASK  0xf00000
#define L3C_SECURE_PRM__R5_FIELD 20,23

#define L3C_SECURE_PRM__R6_SHIFT 24
#define L3C_SECURE_PRM__R6_WIDTH 4
#define L3C_SECURE_PRM__R6_RESET_VAL 0
#define L3C_SECURE_PRM__R6_RMASK 0xf
#define L3C_SECURE_PRM__R6_MASK  0xf000000
#define L3C_SECURE_PRM__R6_FIELD 24,27

#define L3C_SECURE_PRM__R7_SHIFT 28
#define L3C_SECURE_PRM__R7_WIDTH 4
#define L3C_SECURE_PRM__R7_RESET_VAL 0
#define L3C_SECURE_PRM__R7_RMASK 0xf
#define L3C_SECURE_PRM__R7_MASK  0xf0000000
#define L3C_SECURE_PRM__R7_FIELD 28,31


/*
 * SECURE_LOW_ADDR.
 * CHI secure/non-secure check configurations, lowest address of region
 */
#define L3C_SECURE_LOW_ADDR__FIRST_WORD 0x0222
#define L3C_SECURE_LOW_ADDR__LAST_WORD 0x0229
#define L3C_SECURE_LOW_ADDR__LENGTH 0x0008
#define L3C_SECURE_LOW_ADDR__STRIDE 0x0001

#define L3C_SECURE_LOW_ADDR__VAL_SHIFT 0
#define L3C_SECURE_LOW_ADDR__VAL_WIDTH 28
#define L3C_SECURE_LOW_ADDR__VAL_RESET_VAL 0
#define L3C_SECURE_LOW_ADDR__VAL_RMASK 0xfffffff
#define L3C_SECURE_LOW_ADDR__VAL_MASK  0xfffffff
#define L3C_SECURE_LOW_ADDR__VAL_FIELD 0,27


/*
 * SECURE_HIGH_ADDR.
 * CHI secure/non-secure check configurations, highest address of region
 */
#define L3C_SECURE_HIGH_ADDR__FIRST_WORD 0x022a
#define L3C_SECURE_HIGH_ADDR__LAST_WORD 0x0231
#define L3C_SECURE_HIGH_ADDR__LENGTH 0x0008
#define L3C_SECURE_HIGH_ADDR__STRIDE 0x0001

#define L3C_SECURE_HIGH_ADDR__VAL_SHIFT 0
#define L3C_SECURE_HIGH_ADDR__VAL_WIDTH 28
#define L3C_SECURE_HIGH_ADDR__VAL_RESET_VAL 0
#define L3C_SECURE_HIGH_ADDR__VAL_RMASK 0xfffffff
#define L3C_SECURE_HIGH_ADDR__VAL_MASK  0xfffffff
#define L3C_SECURE_HIGH_ADDR__VAL_FIELD 0,27


/*
 * REQ_ERR_SEL.
 * errored request is either:
 * - request with Physical Address out of PMR ranges.
 * - request with secure/non_secure permission violation
 * - request with Physical Address that match multiple overlapping secure
 * regions.
 */
#define L3C_REQ_ERR_SEL 0x0238
#define L3C_REQ_ERR_SEL__LENGTH 0x0001

#define L3C_REQ_ERR_SEL__EN_OOR_SHIFT 0
#define L3C_REQ_ERR_SEL__EN_OOR_WIDTH 1
#define L3C_REQ_ERR_SEL__EN_OOR_RESET_VAL 1
#define L3C_REQ_ERR_SEL__EN_OOR_RMASK 0x1
#define L3C_REQ_ERR_SEL__EN_OOR_MASK  0x1
#define L3C_REQ_ERR_SEL__EN_OOR_FIELD 0,0

#define L3C_REQ_ERR_SEL__EN_SEC_ERR_SHIFT 1
#define L3C_REQ_ERR_SEL__EN_SEC_ERR_WIDTH 1
#define L3C_REQ_ERR_SEL__EN_SEC_ERR_RESET_VAL 1
#define L3C_REQ_ERR_SEL__EN_SEC_ERR_RMASK 0x1
#define L3C_REQ_ERR_SEL__EN_SEC_ERR_MASK  0x2
#define L3C_REQ_ERR_SEL__EN_SEC_ERR_FIELD 1,1

#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_SHIFT 2
#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_WIDTH 1
#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_RESET_VAL 1
#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_RMASK 0x1
#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_MASK  0x4
#define L3C_REQ_ERR_SEL__EN_SEC_OVLP_FIELD 2,2

#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_SHIFT 4
#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_WIDTH 1
#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_RESET_VAL 1
#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_RMASK 0x1
#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_MASK  0x10
#define L3C_REQ_ERR_SEL__FIRST_ERR_MODE_FIELD 4,4


/*
 * REQ_ERR_STS0.
 * errored request is either:
 * - request with Physical Address out of PMR ranges.
 * - request with secure/non_secure permission violation
 * - request with Physical Address that match multiple overlapping secure
 * regions.
 */
#define L3C_REQ_ERR_STS0 0x0239
#define L3C_REQ_ERR_STS0__LENGTH 0x0001

#define L3C_REQ_ERR_STS0__IS_OOR_SHIFT 0
#define L3C_REQ_ERR_STS0__IS_OOR_WIDTH 1
#define L3C_REQ_ERR_STS0__IS_OOR_RESET_VAL 0
#define L3C_REQ_ERR_STS0__IS_OOR_RMASK 0x1
#define L3C_REQ_ERR_STS0__IS_OOR_MASK  0x1
#define L3C_REQ_ERR_STS0__IS_OOR_FIELD 0,0

#define L3C_REQ_ERR_STS0__IS_SEC_ERR_SHIFT 1
#define L3C_REQ_ERR_STS0__IS_SEC_ERR_WIDTH 1
#define L3C_REQ_ERR_STS0__IS_SEC_ERR_RESET_VAL 0
#define L3C_REQ_ERR_STS0__IS_SEC_ERR_RMASK 0x1
#define L3C_REQ_ERR_STS0__IS_SEC_ERR_MASK  0x2
#define L3C_REQ_ERR_STS0__IS_SEC_ERR_FIELD 1,1

#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_SHIFT 2
#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_WIDTH 1
#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_RESET_VAL 0
#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_RMASK 0x1
#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_MASK  0x4
#define L3C_REQ_ERR_STS0__IS_SEC_OVLP_FIELD 2,2

#define L3C_REQ_ERR_STS0__SRCID_SHIFT 4
#define L3C_REQ_ERR_STS0__SRCID_WIDTH 7
#define L3C_REQ_ERR_STS0__SRCID_RESET_VAL 0
#define L3C_REQ_ERR_STS0__SRCID_RMASK 0x7f
#define L3C_REQ_ERR_STS0__SRCID_MASK  0x7f0
#define L3C_REQ_ERR_STS0__SRCID_FIELD 4,10

#define L3C_REQ_ERR_STS0__TXNID_SHIFT 12
#define L3C_REQ_ERR_STS0__TXNID_WIDTH 8
#define L3C_REQ_ERR_STS0__TXNID_RESET_VAL 0
#define L3C_REQ_ERR_STS0__TXNID_RMASK 0xff
#define L3C_REQ_ERR_STS0__TXNID_MASK  0xff000
#define L3C_REQ_ERR_STS0__TXNID_FIELD 12,19

#define L3C_REQ_ERR_STS0__PA_LSB_SHIFT 20
#define L3C_REQ_ERR_STS0__PA_LSB_WIDTH 6
#define L3C_REQ_ERR_STS0__PA_LSB_RESET_VAL 0
#define L3C_REQ_ERR_STS0__PA_LSB_RMASK 0x3f
#define L3C_REQ_ERR_STS0__PA_LSB_MASK  0x3f00000
#define L3C_REQ_ERR_STS0__PA_LSB_FIELD 20,25


/*
 * REQ_ERR_STS1.
 * errored request is either:
 * - request with Physical Address out of PMR ranges.
 * - request with secure/non_secure permission violation
 * - request with Physical Address that match multiple overlapping secure
 * regions.
 */
#define L3C_REQ_ERR_STS1 0x023a
#define L3C_REQ_ERR_STS1__LENGTH 0x0001

#define L3C_REQ_ERR_STS1__PA_MSB_SHIFT 0
#define L3C_REQ_ERR_STS1__PA_MSB_WIDTH 28
#define L3C_REQ_ERR_STS1__PA_MSB_RESET_VAL 0
#define L3C_REQ_ERR_STS1__PA_MSB_RMASK 0xfffffff
#define L3C_REQ_ERR_STS1__PA_MSB_MASK  0xfffffff
#define L3C_REQ_ERR_STS1__PA_MSB_FIELD 0,27


/*
 * REQ_ERR_CNT.
 * CHI errored request counter
 */
#define L3C_REQ_ERR_CNT 0x023b
#define L3C_REQ_ERR_CNT__LENGTH 0x0001

#define L3C_REQ_ERR_CNT__VAL_SHIFT 0
#define L3C_REQ_ERR_CNT__VAL_WIDTH 31
#define L3C_REQ_ERR_CNT__VAL_RESET_VAL 0
#define L3C_REQ_ERR_CNT__VAL_RMASK 0x7fffffff
#define L3C_REQ_ERR_CNT__VAL_MASK  0x7fffffff
#define L3C_REQ_ERR_CNT__VAL_FIELD 0,30

#define L3C_REQ_ERR_CNT__OVF_SHIFT 31
#define L3C_REQ_ERR_CNT__OVF_WIDTH 1
#define L3C_REQ_ERR_CNT__OVF_RESET_VAL 0
#define L3C_REQ_ERR_CNT__OVF_RMASK 0x1
#define L3C_REQ_ERR_CNT__OVF_MASK  0x80000000
#define L3C_REQ_ERR_CNT__OVF_FIELD 31,31


/*
 * LTNCY_MON_CFG.
 * The average latency value is achieved by reading two different registers -
 * ACCUM_LTNCY and TRANS_CNT. In order to have atomic read, those counters
 * must stop counting before reading them.
 * For each Latency Monitor there is a stop bit and reset bit, for stopping
 * and resetting average latency counter and transaction counter.
 * Reading sequence should be as follows:
 * * Write 1 to the relevant stop bit
 * * Read accumulative latency counter
 * * Read transaction counter
 * * Write 1 to the relevant reset bit
 */
#define L3C_LTNCY_MON_CFG 0x0240
#define L3C_LTNCY_MON_CFG__LENGTH 0x0001

#define L3C_LTNCY_MON_CFG__CONT_MODE_SHIFT 0
#define L3C_LTNCY_MON_CFG__CONT_MODE_WIDTH 1
#define L3C_LTNCY_MON_CFG__CONT_MODE_RESET_VAL 0
#define L3C_LTNCY_MON_CFG__CONT_MODE_RMASK 0x1
#define L3C_LTNCY_MON_CFG__CONT_MODE_MASK  0x1
#define L3C_LTNCY_MON_CFG__CONT_MODE_FIELD 0,0

#define L3C_LTNCY_MON_CFG__STOP_CHI_SHIFT 8
#define L3C_LTNCY_MON_CFG__STOP_CHI_WIDTH 1
#define L3C_LTNCY_MON_CFG__STOP_CHI_RESET_VAL 0
#define L3C_LTNCY_MON_CFG__STOP_CHI_RMASK 0x1
#define L3C_LTNCY_MON_CFG__STOP_CHI_MASK  0x100
#define L3C_LTNCY_MON_CFG__STOP_CHI_FIELD 8,8

#define L3C_LTNCY_MON_CFG__STOP_EMN_SHIFT 9
#define L3C_LTNCY_MON_CFG__STOP_EMN_WIDTH 1
#define L3C_LTNCY_MON_CFG__STOP_EMN_RESET_VAL 0
#define L3C_LTNCY_MON_CFG__STOP_EMN_RMASK 0x1
#define L3C_LTNCY_MON_CFG__STOP_EMN_MASK  0x200
#define L3C_LTNCY_MON_CFG__STOP_EMN_FIELD 9,9

#define L3C_LTNCY_MON_CFG__RESET_CHI_SHIFT 16
#define L3C_LTNCY_MON_CFG__RESET_CHI_WIDTH 1
#define L3C_LTNCY_MON_CFG__RESET_CHI_RESET_VAL 0
#define L3C_LTNCY_MON_CFG__RESET_CHI_RMASK 0x1
#define L3C_LTNCY_MON_CFG__RESET_CHI_MASK  0x10000
#define L3C_LTNCY_MON_CFG__RESET_CHI_FIELD 16,16

#define L3C_LTNCY_MON_CFG__RESET_EMN_SHIFT 17
#define L3C_LTNCY_MON_CFG__RESET_EMN_WIDTH 1
#define L3C_LTNCY_MON_CFG__RESET_EMN_RESET_VAL 0
#define L3C_LTNCY_MON_CFG__RESET_EMN_RMASK 0x1
#define L3C_LTNCY_MON_CFG__RESET_EMN_MASK  0x20000
#define L3C_LTNCY_MON_CFG__RESET_EMN_FIELD 17,17


/*
 * CHI_LTNCY_MON_PRMS_0.
 * Controls whether or not CHI latency is being captured for monitoring, and
 * sets the properties for the captured transactions selection.
 */
#define L3C_CHI_LTNCY_MON_PRMS_0 0x0241
#define L3C_CHI_LTNCY_MON_PRMS_0__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_SHIFT 0
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_WIDTH 3
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_RMASK 0x7
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK  0x7
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_FIELD 0,2

#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_SHIFT 4
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_WIDTH 3
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_RESET_VAL 7
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_RMASK 0x7
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_MASK  0x70
#define L3C_CHI_LTNCY_MON_PRMS_0__PMR_MASK_FIELD 4,6

#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_SHIFT 8
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_WIDTH 4
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_RMASK 0xf
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK  0xf00
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_FIELD 8,11

#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_SHIFT 12
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_WIDTH 4
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_RESET_VAL 15
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_RMASK 0xf
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_MASK  0xf000
#define L3C_CHI_LTNCY_MON_PRMS_0__EXTTAG_MASK_FIELD 12,15

#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_SHIFT 16
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_WIDTH 7
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_RMASK 0x7f
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK  0x7f0000
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_FIELD 16,22

#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_SHIFT 24
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_WIDTH 7
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_RESET_VAL 127
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_RMASK 0x7f
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_MASK  0x7f000000
#define L3C_CHI_LTNCY_MON_PRMS_0__SRCID_MASK_FIELD 24,30


/*
 * CHI_LTNCY_MON_PRMS_1.
 * Controls whether or not CHI latency is being captured for monitoring, and
 * sets the properties for the captured transactions selection.
 */
#define L3C_CHI_LTNCY_MON_PRMS_1 0x0242
#define L3C_CHI_LTNCY_MON_PRMS_1__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_SHIFT 0
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_WIDTH 5
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_RMASK 0x1f
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK  0x1f
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_FIELD 0,4

#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_SHIFT 8
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_WIDTH 5
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_RESET_VAL 31
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_RMASK 0x1f
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_MASK  0x1f00
#define L3C_CHI_LTNCY_MON_PRMS_1__OPCODE_MASK_FIELD 8,12


/*
 * CHI_LTNCY_MON.
 * Stores the latency of the captured CHI transaction, and bits indicating
 * the capture status.
 */
#define L3C_CHI_LTNCY_MON 0x0243
#define L3C_CHI_LTNCY_MON__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON__CNT_SHIFT 0
#define L3C_CHI_LTNCY_MON__CNT_WIDTH 30
#define L3C_CHI_LTNCY_MON__CNT_RESET_VAL 0
#define L3C_CHI_LTNCY_MON__CNT_RMASK 0x3fffffff
#define L3C_CHI_LTNCY_MON__CNT_MASK  0x3fffffff
#define L3C_CHI_LTNCY_MON__CNT_FIELD 0,29

#define L3C_CHI_LTNCY_MON__STS_SHIFT 30
#define L3C_CHI_LTNCY_MON__STS_WIDTH 2
#define L3C_CHI_LTNCY_MON__STS_RESET_VAL 0
#define L3C_CHI_LTNCY_MON__STS_RMASK 0x3
#define L3C_CHI_LTNCY_MON__STS_MASK  0xc0000000
#define L3C_CHI_LTNCY_MON__STS_FIELD 30,31


/*
 * CHI_LTNCY_MON_MAX_LTNCY.
 * Stores the max latency of the captured CHI transaction.
 */
#define L3C_CHI_LTNCY_MON_MAX_LTNCY 0x0244
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_SHIFT 0
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_WIDTH 30
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_RMASK 0x3fffffff
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_MASK  0x3fffffff
#define L3C_CHI_LTNCY_MON_MAX_LTNCY__CNT_FIELD 0,29


/*
 * CHI_LTNCY_MON_TXN.
 * transactions counter of the captured CHI transaction for calculating
 * average latency.
 */
#define L3C_CHI_LTNCY_MON_TXN 0x0245
#define L3C_CHI_LTNCY_MON_TXN__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON_TXN__CNT_SHIFT 0
#define L3C_CHI_LTNCY_MON_TXN__CNT_WIDTH 28
#define L3C_CHI_LTNCY_MON_TXN__CNT_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_TXN__CNT_RMASK 0xfffffff
#define L3C_CHI_LTNCY_MON_TXN__CNT_MASK  0xfffffff
#define L3C_CHI_LTNCY_MON_TXN__CNT_FIELD 0,27


/*
 * CHI_LTNCY_MON_ACC.
 * Stores the accumulator latency  of the captured CHI transactions for
 * calculating average.
 */
#define L3C_CHI_LTNCY_MON_ACC 0x0246
#define L3C_CHI_LTNCY_MON_ACC__LENGTH 0x0001

#define L3C_CHI_LTNCY_MON_ACC__CNT_SHIFT 0
#define L3C_CHI_LTNCY_MON_ACC__CNT_WIDTH 31
#define L3C_CHI_LTNCY_MON_ACC__CNT_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_ACC__CNT_RMASK 0x7fffffff
#define L3C_CHI_LTNCY_MON_ACC__CNT_MASK  0x7fffffff
#define L3C_CHI_LTNCY_MON_ACC__CNT_FIELD 0,30

#define L3C_CHI_LTNCY_MON_ACC__OVF_SHIFT 31
#define L3C_CHI_LTNCY_MON_ACC__OVF_WIDTH 1
#define L3C_CHI_LTNCY_MON_ACC__OVF_RESET_VAL 0
#define L3C_CHI_LTNCY_MON_ACC__OVF_RMASK 0x1
#define L3C_CHI_LTNCY_MON_ACC__OVF_MASK  0x80000000
#define L3C_CHI_LTNCY_MON_ACC__OVF_FIELD 31,31


/*
 * EMN_LTNCY_MON_PRMS.
 * Controls whether or not EMN latency is being captured for monitoring, and
 * sets the properties for the captured transactions selection.
 */
#define L3C_EMN_LTNCY_MON_PRMS 0x0247
#define L3C_EMN_LTNCY_MON_PRMS__LENGTH 0x0001

#define L3C_EMN_LTNCY_MON_PRMS__TRGT_SHIFT 0
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_WIDTH 8
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_RMASK 0xff
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK  0xff
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_FIELD 0,7

#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_SHIFT 8
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_WIDTH 8
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_RESET_VAL 255
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_RMASK 0xff
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_MASK  0xff00
#define L3C_EMN_LTNCY_MON_PRMS__TRGT_MASK_FIELD 8,15

#define L3C_EMN_LTNCY_MON_PRMS__CMD_SHIFT 16
#define L3C_EMN_LTNCY_MON_PRMS__CMD_WIDTH 1
#define L3C_EMN_LTNCY_MON_PRMS__CMD_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_PRMS__CMD_RMASK 0x1
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK  0x10000
#define L3C_EMN_LTNCY_MON_PRMS__CMD_FIELD 16,16

#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_SHIFT 17
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_WIDTH 1
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_RESET_VAL 1
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_RMASK 0x1
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_MASK  0x20000
#define L3C_EMN_LTNCY_MON_PRMS__CMD_MASK_FIELD 17,17


/*
 * EMN_LTNCY_MON.
 * Stores the latency of the captured EMN transaction, and bits indicating
 * the capture status.
 */
#define L3C_EMN_LTNCY_MON 0x0248
#define L3C_EMN_LTNCY_MON__LENGTH 0x0001

#define L3C_EMN_LTNCY_MON__CNT_SHIFT 0
#define L3C_EMN_LTNCY_MON__CNT_WIDTH 30
#define L3C_EMN_LTNCY_MON__CNT_RESET_VAL 0
#define L3C_EMN_LTNCY_MON__CNT_RMASK 0x3fffffff
#define L3C_EMN_LTNCY_MON__CNT_MASK  0x3fffffff
#define L3C_EMN_LTNCY_MON__CNT_FIELD 0,29

#define L3C_EMN_LTNCY_MON__STS_SHIFT 30
#define L3C_EMN_LTNCY_MON__STS_WIDTH 2
#define L3C_EMN_LTNCY_MON__STS_RESET_VAL 0
#define L3C_EMN_LTNCY_MON__STS_RMASK 0x3
#define L3C_EMN_LTNCY_MON__STS_MASK  0xc0000000
#define L3C_EMN_LTNCY_MON__STS_FIELD 30,31


/*
 * EMN_LTNCY_MON_MAX_LTNCY.
 * Stores the max latency of the captured EMN transaction.
 */
#define L3C_EMN_LTNCY_MON_MAX_LTNCY 0x0249
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__LENGTH 0x0001

#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_SHIFT 0
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_WIDTH 30
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_RMASK 0x3fffffff
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_MASK  0x3fffffff
#define L3C_EMN_LTNCY_MON_MAX_LTNCY__CNT_FIELD 0,29


/*
 * EMN_LTNCY_MON_TXN.
 * transactions counter of the captured EMN transaction for calculating
 * average latency.
 */
#define L3C_EMN_LTNCY_MON_TXN 0x024a
#define L3C_EMN_LTNCY_MON_TXN__LENGTH 0x0001

#define L3C_EMN_LTNCY_MON_TXN__CNT_SHIFT 0
#define L3C_EMN_LTNCY_MON_TXN__CNT_WIDTH 28
#define L3C_EMN_LTNCY_MON_TXN__CNT_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_TXN__CNT_RMASK 0xfffffff
#define L3C_EMN_LTNCY_MON_TXN__CNT_MASK  0xfffffff
#define L3C_EMN_LTNCY_MON_TXN__CNT_FIELD 0,27


/*
 * EMN_LTNCY_MON_ACC.
 * Stores the accumulator latency  of the captured EMN transactions for
 * calculating average.
 */
#define L3C_EMN_LTNCY_MON_ACC 0x024b
#define L3C_EMN_LTNCY_MON_ACC__LENGTH 0x0001

#define L3C_EMN_LTNCY_MON_ACC__CNT_SHIFT 0
#define L3C_EMN_LTNCY_MON_ACC__CNT_WIDTH 31
#define L3C_EMN_LTNCY_MON_ACC__CNT_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_ACC__CNT_RMASK 0x7fffffff
#define L3C_EMN_LTNCY_MON_ACC__CNT_MASK  0x7fffffff
#define L3C_EMN_LTNCY_MON_ACC__CNT_FIELD 0,30

#define L3C_EMN_LTNCY_MON_ACC__OVF_SHIFT 31
#define L3C_EMN_LTNCY_MON_ACC__OVF_WIDTH 1
#define L3C_EMN_LTNCY_MON_ACC__OVF_RESET_VAL 0
#define L3C_EMN_LTNCY_MON_ACC__OVF_RMASK 0x1
#define L3C_EMN_LTNCY_MON_ACC__OVF_MASK  0x80000000
#define L3C_EMN_LTNCY_MON_ACC__OVF_FIELD 31,31


/*
 * FLUSH_STS.
 * L3C/EMEM flush status
 */
#define L3C_FLUSH_STS 0x0250
#define L3C_FLUSH_STS__LENGTH 0x0001

#define L3C_FLUSH_STS__STATE_SHIFT 0
#define L3C_FLUSH_STS__STATE_WIDTH 2
#define L3C_FLUSH_STS__STATE_RESET_VAL 0
#define L3C_FLUSH_STS__STATE_RMASK 0x3
#define L3C_FLUSH_STS__STATE_MASK  0x3
#define L3C_FLUSH_STS__STATE_FIELD 0,1


/*
 * PERF_CNT_CFG.
 * performance counters configurations
 */
#define L3C_PERF_CNT_CFG 0x0260
#define L3C_PERF_CNT_CFG__LENGTH 0x0001

#define L3C_PERF_CNT_CFG__EN_SHIFT 0
#define L3C_PERF_CNT_CFG__EN_WIDTH 1
#define L3C_PERF_CNT_CFG__EN_RESET_VAL 0
#define L3C_PERF_CNT_CFG__EN_RMASK 0x1
#define L3C_PERF_CNT_CFG__EN_MASK  0x1
#define L3C_PERF_CNT_CFG__EN_FIELD 0,0

#define L3C_PERF_CNT_CFG__RST_SHIFT 1
#define L3C_PERF_CNT_CFG__RST_WIDTH 1
#define L3C_PERF_CNT_CFG__RST_RESET_VAL 0
#define L3C_PERF_CNT_CFG__RST_RMASK 0x1
#define L3C_PERF_CNT_CFG__RST_MASK  0x2
#define L3C_PERF_CNT_CFG__RST_FIELD 1,1

#define L3C_PERF_CNT_CFG__SRCID_SEL_SHIFT 8
#define L3C_PERF_CNT_CFG__SRCID_SEL_WIDTH 7
#define L3C_PERF_CNT_CFG__SRCID_SEL_RESET_VAL 0
#define L3C_PERF_CNT_CFG__SRCID_SEL_RMASK 0x7f
#define L3C_PERF_CNT_CFG__SRCID_SEL_MASK  0x7f00
#define L3C_PERF_CNT_CFG__SRCID_SEL_FIELD 8,14

#define L3C_PERF_CNT_CFG__SRCID_MASK_SHIFT 16
#define L3C_PERF_CNT_CFG__SRCID_MASK_WIDTH 7
#define L3C_PERF_CNT_CFG__SRCID_MASK_RESET_VAL 0
#define L3C_PERF_CNT_CFG__SRCID_MASK_RMASK 0x7f
#define L3C_PERF_CNT_CFG__SRCID_MASK_MASK  0x7f0000
#define L3C_PERF_CNT_CFG__SRCID_MASK_FIELD 16,22

#define L3C_PERF_CNT_CFG__PRF_SEL_SHIFT 24
#define L3C_PERF_CNT_CFG__PRF_SEL_WIDTH 4
#define L3C_PERF_CNT_CFG__PRF_SEL_RESET_VAL 0
#define L3C_PERF_CNT_CFG__PRF_SEL_RMASK 0xf
#define L3C_PERF_CNT_CFG__PRF_SEL_MASK  0xf000000
#define L3C_PERF_CNT_CFG__PRF_SEL_FIELD 24,27

#define L3C_PERF_CNT_CFG__PRF_MASK_SHIFT 28
#define L3C_PERF_CNT_CFG__PRF_MASK_WIDTH 4
#define L3C_PERF_CNT_CFG__PRF_MASK_RESET_VAL 0
#define L3C_PERF_CNT_CFG__PRF_MASK_RMASK 0xf
#define L3C_PERF_CNT_CFG__PRF_MASK_MASK  0xf0000000
#define L3C_PERF_CNT_CFG__PRF_MASK_FIELD 28,31


/*
 * PERF_CNT_CFG_1.
 * performance counters configurations
 */
#define L3C_PERF_CNT_CFG_1 0x0261
#define L3C_PERF_CNT_CFG_1__LENGTH 0x0001

#define L3C_PERF_CNT_CFG_1__SET_SEL_SHIFT 0
#define L3C_PERF_CNT_CFG_1__SET_SEL_WIDTH 11
#define L3C_PERF_CNT_CFG_1__SET_SEL_RESET_VAL 0
#define L3C_PERF_CNT_CFG_1__SET_SEL_RMASK 0x7ff
#define L3C_PERF_CNT_CFG_1__SET_SEL_MASK  0x7ff
#define L3C_PERF_CNT_CFG_1__SET_SEL_FIELD 0,10

#define L3C_PERF_CNT_CFG_1__SET_MASK_SHIFT 12
#define L3C_PERF_CNT_CFG_1__SET_MASK_WIDTH 11
#define L3C_PERF_CNT_CFG_1__SET_MASK_RESET_VAL 0
#define L3C_PERF_CNT_CFG_1__SET_MASK_RMASK 0x7ff
#define L3C_PERF_CNT_CFG_1__SET_MASK_MASK  0x7ff000
#define L3C_PERF_CNT_CFG_1__SET_MASK_FIELD 12,22

#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_SHIFT 24
#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_WIDTH 7
#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_RESET_VAL 0
#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_RMASK 0x7f
#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_MASK  0x7f000000
#define L3C_PERF_CNT_CFG_1__EMEM_USAGE_TH_FIELD 24,30


/*
 * PERF_CNT_CFG_2.
 * performance counters configurations
 */
#define L3C_PERF_CNT_CFG_2 0x0262
#define L3C_PERF_CNT_CFG_2__LENGTH 0x0001

#define L3C_PERF_CNT_CFG_2__STRM_SEL_SHIFT 0
#define L3C_PERF_CNT_CFG_2__STRM_SEL_WIDTH 8
#define L3C_PERF_CNT_CFG_2__STRM_SEL_RESET_VAL 0
#define L3C_PERF_CNT_CFG_2__STRM_SEL_RMASK 0xff
#define L3C_PERF_CNT_CFG_2__STRM_SEL_MASK  0xff
#define L3C_PERF_CNT_CFG_2__STRM_SEL_FIELD 0,7

#define L3C_PERF_CNT_CFG_2__STRM_MASK_SHIFT 8
#define L3C_PERF_CNT_CFG_2__STRM_MASK_WIDTH 8
#define L3C_PERF_CNT_CFG_2__STRM_MASK_RESET_VAL 0
#define L3C_PERF_CNT_CFG_2__STRM_MASK_RMASK 0xff
#define L3C_PERF_CNT_CFG_2__STRM_MASK_MASK  0xff00
#define L3C_PERF_CNT_CFG_2__STRM_MASK_FIELD 8,15


/*
 * PERF_CNT_SEL.
 * performance counters configurations
 */
#define L3C_PERF_CNT_SEL 0x0264
#define L3C_PERF_CNT_SEL__LENGTH 0x0001

#define L3C_PERF_CNT_SEL__CNT_0_SHIFT 0
#define L3C_PERF_CNT_SEL__CNT_0_WIDTH 6
#define L3C_PERF_CNT_SEL__CNT_0_RESET_VAL 0
#define L3C_PERF_CNT_SEL__CNT_0_RMASK 0x3f
#define L3C_PERF_CNT_SEL__CNT_0_MASK  0x3f
#define L3C_PERF_CNT_SEL__CNT_0_FIELD 0,5

#define L3C_PERF_CNT_SEL__CNT_1_SHIFT 8
#define L3C_PERF_CNT_SEL__CNT_1_WIDTH 6
#define L3C_PERF_CNT_SEL__CNT_1_RESET_VAL 0
#define L3C_PERF_CNT_SEL__CNT_1_RMASK 0x3f
#define L3C_PERF_CNT_SEL__CNT_1_MASK  0x3f00
#define L3C_PERF_CNT_SEL__CNT_1_FIELD 8,13

#define L3C_PERF_CNT_SEL__CNT_2_SHIFT 16
#define L3C_PERF_CNT_SEL__CNT_2_WIDTH 6
#define L3C_PERF_CNT_SEL__CNT_2_RESET_VAL 0
#define L3C_PERF_CNT_SEL__CNT_2_RMASK 0x3f
#define L3C_PERF_CNT_SEL__CNT_2_MASK  0x3f0000
#define L3C_PERF_CNT_SEL__CNT_2_FIELD 16,21

#define L3C_PERF_CNT_SEL__CNT_3_SHIFT 24
#define L3C_PERF_CNT_SEL__CNT_3_WIDTH 6
#define L3C_PERF_CNT_SEL__CNT_3_RESET_VAL 0
#define L3C_PERF_CNT_SEL__CNT_3_RMASK 0x3f
#define L3C_PERF_CNT_SEL__CNT_3_MASK  0x3f000000
#define L3C_PERF_CNT_SEL__CNT_3_FIELD 24,29


/*
 * PERF_CNT_SEL_1.
 * performance counters configurations
 */
#define L3C_PERF_CNT_SEL_1 0x0265
#define L3C_PERF_CNT_SEL_1__LENGTH 0x0001

#define L3C_PERF_CNT_SEL_1__CNT_4_SHIFT 0
#define L3C_PERF_CNT_SEL_1__CNT_4_WIDTH 6
#define L3C_PERF_CNT_SEL_1__CNT_4_RESET_VAL 0
#define L3C_PERF_CNT_SEL_1__CNT_4_RMASK 0x3f
#define L3C_PERF_CNT_SEL_1__CNT_4_MASK  0x3f
#define L3C_PERF_CNT_SEL_1__CNT_4_FIELD 0,5


/*
 * PERF_CNT_LOW.
 * performance counters, 32 lsb
 */
#define L3C_PERF_CNT_LOW__FIRST_WORD 0x0270
#define L3C_PERF_CNT_LOW__LAST_WORD 0x0274
#define L3C_PERF_CNT_LOW__LENGTH 0x0005
#define L3C_PERF_CNT_LOW__STRIDE 0x0001

#define L3C_PERF_CNT_LOW__VAL_SHIFT 0
#define L3C_PERF_CNT_LOW__VAL_WIDTH 32
#define L3C_PERF_CNT_LOW__VAL_RESET_VAL 0
#define L3C_PERF_CNT_LOW__VAL_RMASK 0xffffffff
#define L3C_PERF_CNT_LOW__VAL_MASK  0xffffffff
#define L3C_PERF_CNT_LOW__VAL_FIELD 0,31


/*
 * PERF_CNT_HIGH.
 * performance counters, 24 msb
 */
#define L3C_PERF_CNT_HIGH__FIRST_WORD 0x0278
#define L3C_PERF_CNT_HIGH__LAST_WORD 0x027c
#define L3C_PERF_CNT_HIGH__LENGTH 0x0005
#define L3C_PERF_CNT_HIGH__STRIDE 0x0001

#define L3C_PERF_CNT_HIGH__VAL_SHIFT 0
#define L3C_PERF_CNT_HIGH__VAL_WIDTH 24
#define L3C_PERF_CNT_HIGH__VAL_RESET_VAL 0
#define L3C_PERF_CNT_HIGH__VAL_RMASK 0xffffff
#define L3C_PERF_CNT_HIGH__VAL_MASK  0xffffff
#define L3C_PERF_CNT_HIGH__VAL_FIELD 0,23


/*
 * SMTAPIF_STS.
 * debug statusses
 */
#define L3C_SMTAPIF_STS 0x02a0
#define L3C_SMTAPIF_STS__LENGTH 0x0001

#define L3C_SMTAPIF_STS__CDN_FULLNESS_SHIFT 0
#define L3C_SMTAPIF_STS__CDN_FULLNESS_WIDTH 10
#define L3C_SMTAPIF_STS__CDN_FULLNESS_RESET_VAL 0
#define L3C_SMTAPIF_STS__CDN_FULLNESS_RMASK 0x3ff
#define L3C_SMTAPIF_STS__CDN_FULLNESS_MASK  0x3ff
#define L3C_SMTAPIF_STS__CDN_FULLNESS_FIELD 0,9

#define L3C_SMTAPIF_STS__DDN_FULLNESS_SHIFT 12
#define L3C_SMTAPIF_STS__DDN_FULLNESS_WIDTH 9
#define L3C_SMTAPIF_STS__DDN_FULLNESS_RESET_VAL 0
#define L3C_SMTAPIF_STS__DDN_FULLNESS_RMASK 0x1ff
#define L3C_SMTAPIF_STS__DDN_FULLNESS_MASK  0x1ff000
#define L3C_SMTAPIF_STS__DDN_FULLNESS_FIELD 12,20

#define L3C_SMTAPIF_STS__DBID_RDY_SHIFT 24
#define L3C_SMTAPIF_STS__DBID_RDY_WIDTH 1
#define L3C_SMTAPIF_STS__DBID_RDY_RESET_VAL 0
#define L3C_SMTAPIF_STS__DBID_RDY_RMASK 0x1
#define L3C_SMTAPIF_STS__DBID_RDY_MASK  0x1000000
#define L3C_SMTAPIF_STS__DBID_RDY_FIELD 24,24

#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_SHIFT 25
#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_WIDTH 2
#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_RESET_VAL 0
#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_RMASK 0x3
#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_MASK  0x6000000
#define L3C_SMTAPIF_STS__DBID_ATTR_FIFO_FIELD 25,26

#define L3C_SMTAPIF_STS__DBID_RES_FIFO_SHIFT 27
#define L3C_SMTAPIF_STS__DBID_RES_FIFO_WIDTH 2
#define L3C_SMTAPIF_STS__DBID_RES_FIFO_RESET_VAL 0
#define L3C_SMTAPIF_STS__DBID_RES_FIFO_RMASK 0x3
#define L3C_SMTAPIF_STS__DBID_RES_FIFO_MASK  0x18000000
#define L3C_SMTAPIF_STS__DBID_RES_FIFO_FIELD 27,28

#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_SHIFT 29
#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_WIDTH 2
#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_RESET_VAL 0
#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_RMASK 0x3
#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_MASK  0x60000000
#define L3C_SMTAPIF_STS__DBID_ATWAIT_FIFO_FIELD 29,30


/*
 * SMTAPIF_STS_1.
 * debug statusses
 */
#define L3C_SMTAPIF_STS_1 0x02a1
#define L3C_SMTAPIF_STS_1__LENGTH 0x0001

#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_SHIFT 0
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_WIDTH 4
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_RESET_VAL 0
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_RMASK 0xf
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_MASK  0xf
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_CDN_FIELD 0,3

#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_SHIFT 4
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_WIDTH 4
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_RESET_VAL 0
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_RMASK 0xf
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_MASK  0xf0
#define L3C_SMTAPIF_STS_1__BANKS_CRDT_DDN_FIELD 4,7

#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_SHIFT 8
#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_WIDTH 2
#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_RESET_VAL 0
#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_RMASK 0x3
#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_MASK  0x300
#define L3C_SMTAPIF_STS_1__COMP_RES_FIFO_FIELD 8,9

#define L3C_SMTAPIF_STS_1__NDN_CRDT_SHIFT 12
#define L3C_SMTAPIF_STS_1__NDN_CRDT_WIDTH 4
#define L3C_SMTAPIF_STS_1__NDN_CRDT_RESET_VAL 0
#define L3C_SMTAPIF_STS_1__NDN_CRDT_RMASK 0xf
#define L3C_SMTAPIF_STS_1__NDN_CRDT_MASK  0xf000
#define L3C_SMTAPIF_STS_1__NDN_CRDT_FIELD 12,15

#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_SHIFT 16
#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_WIDTH 4
#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_RESET_VAL 0
#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_RMASK 0xf
#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_MASK  0xf0000
#define L3C_SMTAPIF_STS_1__DDN_RS_CRDT_FIELD 16,19


/*
 * CLNTREQ_STS.
 * debug statusses
 */
#define L3C_CLNTREQ_STS__FIRST_WORD 0x02a2
#define L3C_CLNTREQ_STS__LAST_WORD 0x02a3
#define L3C_CLNTREQ_STS__LENGTH 0x0002
#define L3C_CLNTREQ_STS__STRIDE 0x0001

#define L3C_CLNTREQ_STS__WRDB_FULLNESS_SHIFT 0
#define L3C_CLNTREQ_STS__WRDB_FULLNESS_WIDTH 8
#define L3C_CLNTREQ_STS__WRDB_FULLNESS_RESET_VAL 0
#define L3C_CLNTREQ_STS__WRDB_FULLNESS_RMASK 0xff
#define L3C_CLNTREQ_STS__WRDB_FULLNESS_MASK  0xff
#define L3C_CLNTREQ_STS__WRDB_FULLNESS_FIELD 0,7

#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_SHIFT 8
#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_WIDTH 2
#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_RESET_VAL 0
#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_RMASK 0x3
#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_MASK  0x300
#define L3C_CLNTREQ_STS__SNGL_ALLOC_DB_FIELD 8,9

#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_SHIFT 10
#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_WIDTH 2
#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_RESET_VAL 0
#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_RMASK 0x3
#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_MASK  0xc00
#define L3C_CLNTREQ_STS__DUAL_ALLOC_DB_FIELD 10,11

#define L3C_CLNTREQ_STS__CLNT_DDN_DB_SHIFT 12
#define L3C_CLNTREQ_STS__CLNT_DDN_DB_WIDTH 2
#define L3C_CLNTREQ_STS__CLNT_DDN_DB_RESET_VAL 0
#define L3C_CLNTREQ_STS__CLNT_DDN_DB_RMASK 0x3
#define L3C_CLNTREQ_STS__CLNT_DDN_DB_MASK  0x3000
#define L3C_CLNTREQ_STS__CLNT_DDN_DB_FIELD 12,13

#define L3C_CLNTREQ_STS__CLNT_CDN_DB_SHIFT 14
#define L3C_CLNTREQ_STS__CLNT_CDN_DB_WIDTH 2
#define L3C_CLNTREQ_STS__CLNT_CDN_DB_RESET_VAL 0
#define L3C_CLNTREQ_STS__CLNT_CDN_DB_RMASK 0x3
#define L3C_CLNTREQ_STS__CLNT_CDN_DB_MASK  0xc000
#define L3C_CLNTREQ_STS__CLNT_CDN_DB_FIELD 14,15

#define L3C_CLNTREQ_STS__CLNTRES_DB_SHIFT 16
#define L3C_CLNTREQ_STS__CLNTRES_DB_WIDTH 2
#define L3C_CLNTREQ_STS__CLNTRES_DB_RESET_VAL 0
#define L3C_CLNTREQ_STS__CLNTRES_DB_RMASK 0x3
#define L3C_CLNTREQ_STS__CLNTRES_DB_MASK  0x30000
#define L3C_CLNTREQ_STS__CLNTRES_DB_FIELD 16,17

#define L3C_CLNTREQ_STS__CTRLR_RDY_SHIFT 18
#define L3C_CLNTREQ_STS__CTRLR_RDY_WIDTH 1
#define L3C_CLNTREQ_STS__CTRLR_RDY_RESET_VAL 0
#define L3C_CLNTREQ_STS__CTRLR_RDY_RMASK 0x1
#define L3C_CLNTREQ_STS__CTRLR_RDY_MASK  0x40000
#define L3C_CLNTREQ_STS__CTRLR_RDY_FIELD 18,18


/*
 * CTRLR_STS.
 * debug statusses
 */
#define L3C_CTRLR_STS__FIRST_WORD 0x02a4
#define L3C_CTRLR_STS__LAST_WORD 0x02a5
#define L3C_CTRLR_STS__LENGTH 0x0002
#define L3C_CTRLR_STS__STRIDE 0x0001

#define L3C_CTRLR_STS__CMDQ_VLD_SHIFT 0
#define L3C_CTRLR_STS__CMDQ_VLD_WIDTH 16
#define L3C_CTRLR_STS__CMDQ_VLD_RESET_VAL 0
#define L3C_CTRLR_STS__CMDQ_VLD_RMASK 0xffff
#define L3C_CTRLR_STS__CMDQ_VLD_MASK  0xffff
#define L3C_CTRLR_STS__CMDQ_VLD_FIELD 0,15

#define L3C_CTRLR_STS__COB_VLD_SHIFT 16
#define L3C_CTRLR_STS__COB_VLD_WIDTH 16
#define L3C_CTRLR_STS__COB_VLD_RESET_VAL 65535
#define L3C_CTRLR_STS__COB_VLD_RMASK 0xffff
#define L3C_CTRLR_STS__COB_VLD_MASK  0xffff0000
#define L3C_CTRLR_STS__COB_VLD_FIELD 16,31


/*
 * CTRLR_STS_1.
 * cmdq states:
 *   0 - IDLE
 *   1 - CTRLR
 *   2 - LIST_CTRLR
 *   3 - LIST
 *   4 - ELIG_TRAIL
 *   5 - ELIG_FIRST
 *   6 - AWAITS_ACK
 *   7 - AWAITS_TRAIL
 */
#define L3C_CTRLR_STS_1__FIRST_WORD 0x02a6
#define L3C_CTRLR_STS_1__LAST_WORD 0x02a7
#define L3C_CTRLR_STS_1__LENGTH 0x0002
#define L3C_CTRLR_STS_1__STRIDE 0x0001

#define L3C_CTRLR_STS_1__CMDQ_0_STATE_SHIFT 0
#define L3C_CTRLR_STS_1__CMDQ_0_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_0_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_0_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_0_STATE_MASK  0x7
#define L3C_CTRLR_STS_1__CMDQ_0_STATE_FIELD 0,2

#define L3C_CTRLR_STS_1__CMDQ_1_STATE_SHIFT 4
#define L3C_CTRLR_STS_1__CMDQ_1_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_1_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_1_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_1_STATE_MASK  0x70
#define L3C_CTRLR_STS_1__CMDQ_1_STATE_FIELD 4,6

#define L3C_CTRLR_STS_1__CMDQ_2_STATE_SHIFT 8
#define L3C_CTRLR_STS_1__CMDQ_2_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_2_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_2_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_2_STATE_MASK  0x700
#define L3C_CTRLR_STS_1__CMDQ_2_STATE_FIELD 8,10

#define L3C_CTRLR_STS_1__CMDQ_3_STATE_SHIFT 12
#define L3C_CTRLR_STS_1__CMDQ_3_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_3_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_3_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_3_STATE_MASK  0x7000
#define L3C_CTRLR_STS_1__CMDQ_3_STATE_FIELD 12,14

#define L3C_CTRLR_STS_1__CMDQ_4_STATE_SHIFT 16
#define L3C_CTRLR_STS_1__CMDQ_4_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_4_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_4_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_4_STATE_MASK  0x70000
#define L3C_CTRLR_STS_1__CMDQ_4_STATE_FIELD 16,18

#define L3C_CTRLR_STS_1__CMDQ_5_STATE_SHIFT 20
#define L3C_CTRLR_STS_1__CMDQ_5_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_5_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_5_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_5_STATE_MASK  0x700000
#define L3C_CTRLR_STS_1__CMDQ_5_STATE_FIELD 20,22

#define L3C_CTRLR_STS_1__CMDQ_6_STATE_SHIFT 24
#define L3C_CTRLR_STS_1__CMDQ_6_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_6_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_6_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_6_STATE_MASK  0x7000000
#define L3C_CTRLR_STS_1__CMDQ_6_STATE_FIELD 24,26

#define L3C_CTRLR_STS_1__CMDQ_7_STATE_SHIFT 28
#define L3C_CTRLR_STS_1__CMDQ_7_STATE_WIDTH 3
#define L3C_CTRLR_STS_1__CMDQ_7_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_1__CMDQ_7_STATE_RMASK 0x7
#define L3C_CTRLR_STS_1__CMDQ_7_STATE_MASK  0x70000000
#define L3C_CTRLR_STS_1__CMDQ_7_STATE_FIELD 28,30


/*
 * CTRLR_STS_2.
 * cmdq states:
 *   0 - IDLE
 *   1 - CTRLR
 *   2 - LIST_CTRLR
 *   3 - LIST
 *   4 - ELIG_TRAIL
 *   5 - ELIG_FIRST
 *   6 - AWAITS_ACK
 *   7 - AWAITS_TRAIL
 */
#define L3C_CTRLR_STS_2__FIRST_WORD 0x02a8
#define L3C_CTRLR_STS_2__LAST_WORD 0x02a9
#define L3C_CTRLR_STS_2__LENGTH 0x0002
#define L3C_CTRLR_STS_2__STRIDE 0x0001

#define L3C_CTRLR_STS_2__CMDQ_8_STATE_SHIFT 0
#define L3C_CTRLR_STS_2__CMDQ_8_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_8_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_8_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_8_STATE_MASK  0x7
#define L3C_CTRLR_STS_2__CMDQ_8_STATE_FIELD 0,2

#define L3C_CTRLR_STS_2__CMDQ_9_STATE_SHIFT 4
#define L3C_CTRLR_STS_2__CMDQ_9_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_9_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_9_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_9_STATE_MASK  0x70
#define L3C_CTRLR_STS_2__CMDQ_9_STATE_FIELD 4,6

#define L3C_CTRLR_STS_2__CMDQ_10_STATE_SHIFT 8
#define L3C_CTRLR_STS_2__CMDQ_10_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_10_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_10_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_10_STATE_MASK  0x700
#define L3C_CTRLR_STS_2__CMDQ_10_STATE_FIELD 8,10

#define L3C_CTRLR_STS_2__CMDQ_11_STATE_SHIFT 12
#define L3C_CTRLR_STS_2__CMDQ_11_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_11_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_11_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_11_STATE_MASK  0x7000
#define L3C_CTRLR_STS_2__CMDQ_11_STATE_FIELD 12,14

#define L3C_CTRLR_STS_2__CMDQ_12_STATE_SHIFT 16
#define L3C_CTRLR_STS_2__CMDQ_12_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_12_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_12_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_12_STATE_MASK  0x70000
#define L3C_CTRLR_STS_2__CMDQ_12_STATE_FIELD 16,18

#define L3C_CTRLR_STS_2__CMDQ_13_STATE_SHIFT 20
#define L3C_CTRLR_STS_2__CMDQ_13_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_13_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_13_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_13_STATE_MASK  0x700000
#define L3C_CTRLR_STS_2__CMDQ_13_STATE_FIELD 20,22

#define L3C_CTRLR_STS_2__CMDQ_14_STATE_SHIFT 24
#define L3C_CTRLR_STS_2__CMDQ_14_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_14_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_14_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_14_STATE_MASK  0x7000000
#define L3C_CTRLR_STS_2__CMDQ_14_STATE_FIELD 24,26

#define L3C_CTRLR_STS_2__CMDQ_15_STATE_SHIFT 28
#define L3C_CTRLR_STS_2__CMDQ_15_STATE_WIDTH 3
#define L3C_CTRLR_STS_2__CMDQ_15_STATE_RESET_VAL 0
#define L3C_CTRLR_STS_2__CMDQ_15_STATE_RMASK 0x7
#define L3C_CTRLR_STS_2__CMDQ_15_STATE_MASK  0x70000000
#define L3C_CTRLR_STS_2__CMDQ_15_STATE_FIELD 28,30


/*
 * CTRLR_STS_3.
 * debug statusses
 */
#define L3C_CTRLR_STS_3__FIRST_WORD 0x02aa
#define L3C_CTRLR_STS_3__LAST_WORD 0x02ab
#define L3C_CTRLR_STS_3__LENGTH 0x0002
#define L3C_CTRLR_STS_3__STRIDE 0x0001

#define L3C_CTRLR_STS_3__COB_SET_SHIFT 0
#define L3C_CTRLR_STS_3__COB_SET_WIDTH 4
#define L3C_CTRLR_STS_3__COB_SET_RESET_VAL 0
#define L3C_CTRLR_STS_3__COB_SET_RMASK 0xf
#define L3C_CTRLR_STS_3__COB_SET_MASK  0xf
#define L3C_CTRLR_STS_3__COB_SET_FIELD 0,3

#define L3C_CTRLR_STS_3__COB_SET_CRDT_SHIFT 4
#define L3C_CTRLR_STS_3__COB_SET_CRDT_WIDTH 4
#define L3C_CTRLR_STS_3__COB_SET_CRDT_RESET_VAL 0
#define L3C_CTRLR_STS_3__COB_SET_CRDT_RMASK 0xf
#define L3C_CTRLR_STS_3__COB_SET_CRDT_MASK  0xf0
#define L3C_CTRLR_STS_3__COB_SET_CRDT_FIELD 4,7

#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_SHIFT 8
#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_WIDTH 2
#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_RESET_VAL 0
#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_RMASK 0x3
#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_MASK  0x300
#define L3C_CTRLR_STS_3__CMDQ_CCHE_DB_FIELD 8,9

#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_SHIFT 10
#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_WIDTH 2
#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_RESET_VAL 0
#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_RMASK 0x3
#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_MASK  0xc00
#define L3C_CTRLR_STS_3__CMDQ_EMEM_STD_DB_FIELD 10,11

#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_SHIFT 12
#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_WIDTH 2
#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_RESET_VAL 0
#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_RMASK 0x3
#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_MASK  0x3000
#define L3C_CTRLR_STS_3__CMDQ_EMEM_PRI_DB_FIELD 12,13

#define L3C_CTRLR_STS_3__TRB_RDY_SHIFT 14
#define L3C_CTRLR_STS_3__TRB_RDY_WIDTH 1
#define L3C_CTRLR_STS_3__TRB_RDY_RESET_VAL 0
#define L3C_CTRLR_STS_3__TRB_RDY_RMASK 0x1
#define L3C_CTRLR_STS_3__TRB_RDY_MASK  0x4000
#define L3C_CTRLR_STS_3__TRB_RDY_FIELD 14,14


/*
 * CARRAY_STS.
 * debug statusses
 */
#define L3C_CARRAY_STS__FIRST_WORD 0x02ac
#define L3C_CARRAY_STS__LAST_WORD 0x02ad
#define L3C_CARRAY_STS__LENGTH 0x0002
#define L3C_CARRAY_STS__STRIDE 0x0001

#define L3C_CARRAY_STS__PIPE_OUT_FIFO_SHIFT 0
#define L3C_CARRAY_STS__PIPE_OUT_FIFO_WIDTH 2
#define L3C_CARRAY_STS__PIPE_OUT_FIFO_RESET_VAL 0
#define L3C_CARRAY_STS__PIPE_OUT_FIFO_RMASK 0x3
#define L3C_CARRAY_STS__PIPE_OUT_FIFO_MASK  0x3
#define L3C_CARRAY_STS__PIPE_OUT_FIFO_FIELD 0,1

#define L3C_CARRAY_STS__PIPE_OUT_CRDT_SHIFT 4
#define L3C_CARRAY_STS__PIPE_OUT_CRDT_WIDTH 4
#define L3C_CARRAY_STS__PIPE_OUT_CRDT_RESET_VAL 9
#define L3C_CARRAY_STS__PIPE_OUT_CRDT_RMASK 0xf
#define L3C_CARRAY_STS__PIPE_OUT_CRDT_MASK  0xf0
#define L3C_CARRAY_STS__PIPE_OUT_CRDT_FIELD 4,7


/*
 * EMEMREQ_STS.
 * debug statusses
 */
#define L3C_EMEMREQ_STS__FIRST_WORD 0x02ae
#define L3C_EMEMREQ_STS__LAST_WORD 0x02af
#define L3C_EMEMREQ_STS__LENGTH 0x0002
#define L3C_EMEMREQ_STS__STRIDE 0x0001

#define L3C_EMEMREQ_STS__TAG_USAGE_SHIFT 0
#define L3C_EMEMREQ_STS__TAG_USAGE_WIDTH 7
#define L3C_EMEMREQ_STS__TAG_USAGE_RESET_VAL 0
#define L3C_EMEMREQ_STS__TAG_USAGE_RMASK 0x7f
#define L3C_EMEMREQ_STS__TAG_USAGE_MASK  0x7f
#define L3C_EMEMREQ_STS__TAG_USAGE_FIELD 0,6

#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_SHIFT 8
#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_WIDTH 2
#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_RESET_VAL 0
#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_RMASK 0x3
#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_MASK  0x300
#define L3C_EMEMREQ_STS__TAG_ATTR_WR_DB_FIELD 8,9

#define L3C_EMEMREQ_STS__ASSMBLED_DB_SHIFT 10
#define L3C_EMEMREQ_STS__ASSMBLED_DB_WIDTH 2
#define L3C_EMEMREQ_STS__ASSMBLED_DB_RESET_VAL 0
#define L3C_EMEMREQ_STS__ASSMBLED_DB_RMASK 0x3
#define L3C_EMEMREQ_STS__ASSMBLED_DB_MASK  0xc00
#define L3C_EMEMREQ_STS__ASSMBLED_DB_FIELD 10,11

#define L3C_EMEMREQ_STS__EVICTION_DB_SHIFT 12
#define L3C_EMEMREQ_STS__EVICTION_DB_WIDTH 2
#define L3C_EMEMREQ_STS__EVICTION_DB_RESET_VAL 0
#define L3C_EMEMREQ_STS__EVICTION_DB_RMASK 0x3
#define L3C_EMEMREQ_STS__EVICTION_DB_MASK  0x3000
#define L3C_EMEMREQ_STS__EVICTION_DB_FIELD 12,13

#define L3C_EMEMREQ_STS__TGT_DB_SHIFT 14
#define L3C_EMEMREQ_STS__TGT_DB_WIDTH 2
#define L3C_EMEMREQ_STS__TGT_DB_RESET_VAL 0
#define L3C_EMEMREQ_STS__TGT_DB_RMASK 0x3
#define L3C_EMEMREQ_STS__TGT_DB_MASK  0xc000
#define L3C_EMEMREQ_STS__TGT_DB_FIELD 14,15

#define L3C_EMEMREQ_STS__TGT_CRDT_SHIFT 16
#define L3C_EMEMREQ_STS__TGT_CRDT_WIDTH 2
#define L3C_EMEMREQ_STS__TGT_CRDT_RESET_VAL 0
#define L3C_EMEMREQ_STS__TGT_CRDT_RMASK 0x3
#define L3C_EMEMREQ_STS__TGT_CRDT_MASK  0x30000
#define L3C_EMEMREQ_STS__TGT_CRDT_FIELD 16,17


/*
 * EMEMRES_STS.
 * debug statusses
 */
#define L3C_EMEMRES_STS__FIRST_WORD 0x02b0
#define L3C_EMEMRES_STS__LAST_WORD 0x02b1
#define L3C_EMEMRES_STS__LENGTH 0x0002
#define L3C_EMEMRES_STS__STRIDE 0x0001

#define L3C_EMEMRES_STS__RS_DB_SHIFT 0
#define L3C_EMEMRES_STS__RS_DB_WIDTH 2
#define L3C_EMEMRES_STS__RS_DB_RESET_VAL 0
#define L3C_EMEMRES_STS__RS_DB_RMASK 0x3
#define L3C_EMEMRES_STS__RS_DB_MASK  0x3
#define L3C_EMEMRES_STS__RS_DB_FIELD 0,1

#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_SHIFT 2
#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_WIDTH 2
#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_RESET_VAL 0
#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_RMASK 0x3
#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_MASK  0xc
#define L3C_EMEMRES_STS__FETCH_WAIT_FIFO_FIELD 2,3

#define L3C_EMEMRES_STS__NOFETCH_FIFO_SHIFT 4
#define L3C_EMEMRES_STS__NOFETCH_FIFO_WIDTH 2
#define L3C_EMEMRES_STS__NOFETCH_FIFO_RESET_VAL 0
#define L3C_EMEMRES_STS__NOFETCH_FIFO_RMASK 0x3
#define L3C_EMEMRES_STS__NOFETCH_FIFO_MASK  0x30
#define L3C_EMEMRES_STS__NOFETCH_FIFO_FIELD 4,5

#define L3C_EMEMRES_STS__FETCH_FIFO_SHIFT 6
#define L3C_EMEMRES_STS__FETCH_FIFO_WIDTH 2
#define L3C_EMEMRES_STS__FETCH_FIFO_RESET_VAL 0
#define L3C_EMEMRES_STS__FETCH_FIFO_RMASK 0x3
#define L3C_EMEMRES_STS__FETCH_FIFO_MASK  0xc0
#define L3C_EMEMRES_STS__FETCH_FIFO_FIELD 6,7

#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_SHIFT 8
#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_WIDTH 7
#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_RESET_VAL 0
#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_RMASK 0x7f
#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_MASK  0x7f00
#define L3C_EMEMRES_STS__WB_FIFO_FULLNESS_FIELD 8,14

#define L3C_EMEMRES_STS__CLNTRES_FIFO_SHIFT 16
#define L3C_EMEMRES_STS__CLNTRES_FIFO_WIDTH 2
#define L3C_EMEMRES_STS__CLNTRES_FIFO_RESET_VAL 0
#define L3C_EMEMRES_STS__CLNTRES_FIFO_RMASK 0x3
#define L3C_EMEMRES_STS__CLNTRES_FIFO_MASK  0x30000
#define L3C_EMEMRES_STS__CLNTRES_FIFO_FIELD 16,17


/*
 * CLNTRES_STS.
 * debug statusses
 */
#define L3C_CLNTRES_STS__FIRST_WORD 0x02b2
#define L3C_CLNTRES_STS__LAST_WORD 0x02b3
#define L3C_CLNTRES_STS__LENGTH 0x0002
#define L3C_CLNTRES_STS__STRIDE 0x0001

#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_SHIFT 0
#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_WIDTH 2
#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_RESET_VAL 2
#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_RMASK 0x3
#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_MASK  0x3
#define L3C_CLNTRES_STS__SMTAP_RDRES_CRDT_FIELD 0,1

#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_SHIFT 4
#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_WIDTH 2
#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_RESET_VAL 2
#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_RMASK 0x3
#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_MASK  0x30
#define L3C_CLNTRES_STS__SMTAP_NDN_CRDT_FIELD 4,5


/*
 * GLOBAL_STS.
 * debug statusses
 */
#define L3C_GLOBAL_STS 0x02b4
#define L3C_GLOBAL_STS__LENGTH 0x0001

#define L3C_GLOBAL_STS__EMI_ISOLATION_SHIFT 0
#define L3C_GLOBAL_STS__EMI_ISOLATION_WIDTH 1
#define L3C_GLOBAL_STS__EMI_ISOLATION_RESET_VAL 0
#define L3C_GLOBAL_STS__EMI_ISOLATION_RMASK 0x1
#define L3C_GLOBAL_STS__EMI_ISOLATION_MASK  0x1
#define L3C_GLOBAL_STS__EMI_ISOLATION_FIELD 0,0


/*
 * INTRPT_CAUSE.
 * interrupt cause register
 */
#define L3C_INTRPT_CAUSE 0x0300
#define L3C_INTRPT_CAUSE__LENGTH 0x0001

#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_SHIFT 0
#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_WIDTH 1
#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_RESET_VAL 0
#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_RMASK 0x1
#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_MASK  0x1
#define L3C_INTRPT_CAUSE__CHI_ADDR_OOR_FIELD 0,0

#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_SHIFT 1
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_WIDTH 1
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_RESET_VAL 0
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_RMASK 0x1
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_MASK  0x2
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_ERR_FIELD 1,1

#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_SHIFT 2
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_WIDTH 1
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_RESET_VAL 0
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_RMASK 0x1
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_MASK  0x4
#define L3C_INTRPT_CAUSE__CHI_ADDR_SECURE_OVLP_FIELD 2,2


/*
 * INTRPT_MASK.
 * 0 - disable interrupt
 * 1 - enable interrupt
 */
#define L3C_INTRPT_MASK 0x0301
#define L3C_INTRPT_MASK__LENGTH 0x0001

#define L3C_INTRPT_MASK__CHI_ADDR_OOR_SHIFT 0
#define L3C_INTRPT_MASK__CHI_ADDR_OOR_WIDTH 1
#define L3C_INTRPT_MASK__CHI_ADDR_OOR_RESET_VAL 0
#define L3C_INTRPT_MASK__CHI_ADDR_OOR_RMASK 0x1
#define L3C_INTRPT_MASK__CHI_ADDR_OOR_MASK  0x1
#define L3C_INTRPT_MASK__CHI_ADDR_OOR_FIELD 0,0

#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_SHIFT 1
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_WIDTH 1
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_RESET_VAL 0
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_RMASK 0x1
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_MASK  0x2
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_ERR_FIELD 1,1

#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_SHIFT 2
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_WIDTH 1
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_RESET_VAL 0
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_RMASK 0x1
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_MASK  0x4
#define L3C_INTRPT_MASK__CHI_ADDR_SECURE_OVLP_FIELD 2,2

#endif /* !defined(__DOXYGEN__) */

#endif /* !defined(__REGS_L3C_DEF_H__) */
