==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-200] Port 'dataStream_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'offsetStream_V' is mapped to 'TDATA' by default.
@I [LIC-101] Checked in feature [HLS]
