% This file was created with JabRef 2.9.2.
% Encoding: MS950

@INPROCEEDINGS{cascade,
  author = {Hans Peter Graf and others},
  title = {Parallel Support Vector Machines: The Cascade SVM},
  booktitle = {NIPS},
  year = {2004},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  crossref = {DBLP:conf/nips/2004},
  ee = {http://books.nips.cc/papers/files/nips17/NIPS2004_0190.pdf}
}

@CONFERENCE{matrix_market,
  author = {PHASE project},
  title = {Matrix Market},
  booktitle = {available on line at:http://math.nist.gov/MatrixMarket/},
  owner = {pllab},
  timestamp = {2014.03.18}
}

@ARTICLE{TransformationMultiprocessor,
  author = {Anderson, Jennifer M. and others},
  title = {Data and computation transformations for multiprocessors},
  journal = {SIGPLAN Not.},
  year = {1995},
  volume = {30},
  pages = {166--178},
  number = {8},
  month = aug,
  issn = {0362-1340},
  issue_date = {Aug. 1995},
  numpages = {13},
  url = {http://doi.acm.org/10.1145/209937.209954}
}

@ARTICLE{MemoryHierarchy,
  author = {Baghsorkhi, Sara S. and others},
  title = {Efficient performance evaluation of memory hierarchy for highly multithreaded
	graphics processors},
  journal = {SIGPLAN Not.},
  year = {2012},
  volume = {47},
  pages = {23--34},
  number = {8},
  month = feb,
  issn = {0362-1340},
  issue_date = {August 2012},
  keywords = {gpu, memory hierarchy, performance evaluation},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/2370036.2145820}
}

@INPROCEEDINGS{AffineLoop,
  author = {Baskaran and others},
  title = {A compiler framework for optimization of affine loop nests for gpgpus},
  booktitle = {Proc. of the 22nd Int'l conf. on Supercomputing(ICS)},
  year = {2008},
  pages = {225--234},
  acmid = {1375562},
  doi = {10.1145/1375527.1375562},
  isbn = {978-1-60558-158-3},
  keywords = {GPU, empirical tuning, memory access optimization, polyhedral model},
  location = {Island of Kos, Greece},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/1375527.1375562}
}

@INPROCEEDINGS{CudaDMA,
  author = {Bauer, Michael and others},
  title = {CudaDMA: optimizing GPU memory bandwidth via warp specialization},
  booktitle = {Proc. of 2011 International Conference for High Performance Computing,
	Networking, Storage and Analysis},
  year = {2011},
  series = {SC '11},
  pages = {12:1--12:11},
  address = {New York, NY, USA},
  isbn = {978-1-4503-0771-0},
  location = {Seattle, Washington},
  numpages = {11},
  url = {http://doi.acm.org/10.1145/2063384.2063400}
}

@CONFERENCE{spmv_CUDA,
  author = {Nathan Bell and Michael Garland},
  title = {Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented
	Processors},
  booktitle = {High Performance Computing Networking, Storage and Analysis},
  year = {2009},
  owner = {pllab},
  timestamp = {2014.03.17}
}

@ARTICLE{heterogeneous,
  author = {Brodtkorb, Andre R. and others},
  title = {State-of-the-art in Heterogeneous Computing},
  journal = {Sci. Program.},
  year = {2010},
  volume = {18},
  pages = {1--33},
  number = {1},
  month = jan,
  acmid = {1804800},
  issue_date = {January 2010},
  keywords = {Power-efficient architectures, energy and power consumption, microprocessor
	performance, parallel computer architecture, stream or vector architectures},
  numpages = {33}
}

@INPROCEEDINGS{ROSES_DAC,
  author = {Ces\'{a}rio, W. and Baghdadi, A. and Gauthier, L. and Lyonnard, D.
	and Nicolescu, G. and Paviot, Y. and Yoo, S. and Jerraya, A. A. and
	Diaz-Nava, M.},
  title = {Component-based Design Approach for Multicore SoCs},
  booktitle = {Proceedings of the 39th Annual Design Automation Conference},
  year = {2002},
  series = {DAC '02},
  pages = {789--794},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {514115},
  doi = {10.1145/513918.514115},
  isbn = {1-58113-461-4},
  keywords = {HW/SW interfaces abstraction, component-based design, multicore System-on-Chip},
  location = {New Orleans, Louisiana, USA},
  numpages = {6},

}

@INPROCEEDINGS{Dymaxion,
  author = {Che, Shuai and others},
  title = {Dymaxion: optimizing memory access patterns for heterogeneous systems},
  booktitle = {Proc. of 2011 International Conference for High Performance Computing,
	Networking, Storage and Analysis},
  year = {2011},
  series = {SC '11},
  pages = {13:1--13:11},
  doi = {10.1145/2063384.2063401},
  isbn = {978-1-4503-0771-0},
  keywords = {GPGPU, heterogeneous computer architectures, latency hiding, memory
	access and data layout},
  location = {Seattle, Washington},
  numpages = {11},
  url = {http://doi.acm.org/10.1145/2063384.2063401}
}

@INPROCEEDINGS{rodinia:,
  author = {Shuai Che and others},
  title = {Rodinia: A benchmark suite for heterogeneous computing},
  booktitle = {IISWC'09},
  year = {2009},
  pages = {44-54}
}

@INPROCEEDINGS{ModelDrivenSpMV,
  author = {Choi, Jee W. and others},
  title = {Model-driven autotuning of sparse matrix-vector multiply on GPUs},
  booktitle = {Proc. of the 15th ACM SIGPLAN Symp. on Principles and Practice of
	Parallel Programming(PPoPP)},
  year = {2010},
  pages = {115--126},
  isbn = {978-1-60558-877-3},
  keywords = {gpu, performance modeling, sparse matrix-vector multiplication},
  location = {Bangalore, India},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1693453.1693471}
}

@INPROCEEDINGS{power,
  author = {Collange, Sylvain and others},
  title = {Power Consumption of GPUs from a Software Perspective},
  booktitle = {Proc. of the 9th International Conference on Computational Science:
	Part I},
  year = {2009},
  series = {ICCS '09},
  pages = {914--923},
  location = {Baton Rouge, LA},
  numpages = {10}
}

@INPROCEEDINGS{partition2,
  author = {Grewe, Dominik and others},
  title = {A Static Task Partitioning Approach for Heterogeneous Systems Using
	OpenCL},
  booktitle = {Proc. of the 20th International Conference on Compiler Construction:
	Part of the Joint European Conferences on Theory and Practice of
	Software},
  year = {2011},
  series = {CC'11/ETAPS'11},
  pages = {286--305},
  keywords = {heterogeneous programming, openCL, parallel programming, static code
	analysis, task partitioning},
  location = {Saarbr\&\#252;cken, Germany},
  numpages = {20}
}

@CONFERENCE{HAAR,
  author = {Manju Hegde},
  title = {Heterogeneous Systems Architectures and its implications for the
	software ecosystem},
  booktitle = {Proc. of the 13th international Forum on Embedded MPSoC and Multicore},
  year = {2013},
  owner = {pllab},
  timestamp = {2013.12.03}
}

@INPROCEEDINGS{MemoryThreadLevelParallelism,
  author = {Hong, Sunpyo and others},
  title = {An analytical model for a GPU architecture with memory-level and
	thread-level parallelism awareness},
  booktitle = {Proc. of the 36th annual international symposium on Computer architecture},
  year = {2009},
  series = {ISCA '09},
  pages = {152--163},
  isbn = {978-1-60558-526-0},
  keywords = {GPU architecture, analytical model, cuda, memory level parallelism,
	performance estimation, warp level parallelism},
  location = {Austin, TX, USA},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1555754.1555775}
}

@ARTICLE{MemoryAccessPattern,
  author = {Jang, Byunghyun and others},
  title = {Exploiting Memory Access Patterns to Improve Memory Performance in
	Data-Parallel Architectures},
  journal = {IEEE Trans. Parallel Distrib. Syst.},
  year = {2011},
  volume = {22},
  pages = {105--118},
  number = {1},
  month = jan,
  issn = {1045-9219},
  issue_date = {January 2011},
  keywords = {GPU computing, General-purpose computation on GPUs (GPGPUs), General-purpose
	computation on GPUs (GPGPUs), GPU computing, memory optimization,
	memory access pattern, vectorization, memory selection, memory coalescing,
	data parallelism, data-parallel architectures., data parallelism,
	data-parallel architectures., memory access pattern, memory coalescing,
	memory optimization, memory selection, vectorization},
  numpages = {14},
  url = {http://dx.doi.org/10.1109/TPDS.2010.107}
}

@INPROCEEDINGS{QoS-Aware,
  author = {Jeong, Min Kyu and others},
  title = {A QoS-aware memory controller for dynamically balancing GPU and CPU
	bandwidth use in an MPSoC},
  booktitle = {Proc. of the 49th Annual Design Automation Conf.},
  year = {2012},
  series = {DAC '12},
  pages = {850--855},
  keywords = {graphics processor, memory controller, quality of service, system
	on chip},
  location = {San Francisco, California},
  numpages = {6},
  url = {http://doi.acm.org/10.1145/2228360.2228513}
}

@INPROCEEDINGS{DemandFetch,
  author = {Jia, Wenhao and others},
  title = {Characterizing and improving the use of demand-fetched caches in
	GPUs},
  booktitle = {Proc. of the 26th ACM international conference on Supercomputing},
  year = {2012},
  series = {ICS '12},
  pages = {15--24},
  isbn = {978-1-4503-1316-2},
  keywords = {CUDA, GPGPU, GPU cache, compiler optimization},
  location = {San Servolo Island, Venice, Italy},
  numpages = {10}
}

@INPROCEEDINGS{DAC_single_chip,
  author = {Kim, Dongki and others},
  title = {Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU},
  booktitle = {Proc. of the 49th Annual Design Automation Conference},
  year = {2012},
  series = {DAC '12},
  pages = {888--896},
  isbn = {978-1-4503-1199-1},
  keywords = {main memory subsystem, phase-change RAM, single-chip CPU/GPU},
  location = {San Francisco, California},
  numpages = {9},
  url = {http://doi.acm.org/10.1145/2228360.2228519}
}

@INPROCEEDINGS{CuMAPz,
  author = {Kim, Yooseong and others},
  title = {CuMAPz: a tool to analyze memory access patterns in CUDA},
  booktitle = {Proc. of the 48th Design Automation Conf.},
  year = {2011},
  series = {DAC '11},
  pages = {128--133},
  isbn = {978-1-4503-0636-2},
  keywords = {CUDA, GPGPU, analytical model, memory access pattern, performance
	estimation},
  location = {San Diego, California},
  numpages = {6},
  url = {http://doi.acm.org/10.1145/2024724.2024754}
}

@INPROCEEDINGS{AdELL,
  author = {Maggioni, Marco and others},
  title = {AdELL: An Adaptive Warp-Balancing ELL Format for Efficient Sparse
	Matrix-Vector Multiplication on GPUs},
  booktitle = {Proceedings of the 2013 42Nd International Conference on Parallel
	Processing},
  year = {2013},
  series = {ICPP '13},
  pages = {11--20},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {2570999},
  doi = {10.1109/ICPP.2013.10},
  isbn = {978-0-7695-5117-3},
  keywords = {GPU, ELL, Sparse Matrix Vector Multiplication, Adaptive, Warp-Balancing},
  numpages = {10}
}

@INPROCEEDINGS{AutoSpMV,
  author = {Monakov and others},
  title = {Automatically tuning sparse matrix-vector multiplication for GPU
	architectures},
  booktitle = {Proc. of the 5th international conference on High Performance Embedded
	Architectures and Compilers},
  year = {2010},
  series = {HiPEAC'10},
  pages = {111--125},
  acmid = {2174837},
  doi = {10.1007/978-3-642-11515-8_10},
  isbn = {3-642-11514-4, 978-3-642-11514-1},
  location = {Pisa, Italy},
  numpages = {15}
}

@INPROCEEDINGS{DRAMController,
  author = {Moscibroda, Thomas and others},
  title = {Distributed order scheduling and its application to multi-core dram
	controllers},
  booktitle = {Proc. of the twenty-seventh ACM symposium on Principles of distributed
	computing},
  year = {2008},
  series = {PODC '08},
  pages = {365--374},
  keywords = {distributed approximation, distributed scheduling, dram memory controllers,
	multi-core, order scheduling},
  location = {Toronto, Canada},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/1400751.1400799}
}

@ARTICLE{Cell,
  author = {Saidi, Selma and others},
  title = {Optimizing explicit data transfers for data parallel applications
	on the cell architecture},
  journal = {ACM Trans. Archit. Code Optim.},
  year = {2012},
  volume = {8},
  pages = {37:1--37:20},
  number = {4},
  month = jan,
  issn = {1544-3566},
  issue_date = {January 2012},
  keywords = {Cell B.E., Data parallelization, direct memory access (DMA), double
	buffering},
  numpages = {20},
  url = {http://doi.acm.org/10.1145/2086696.2086716}
}

@INPROCEEDINGS{LosslessLossy,
  author = {Sathish, Vijay and others},
  title = {Lossless and lossy memory I/O link compression for improving performance
	of GPGPU workloads},
  booktitle = {Proc. of the 21st international conference on Parallel architectures
	and compilation techniques},
  year = {2012},
  series = {PACT '12},
  pages = {325--334},
  acmid = {2370864},
  doi = {10.1145/2370816.2370864},
  isbn = {978-1-4503-1182-3},
  keywords = {graphics processing units, lossless and lossy data compression},
  location = {Minneapolis, Minnesota, USA},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/2370816.2370864}
}

@CONFERENCE{ASTA,
  author = {I-Jui Sung and others},
  title = {DL: A data layout transformation system for heterogeneous computing},
  booktitle = {Proc. IEEE Conf. Innovative Parallel Computing (InPar 12)},
  year = {2012},
  publisher = {IEEE},
  owner = {pllab},
  timestamp = {2013.10.27}
}

@ARTICLE{ASTA_old,
  author = {I-Jui Sung and others},
  title = {Data Layout Transformation Exploiting Memory-Level Parallelism in
	Structured Grid Many-Core Applications},
  journal = {International Journal of Parallel Programming},
  year = {2012},
  pages = {4-24}
}

@ARTICLE{facedetection,
  author = {Viola, Paul and Jones, Michael J.},
  title = {Robust Real-Time Face Detection},
  journal = {Int. J. Comput. Vision},
  year = {2004},
  volume = {57},
  pages = {137--154},
  number = {2},
  month = may,
  acmid = {966458},
  address = {Hingham, MA, USA},
  doi = {10.1023/B:VISI.0000013087.49260.fb},
  issn = {0920-5691},
  issue_date = {May 2004},
  keywords = {boosting, face detection, human sensing},
  numpages = {18},
  publisher = {Kluwer Academic Publishers},
  url = {http://dx.doi.org/10.1023/B:VISI.0000013087.49260.fb}
}

@ARTICLE{ROSES,
  author = {Wagner, Fl\'{a}vio R. and Ces\'{a}rio, Wander and Jerraya, Ahmed
	A.},
  title = {Hardware/Software IP Integration Using the ROSES Design Environment},
  journal = {ACM Trans. Embed. Comput. Syst.},
  year = {2007},
  volume = {6},
  number = {3},
  month = jul,
  acmid = {1275989},
  address = {New York, NY, USA},
  articleno = {17},
  doi = {10.1145/1275986.1275989},
  issn = {1539-9087},
  issue_date = {July 2007},
  keywords = {IP integration, Systems-on-chip},
  publisher = {ACM},

}

@ARTICLE{Wagner:2007:HII:1275986.1275989,
  author = {Wagner, Fl\'{a}vio R. and Ces\'{a}rio, Wander and Jerraya, Ahmed
	A.},
  title = {Hardware/Software IP Integration Using the ROSES Design Environment},
  journal = {ACM Trans. Embed. Comput. Syst.},
  year = {2007},
  volume = {6},
  number = {3},
  month = jul,
  acmid = {1275989},
  address = {New York, NY, USA},
  articleno = {17},
  doi = {10.1145/1275986.1275989},
  issn = {1539-9087},
  issue_date = {July 2007},
  keywords = {IP integration, Systems-on-chip},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/1275986.1275989}
}

@INPROCEEDINGS{partition3,
  author = {Wang, Zheng and others},
  title = {Partitioning Streaming Parallelism for Multi-cores: A Machine Learning
	Based Approach},
  booktitle = {Proc. of the 19th International Conference on Parallel Architectures
	and Compilation Techniques},
  year = {2010},
  series = {PACT '10},
  pages = {307--318},
  keywords = {compiler optimization, machine learning, partitioning streaming parallelism},
  location = {Vienna, Austria},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1854273.1854313}
}

@ARTICLE{partition,
  author = {Wang, Zheng and others},
  title = {Using Machine Learning to Partition Streaming Programs},
  journal = {ACM Trans. Archit. Code Optim.},
  year = {2008},
  volume = {10},
  pages = {20:1--20:25},
  number = {3},
  month = sep,
  acmid = {2512436},
  issn = {1544-3566},
  issue_date = {September 2013},
  keywords = {Compiler optimization, machine learning, multicore, partitioning streaming
	parallelism},
  numpages = {25},
  url = {http://doi.acm.org/10.1145/2512436}
}

@ARTICLE{Complexity,
  author = {Wu, Bo and others},
  title = {Complexity analysis and algorithm design for reorganizing data to
	minimize non-coalesced memory accesses on GPU},
  journal = {SIGPLAN Not.},
  year = {2013},
  volume = {48},
  pages = {57--68},
  number = {8},
  month = feb,
  issn = {0362-1340},
  issue_date = {August 2013},
  keywords = {computational complexity, data transformation, gpgpu, memory coalescing,
	runtime optimizations, thread-data remapping},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/2517327.2442523}
}

@ARTICLE{GPGPU-Compiler,
  author = {Yang, Yi and Xiang and others},
  title = {A GPGPU compiler for memory optimization and parallelism management},
  journal = {SIGPLAN Not.},
  year = {2010},
  volume = {45},
  pages = {86--97},
  number = {6},
  month = jun,
  acmid = {1806606},
  issn = {0362-1340},
  issue_date = {June 2010},
  keywords = {compiler, gpgpu},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1809028.1806606}
}

@ARTICLE{OnTheFly,
  author = {Zhang, Eddy Z. and others},
  title = {On-the-fly elimination of dynamic irregularities for GPU computing},
  journal = {SIGARCH Comput. Archit. News},
  year = {2011},
  volume = {39},
  pages = {369--380},
  number = {1},
  month = mar,
  acmid = {1950408},
  issue_date = {March 2011},
  keywords = {cpu-gpu pipelining, data transformation, gpgpu, memory coalescing,
	thread data remapping, thread divergence},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1961295.1950408}
}

@OTHER{CompuBench,
  title = {The HSA FoundationCompuBench},
  url = {https://compubench.com/result.jsp}
}

@OTHER{HSA,
  title = {The HSA Foundation},
  url = {http://hsafoundation.com/}
}

@OTHER{NVIDIA,
  title = {NVIDIA CUDA C Programming Guide Versio 4.0},
  url = {http://www.nvidia.com/content/global/global.php}
}

@ARTICLE{,
  owner = {pllab},
  timestamp = {2014.04.24}
}

@CONFERENCE{,
  owner = {pllab},
  timestamp = {2014.03.18}
}

@OTHER{,
  owner = {pllab},
  timestamp = {2014.03.12}
}

@MISC{Cusp,
  title = {Cusp: Generic parallel algorithms for sparse matrix
	
	and graph computations},
  year = {2012},
  booktitle = {available on line at:
	
	http://cusp-library.googlecode.com},
  owner = {pllab},
  timestamp = {2014.03.12}
}

@MISC{Intel,
  title = {Intel Math Kernel Library},
  year = {2011},
  booktitle = {available on line at:
	
	https://software.intel.com/en-us/intel-mkl},
  owner = {pllab},
  timestamp = {2014.03.12}
}

@ARTICLE{NW,
  author = {Vladimir Likic},
  title = {The Needleman-Wunsch algorithm for sequence alignment.},
  booktitle = {Lecture given at the 7th Melbourne Bioinformatics Course, University of Melbourne.},
  year = {2008},
  timestamp = {2013.10.27}
}
