ADC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog to Digital ConverteR"}
}
module ADC
ADC_ISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC interrupt and status register"}
}
module ADC_ISR

ADC_ISR.ADRDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC ready
This bit is set by hardware after the ADC has been enabled (ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests.
It is cleared by software writing 1 to it."}
}
ADC_ISR.EOSMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of sampling flag
This bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to '1'."}
}
ADC_ISR.EOC {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of conversion flag
This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register."}
}
ADC_ISR.EOS {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of sequence flag
This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it."}
}
ADC_ISR.OVR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC overrun
This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it."}
}
ADC_ISR.AWD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 1 flag
This bit is set by hardware when the converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers. It is cleared by software by programming it to 1."}
}
ADC_ISR.AWD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 2 flag
This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR registers. It is cleared by software programming it it."}
}
ADC_ISR.AWD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 3 flag
This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR registers. It is cleared by software by programming it to 1."}
}
ADC_ISR.EOCAL {
	(flecs.doc.Description, flecs.doc.Brief) : {"End Of Calibration flag
This bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it."}
}
ADC_ISR.CCRDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel Configuration Ready flag
This flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it.
Note: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration."}
}
ADC_IER {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC interrupt enable register "}
}
module ADC_IER

ADC_IER.ADRDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC ready interrupt enable
This bit is set and cleared by software to enable/disable the ADC Ready interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.EOSMPIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of sampling flag interrupt enable
This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.EOCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of conversion interrupt enable
This bit is set and cleared by software to enable/disable the end of conversion interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.EOSIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of conversion sequence interrupt enable
This bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.OVRIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun interrupt enable
This bit is set and cleared by software to enable/disable the overrun interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.AWD1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 1 interrupt enable
This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.AWD2IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 2 interrupt enable
This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.AWD3IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 3 interrupt enable
This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.EOCALIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of calibration interrupt enable
This bit is set and cleared by software to enable/disable the end of calibration interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_IER.CCRDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel Configuration Ready Interrupt enable
This bit is set and cleared by software to enable/disable the channel configuration ready interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC control register"}
}
module ADC_CR

ADC_CR.ADEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC enable command
This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set.
It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.
Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, ADSTP=0, ADSTART=0, ADDIS=0 and ADEN=0)"}
}
ADC_CR.ADDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC disable command
This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).
It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).
Note: Setting ADDIS to '1' is only effective when ADEN=1 and ADSTART=0 (which ensures that no conversion is ongoing)"}
}
ADC_CR.ADSTART {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC start conversion command
This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration).
It is cleared by hardware:
In single conversion mode (CONT=0, DISCEN=0), when software trigger is selected (EXTEN=00): at the assertion of the end of Conversion Sequence (EOS) flag.
In discontinuous conversion mode(CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=00): at the assertion of the end of Conversion (EOC) flag.
In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware.
Note: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC).
After writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored."}
}
ADC_CR.ADSTP {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC stop conversion command
This bit is set by software to stop and discard an ongoing conversion (ADSTP Command).
It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command.
Note: Setting ADSTP to '1' is only effective when ADSTART=1 and ADDIS=0 (ADC is enabled and may be converting and there is no pending request to disable the ADC)"}
}
ADC_CR.ADVREGEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC Voltage Regulator Enable
This bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tADCVREG_SETUP.
It is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0.
Note: The software is allowed to program this bit field only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."}
}
ADC_CR.ADCAL {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC calibration
This bit is set by software to start the calibration of the ADC.
It is cleared by hardware after calibration is complete.
Note: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).
The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 (ADC enabled and no conversion is ongoing)."}
}
ADC_CFGR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC configuration register 1"}
}
module ADC_CFGR1

ADC_CFGR1.DMAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Direct memory access enable
This bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to .
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.DMACFG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Direct memory access configuration
This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN=1.
For more details, refer to page351
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.SCANDIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Scan sequence direction
This bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared to 0.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CFGR1.RES {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data resolution
These bits are written by software to select the resolution of the conversion.
Note: The software is allowed to write these bits only when ADEN=0."}
}
ADC_CFGR1.ALIGN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data alignment
This bit is set and cleared by software to select right or left alignment. Refer to Data alignment and resolution (oversampling disabled: OVSE = 0) on page349
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.EXTSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger selection
These bits select the external event used to trigger the start of conversion (refer to External triggers for details):
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.EXTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger enable and polarity selection
These bits are set and cleared by software to select the external trigger polarity and enable the trigger.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.OVRMOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun management mode
This bit is set and cleared by software and configure the way data overruns are managed.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.CONT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Single / continuous conversion mode
This bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared.
Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1.
The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.WAIT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wait conversion mode
This bit is set and cleared by software to enable/disable wait conversion mode..
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.AUTOFF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-off mode
This bit is set and cleared by software to enable/disable auto-off mode..
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.DISCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Discontinuous mode
This bit is set and cleared by software to enable/disable discontinuous mode.
Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1.
The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.CHSELRMOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mode selection of the ADC_CHSELR register
This bit is set and cleared by software to control the ADC_CHSELR feature:
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CFGR1.AWD1SGL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable the watchdog on a single channel or on all channels
This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.AWD1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog enable
This bit is set and cleared by software.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR1.AWD1CH {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.
.....
Others: Reserved
Note: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register.
The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC configuration register 2"}
}
module ADC_CFGR2

ADC_CFGR2.OVSE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Oversampler Enable
This bit is set and cleared by software.
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CFGR2.OVSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Oversampling ratio
This bit filed defines the number of oversampling ratio.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CFGR2.OVSS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Oversampling shift
This bit is set and cleared by software.
Others: Reserved
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CFGR2.TOVS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Triggered Oversampling
This bit is set and cleared by software.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CFGR2.LFTRIG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low frequency trigger mode enable
This bit is set and cleared by software.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."}
}
ADC_CFGR2.CKMODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC clock mode
These bits are set and cleared by software to define how the analog ADC is clocked:
In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.
Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."}
}
ADC_SMPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC sampling time register"}
}
module ADC_SMPR

ADC_SMPR.SMP1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sampling time selection 1
These bits are written by software to select the sampling time that applies to all channels.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMP2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sampling time selection 2
These bits are written by software to select the sampling time that applies to all channels.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_SMPR.SMPSEL18 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x sampling time selection
These bits are written by software to define which sampling time is used.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD1TR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC watchdog threshold register"}
}
module ADC_AWD1TR

ADC_AWD1TR.LT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 1 lower threshold
These bits are written by software to define the lower threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_AWD1TR.HT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 1 higher threshold
These bits are written by software to define the higher threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_AWD2TR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC watchdog threshold register"}
}
module ADC_AWD2TR

ADC_AWD2TR.LT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 2 lower threshold
These bits are written by software to define the lower threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_AWD2TR.HT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 2 higher threshold
These bits are written by software to define the higher threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_CHSELR_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC channel selection register [alternate] "}
}
module ADC_CHSELR_0

ADC_CHSELR_0.CHSEL0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_0.CHSEL18 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel-x selection
These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to  for ADC inputs connected to external channels and internal sources.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."}
}
ADC_CHSELR_1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel selection register CHSELRMOD = 1 in
            ADC_CFGR1"}
}
module ADC_CHSELR_1

ADC_CHSELR_1.SQ1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"1st conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"2nd conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"3rd conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"4th conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"5th conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"6th conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"7th conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CHSELR_1.SQ8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"8th conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates the end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
...
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3TR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC watchdog threshold register"}
}
module ADC_AWD3TR

ADC_AWD3TR.LT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 3lower threshold
These bits are written by software to define the lower threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_AWD3TR.HT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog 3 higher threshold
These bits are written by software to define the higher threshold for the analog watchdog.
Refer to ADC_AWDxTR) on page355."}
}
ADC_DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC data register"}
}
module ADC_DR

ADC_DR.DATA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Converted data
These bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in OVSE = 0) on page349.
Just after a calibration is complete, DATA[6:0] contains the calibration factor."}
}
ADC_AWD2CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC Analog Watchdog 2 Configuration register"}
}
module ADC_AWD2CR

ADC_AWD2CR.AWD2CH0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD2CR.AWD2CH18 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC Analog Watchdog 3 Configuration register"}
}
module ADC_AWD3CR

ADC_AWD3CR.AWD3CH0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_AWD3CR.AWD3CH18 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CALFACT {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC Calibration factor"}
}
module ADC_CALFACT

ADC_CALFACT.CALFACT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Calibration factor
These bits are written by hardware or by software.
Once a calibration is complete,they are updated by hardware with the calibration factors.
Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched.
Just after a calibration is complete, DATA[6:0] contains the calibration factor.
Note: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing). Refer to SQ8[3:0] for a definition of channel selection."}
}
ADC_CCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC common configuration register"}
}
module ADC_CCR

ADC_CCR.PRESC {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC prescaler
Set and cleared by software to select the frequency of the clock to the ADC.
Other: Reserved
Note: Software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."}
}
ADC_CCR.VREFEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"VREFINT enable
This bit is set and cleared by software to enable/disable the VREFINT.
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CCR.TSEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Temperature sensor enable
This bit is set and cleared by software to enable/disable the temperature sensor.
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."}
}
ADC_CCR.VBATEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"VBAT enable
This bit is set and cleared by software to enable/disable the VBAT channel.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)"}
}
IWDG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent watchdog"}
}
module IWDG
KR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Key register"}
}
module KR

KR.KEY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Key value (write only, read
              0x0000)"}
}
PR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler register"}
}
module PR

PR.PR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler divider"}
}
RLR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Reload register"}
}
module RLR

RLR.RL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Watchdog counter reload
              value"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Status register"}
}
module SR

SR.WVU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Watchdog counter window value
              update"}
}
SR.RVU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Watchdog counter reload value
              update"}
}
SR.PVU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Watchdog prescaler value
              update"}
}
WINR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Window register"}
}
module WINR

WINR.WIN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Watchdog counter window
              value"}
}
WWDG {
	(flecs.doc.Description, flecs.doc.Brief) : {"System window watchdog"}
}
module WWDG
CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register"}
}
module CR

CR.WDGA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Activation bit"}
}
CR.T {
	(flecs.doc.Description, flecs.doc.Brief) : {"7-bit counter (MSB to LSB)"}
}
CFR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Configuration register"}
}
module CFR

CFR.WDGTB {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timer base"}
}
CFR.EWI {
	(flecs.doc.Description, flecs.doc.Brief) : {"Early wakeup interrupt"}
}
CFR.W {
	(flecs.doc.Description, flecs.doc.Brief) : {"7-bit window value"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Status register"}
}
module SR

SR.EWIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Early wakeup interrupt
              flag"}
}
FLASH {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash"}
}
module FLASH
ACR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Access control register"}
}
module ACR

ACR.LATENCY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Latency"}
}
ACR.PRFTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prefetch enable"}
}
ACR.ICEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Instruction cache enable"}
}
ACR.ICRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Instruction cache reset"}
}
ACR.EMPTY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash User area empty"}
}
KEYR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash key register"}
}
module KEYR

KEYR.KEYR {
	(flecs.doc.Description, flecs.doc.Brief) : {"KEYR"}
}
OPTKEYR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Option byte key register"}
}
module OPTKEYR

OPTKEYR.OPTKEYR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Option byte key"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Status register"}
}
module SR

SR.EOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of operation"}
}
SR.OPERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Operation error"}
}
SR.PROGERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programming error"}
}
SR.WRPERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Write protected error"}
}
SR.PGAERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programming alignment
              error"}
}
SR.SIZERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Size error"}
}
SR.PGSERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programming sequence error"}
}
SR.MISERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast programming data miss
              error"}
}
SR.FASTERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast programming error"}
}
SR.OPTVERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Option and Engineering bits loading
              validity error"}
}
SR.BSY1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"BSY1"}
}
SR.BSY2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"BSY2"}
}
SR.CFGBSY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programming or erase configuration
              busy."}
}
CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash control register"}
}
module CR

CR.PG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programming"}
}
CR.PER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Page erase"}
}
CR.MER1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mass erase"}
}
CR.PNB {
	(flecs.doc.Description, flecs.doc.Brief) : {"Page number"}
}
CR.BKER {
	(flecs.doc.Description, flecs.doc.Brief) : {"BKER"}
}
CR.MER2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"MER2"}
}
CR.STRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Start"}
}
CR.OPTSTRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Options modification start"}
}
CR.FSTPG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast programming"}
}
CR.EOPIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of operation interrupt
              enable"}
}
CR.ERRIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Error interrupt enable"}
}
CR.OBL_LAUNCH {
	(flecs.doc.Description, flecs.doc.Brief) : {"Force the option byte
              loading"}
}
CR.OPTLOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Options Lock"}
}
CR.LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLASH_CR Lock"}
}
ECCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash ECC register"}
}
module ECCR

ECCR.ADDR_ECC {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC fail address"}
}
ECCR.SYSF_ECC {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC fail for Corrected ECC Error or
              Double ECC Error in info block"}
}
ECCR.ECCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC correction interrupt
              enable"}
}
ECCR.ECCC {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC correction"}
}
ECCR.ECCD {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC detection"}
}
OPTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash option register"}
}
module OPTR

OPTR.RDP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Read protection level"}
}
OPTR.nRST_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"nRST_STOP"}
}
OPTR.nRST_STDBY {
	(flecs.doc.Description, flecs.doc.Brief) : {"nRST_STDBY"}
}
OPTR.IDWG_SW {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent watchdog
              selection"}
}
OPTR.IWDG_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent watchdog counter freeze in
              Stop mode"}
}
OPTR.IWDG_STDBY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent watchdog counter freeze in
              Standby mode"}
}
OPTR.WWDG_SW {
	(flecs.doc.Description, flecs.doc.Brief) : {"Window watchdog selection"}
}
OPTR.nSWAP_BANK {
	(flecs.doc.Description, flecs.doc.Brief) : {"nSWAP_BANK"}
}
OPTR.DUAL_BANK {
	(flecs.doc.Description, flecs.doc.Brief) : {"DUAL_BANK"}
}
OPTR.RAM_PARITY_CHECK {
	(flecs.doc.Description, flecs.doc.Brief) : {"SRAM parity check control"}
}
OPTR.nBOOT_SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"nBOOT_SEL"}
}
OPTR.nBOOT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Boot configuration"}
}
OPTR.nBOOT0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"nBOOT0 option bit"}
}
WRP1AR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash WRP area A address
          register"}
}
module WRP1AR

WRP1AR.WRP1A_STRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP area A start offset"}
}
WRP1AR.WRP1A_END {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP area A end offset"}
}
WRP1BR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash WRP area B address
          register"}
}
module WRP1BR

WRP1BR.WRP1B_STRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP area B start offset"}
}
WRP1BR.WRP1B_END {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP area B end offset"}
}
WRP2AR {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLASH WRP2 area A address register"}
}
module WRP2AR

WRP2AR.WRP2A_STRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP2A_STRT"}
}
WRP2AR.WRP2A_END {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP2A_END"}
}
WRP2BR {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLASH WRP2 area B address register"}
}
module WRP2BR

WRP2BR.WRP2B_STRT {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP2B_STRT"}
}
WRP2BR.WRP2B_END {
	(flecs.doc.Description, flecs.doc.Brief) : {"WRP2B_END"}
}
RCC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Reset and clock control"}
}
module RCC
CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock control register"}
}
module CR

CR.HSION {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 clock enable"}
}
CR.HSIKERON {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 always enable for peripheral
              kernels"}
}
CR.HSIRDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 clock ready flag"}
}
CR.HSIDIV {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 clock division
              factor"}
}
CR.HSEON {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE clock enable"}
}
CR.HSERDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE clock ready flag"}
}
CR.HSEBYP {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE crystal oscillator
              bypass"}
}
CR.CSSON {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock security system
              enable"}
}
CR.PLLON {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL enable"}
}
CR.PLLRDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL clock ready flag"}
}
ICSCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal clock sources calibration
          register"}
}
module ICSCR

ICSCR.HSICAL {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 clock calibration"}
}
ICSCR.HSITRIM {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI16 clock trimming"}
}
CFGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock configuration register"}
}
module CFGR

CFGR.MCOPRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Microcontroller clock output
              prescaler"}
}
CFGR.MCOSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Microcontroller clock
              output"}
}
CFGR.MCO2PRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"MCO2PRE"}
}
CFGR.MCO2SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"MCO2SEL"}
}
CFGR.PPRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB prescaler"}
}
CFGR.HPRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"AHB prescaler"}
}
CFGR.SWS {
	(flecs.doc.Description, flecs.doc.Brief) : {"System clock switch status"}
}
CFGR.SW {
	(flecs.doc.Description, flecs.doc.Brief) : {"System clock switch"}
}
PLLSYSCFGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL configuration register"}
}
module PLLSYSCFGR

PLLSYSCFGR.PLLSRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL input clock source"}
}
PLLSYSCFGR.PLLM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Division factor M of the PLL input clock
              divider"}
}
PLLSYSCFGR.PLLN {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL frequency multiplication factor
              N"}
}
PLLSYSCFGR.PLLPEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLLPCLK clock output
              enable"}
}
PLLSYSCFGR.PLLP {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL VCO division factor P for PLLPCLK
              clock output"}
}
PLLSYSCFGR.PLLQEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLLQCLK clock output
              enable"}
}
PLLSYSCFGR.PLLQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL VCO division factor Q for PLLQCLK
              clock output"}
}
PLLSYSCFGR.PLLREN {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLLRCLK clock output
              enable"}
}
PLLSYSCFGR.PLLR {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL VCO division factor R for PLLRCLK
              clock output"}
}
CIER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock interrupt enable
          register"}
}
module CIER

CIER.LSIRDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSI ready interrupt enable"}
}
CIER.LSERDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE ready interrupt enable"}
}
CIER.HSIRDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI ready interrupt enable"}
}
CIER.HSERDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE ready interrupt enable"}
}
CIER.PLLSYSRDYIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL ready interrupt enable"}
}
CIFR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock interrupt flag register"}
}
module CIFR

CIFR.LSIRDYF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSI ready interrupt flag"}
}
CIFR.LSERDYF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE ready interrupt flag"}
}
CIFR.HSIRDYF {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI ready interrupt flag"}
}
CIFR.HSERDYF {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE ready interrupt flag"}
}
CIFR.PLLSYSRDYF {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL ready interrupt flag"}
}
CIFR.CSSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock security system interrupt
              flag"}
}
CIFR.LSECSSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE Clock security system interrupt
              flag"}
}
CICR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock interrupt clear register"}
}
module CICR

CICR.LSIRDYC {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSI ready interrupt clear"}
}
CICR.LSERDYC {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE ready interrupt clear"}
}
CICR.HSIRDYC {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSI ready interrupt clear"}
}
CICR.HSERDYC {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE ready interrupt clear"}
}
CICR.PLLSYSRDYC {
	(flecs.doc.Description, flecs.doc.Brief) : {"PLL ready interrupt clear"}
}
CICR.CSSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock security system interrupt
              clear"}
}
CICR.LSECSSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE Clock security system interrupt
              clear"}
}
IOPRSTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port reset register"}
}
module IOPRSTR

IOPRSTR.GPIOARST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIOARST"}
}
IOPRSTR.GPIOBRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIOBRST"}
}
IOPRSTR.GPIOCRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIOCRST"}
}
IOPRSTR.GPIODRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIODRST"}
}
IOPRSTR.GPIOERST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIOERST"}
}
IOPRSTR.GPIOFRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIOFRST"}
}
AHBRSTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"AHB peripheral reset register"}
}
module AHBRSTR

AHBRSTR.DMA1RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1 reset"}
}
AHBRSTR.DMA2RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1 reset"}
}
AHBRSTR.FLASHRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLITF reset"}
}
AHBRSTR.CRCRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC reset"}
}
APBRSTR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral reset register
          1"}
}
module APBRSTR1

APBRSTR1.TIM3RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM3 timer reset"}
}
APBRSTR1.TIM4RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM4 timer reset"}
}
APBRSTR1.TIM6RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM6 timer reset"}
}
APBRSTR1.TIM7RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM7 timer reset"}
}
APBRSTR1.USART5RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART5RST"}
}
APBRSTR1.USART6RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART6RST"}
}
APBRSTR1.USBRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USBRST"}
}
APBRSTR1.SPI2RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI2 reset"}
}
APBRSTR1.SPI3RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI3 reset"}
}
APBRSTR1.USART2RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART2 reset"}
}
APBRSTR1.USART3RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART3 reset"}
}
APBRSTR1.USART4RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART4 reset"}
}
APBRSTR1.I2C1RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1 reset"}
}
APBRSTR1.I2C2RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C2 reset"}
}
APBRSTR1.I2C3RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C3RST reset"}
}
APBRSTR1.DBGRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug support reset"}
}
APBRSTR1.PWRRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power interface reset"}
}
APBRSTR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral reset register
          2"}
}
module APBRSTR2

APBRSTR2.SYSCFGRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"SYSCFG, COMP and VREFBUF
              reset"}
}
APBRSTR2.TIM1RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 timer reset"}
}
APBRSTR2.SPI1RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI1 reset"}
}
APBRSTR2.USART1RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART1 reset"}
}
APBRSTR2.TIM14RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM14 timer reset"}
}
APBRSTR2.TIM15RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM15 timer reset"}
}
APBRSTR2.TIM16RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16 timer reset"}
}
APBRSTR2.TIM17RST {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM17 timer reset"}
}
APBRSTR2.ADCRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC reset"}
}
IOPENR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO clock enable register"}
}
module IOPENR

IOPENR.GPIOAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port A clock enable during Sleep
              mode"}
}
IOPENR.GPIOBEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port B clock enable during Sleep
              mode"}
}
IOPENR.GPIOCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port C clock enable during Sleep
              mode"}
}
IOPENR.GPIODEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port D clock enable during Sleep
              mode"}
}
IOPENR.GPIOEEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port E clock enable during Sleep
              mode"}
}
IOPENR.GPIOFEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port F clock enable during Sleep
              mode"}
}
AHBENR {
	(flecs.doc.Description, flecs.doc.Brief) : {"AHB peripheral clock enable
          register"}
}
module AHBENR

AHBENR.DMA1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1 clock enable"}
}
AHBENR.DMA2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2 clock enable"}
}
AHBENR.FLASHEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash memory interface clock
              enable"}
}
AHBENR.CRCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC clock enable"}
}
APBENR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral clock enable register
          1"}
}
module APBENR1

APBENR1.TIM3EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM3 timer clock enable"}
}
APBENR1.TIM4EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM4 timer clock enable"}
}
APBENR1.TIM6EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM6 timer clock enable"}
}
APBENR1.TIM7EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM7 timer clock enable"}
}
APBENR1.USART5EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART5EN"}
}
APBENR1.USART6EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART6EN"}
}
APBENR1.RTCAPBEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC APB clock enable"}
}
APBENR1.WWDGEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"WWDG clock enable"}
}
APBENR1.USBEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USBEN"}
}
APBENR1.SPI2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI2 clock enable"}
}
APBENR1.SPI3EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI3 clock enable"}
}
APBENR1.USART2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART2 clock enable"}
}
APBENR1.USART3EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART3 clock enable"}
}
APBENR1.USART4EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART4 clock enable"}
}
APBENR1.I2C1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1 clock enable"}
}
APBENR1.I2C2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C2 clock enable"}
}
APBENR1.I2C3EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C3 clock enable"}
}
APBENR1.DBGEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug support clock enable"}
}
APBENR1.PWREN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power interface clock
              enable"}
}
APBENR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral clock enable register
          2"}
}
module APBENR2

APBENR2.SYSCFGEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SYSCFG, COMP and VREFBUF clock
              enable"}
}
APBENR2.TIM1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 timer clock enable"}
}
APBENR2.SPI1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI1 clock enable"}
}
APBENR2.USART1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART1 clock enable"}
}
APBENR2.TIM14EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM14 timer clock enable"}
}
APBENR2.TIM15EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM15 timer clock enable"}
}
APBENR2.TIM16EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16 timer clock enable"}
}
APBENR2.TIM17EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16 timer clock enable"}
}
APBENR2.ADCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC clock enable"}
}
IOPSMENR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO in Sleep mode clock enable
          register"}
}
module IOPSMENR

IOPSMENR.GPIOASMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port A clock enable during Sleep
              mode"}
}
IOPSMENR.GPIOBSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port B clock enable during Sleep
              mode"}
}
IOPSMENR.GPIOCSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port C clock enable during Sleep
              mode"}
}
IOPSMENR.GPIODSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port D clock enable during Sleep
              mode"}
}
IOPSMENR.GPIOESMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port E clock enable during Sleep
              mode"}
}
IOPSMENR.GPIOFSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O port F clock enable during Sleep
              mode"}
}
AHBSMENR {
	(flecs.doc.Description, flecs.doc.Brief) : {"AHB peripheral clock enable in Sleep mode
          register"}
}
module AHBSMENR

AHBSMENR.DMA1SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1 clock enable during Sleep
              mode"}
}
AHBSMENR.DMA2SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2 clock enable during Sleep
              mode"}
}
AHBSMENR.FLASHSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash memory interface clock enable
              during Sleep mode"}
}
AHBSMENR.SRAMSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SRAM clock enable during Sleep
              mode"}
}
AHBSMENR.CRCSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC clock enable during Sleep
              mode"}
}
APBSMENR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral clock enable in Sleep mode
          register 1"}
}
module APBSMENR1

APBSMENR1.TIM3SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM3 timer clock enable during Sleep
              mode"}
}
APBSMENR1.TIM4SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM4 timer clock enable during Sleep
              mode"}
}
APBSMENR1.TIM6SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM6 timer clock enable during Sleep
              mode"}
}
APBSMENR1.TIM7SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM7 timer clock enable during Sleep
              mode"}
}
APBSMENR1.USART5SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART5 clock enable"}
}
APBSMENR1.USART6SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART6 clock enable"}
}
APBSMENR1.RTCAPBSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC APB clock enable during Sleep
              mode"}
}
APBSMENR1.WWDGSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"WWDG clock enable during Sleep
              mode"}
}
APBSMENR1.USBSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USB clock enable during Sleep
              mode"}
}
APBSMENR1.SPI2SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI2 clock enable during Sleep
              mode"}
}
APBSMENR1.SPI3SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI3 clock enable during Sleep
              mode"}
}
APBSMENR1.USART2SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART2 clock enable during Sleep
              mode"}
}
APBSMENR1.USART3SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART3 clock enable during Sleep
              mode"}
}
APBSMENR1.USART4SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART4 clock enable during Sleep
              mode"}
}
APBSMENR1.I2C1SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1 clock enable during Sleep
              mode"}
}
APBSMENR1.I2C2SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C2 clock enable during Sleep
              mode"}
}
APBSMENR1.I2C3SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C3 clock enable during Sleep
              mode"}
}
APBSMENR1.DBGSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug support clock enable during Sleep
              mode"}
}
APBSMENR1.PWRSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power interface clock enable during
              Sleep mode"}
}
APBSMENR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"APB peripheral clock enable in Sleep mode
          register 2"}
}
module APBSMENR2

APBSMENR2.SYSCFGSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SYSCFG, COMP and VREFBUF clock enable
              during Sleep mode"}
}
APBSMENR2.TIM1SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 timer clock enable during Sleep
              mode"}
}
APBSMENR2.SPI1SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI1 clock enable during Sleep
              mode"}
}
APBSMENR2.USART1SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART1 clock enable during Sleep
              mode"}
}
APBSMENR2.TIM14SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM14 timer clock enable during Sleep
              mode"}
}
APBSMENR2.TIM15SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM15 timer clock enable during Sleep
              mode"}
}
APBSMENR2.TIM16SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16 timer clock enable during Sleep
              mode"}
}
APBSMENR2.TIM17SMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16 timer clock enable during Sleep
              mode"}
}
APBSMENR2.ADCSMEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC clock enable during Sleep
              mode"}
}
CCIPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Peripherals independent clock configuration
          register"}
}
module CCIPR

CCIPR.USART1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART1 clock source
              selection"}
}
CCIPR.USART2SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART2 clock source
              selection"}
}
CCIPR.USART3SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART3 clock source
              selection"}
}
CCIPR.I2C1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1 clock source
              selection"}
}
CCIPR.I2S2SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2S1 clock source
              selection"}
}
CCIPR.TIM1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 clock source
              selection"}
}
CCIPR.TIM15SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM15 clock source
              selection"}
}
CCIPR.ADCSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADCs clock source
              selection"}
}
CCIPR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Peripherals independent clock configuration register 2"}
}
module CCIPR2

CCIPR2.I2S1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"2S1SEL"}
}
CCIPR2.I2S2SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2S2SEL"}
}
CCIPR2.USBSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"USBSEL"}
}
BDCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC domain control register"}
}
module BDCR

BDCR.LSEON {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE oscillator enable"}
}
BDCR.LSERDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE oscillator ready"}
}
BDCR.LSEBYP {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE oscillator bypass"}
}
BDCR.LSEDRV {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE oscillator drive
              capability"}
}
BDCR.LSECSSON {
	(flecs.doc.Description, flecs.doc.Brief) : {"CSS on LSE enable"}
}
BDCR.LSECSSD {
	(flecs.doc.Description, flecs.doc.Brief) : {"CSS on LSE failure
              Detection"}
}
BDCR.RTCSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC clock source selection"}
}
BDCR.RTCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC clock enable"}
}
BDCR.BDRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC domain software reset"}
}
BDCR.LSCOEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-speed clock output (LSCO)
              enable"}
}
BDCR.LSCOSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-speed clock output
              selection"}
}
CSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control/status register"}
}
module CSR

CSR.LSION {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSI oscillator enable"}
}
CSR.LSIRDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSI oscillator ready"}
}
CSR.RMVF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Remove reset flags"}
}
CSR.OBLRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Option byte loader reset
              flag"}
}
CSR.PINRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Pin reset flag"}
}
CSR.PWRRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"BOR or POR/PDR flag"}
}
CSR.SFTRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software reset flag"}
}
CSR.IWDGRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent window watchdog reset
              flag"}
}
CSR.WWDGRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Window watchdog reset flag"}
}
CSR.LPWRRSTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-power reset flag"}
}
PWR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power control"}
}
module PWR
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power control register 1"}
}
module CR1

CR1.LPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-power run"}
}
CR1.VOS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Voltage scaling range
              selection"}
}
CR1.DBP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Disable backup domain write
              protection"}
}
CR1.FPD_LPSLP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash memory powered down during
              Low-power sleep mode"}
}
CR1.FPD_LPRUN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash memory powered down during
              Low-power run mode"}
}
CR1.FPD_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash memory powered down during Stop
              mode"}
}
CR1.LPMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-power mode selection"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power control register 2"}
}
module CR2

CR2.USV {
	(flecs.doc.Description, flecs.doc.Brief) : {"USV"}
}
CR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power control register 3"}
}
module CR3

CR3.EWUP1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable Wakeup pin WKUP1"}
}
CR3.EWUP2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable Wakeup pin WKUP2"}
}
CR3.EWUP3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable Wakeup pin WKUP3"}
}
CR3.EWUP4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable Wakeup pin WKUP4"}
}
CR3.EWUP5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable WKUP5 wakeup pin"}
}
CR3.EWUP6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable WKUP6 wakeup pin"}
}
CR3.APC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Apply pull-up and pull-down
              configuration"}
}
CR3.EIWUL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Enable internal wakeup
              line"}
}
CR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power control register 4"}
}
module CR4

CR4.WP1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup pin WKUP1 polarity"}
}
CR4.WP2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup pin WKUP2 polarity"}
}
CR4.WP3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup pin WKUP3 polarity"}
}
CR4.WP4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup pin WKUP4 polarity"}
}
CR4.WP5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup pin WKUP5 polarity"}
}
CR4.WP6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"WKUP6 wakeup pin polarity"}
}
CR4.VBE {
	(flecs.doc.Description, flecs.doc.Brief) : {"VBAT battery charging
              enable"}
}
CR4.VBRS {
	(flecs.doc.Description, flecs.doc.Brief) : {"VBAT battery charging resistor
              selection"}
}
SR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power status register 1"}
}
module SR1

SR1.WUF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 1"}
}
SR1.WUF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 2"}
}
SR1.WUF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 3"}
}
SR1.WUF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 4"}
}
SR1.WUF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 5"}
}
SR1.WUF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag 6"}
}
SR1.SBF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Standby flag"}
}
SR1.WUFI {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup flag internal"}
}
SR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power status register 2"}
}
module SR2

SR2.VOSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Voltage scaling flag"}
}
SR2.REGLPF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-power regulator flag"}
}
SR2.REGLPS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low-power regulator
              started"}
}
SR2.FLASH_RDY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Flash ready flag"}
}
SCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power status clear register"}
}
module SCR

SCR.CSBF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear standby flag"}
}
SCR.CWUF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 6"}
}
SCR.CWUF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 5"}
}
SCR.CWUF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 4"}
}
SCR.CWUF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 3"}
}
SCR.CWUF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 2"}
}
SCR.CWUF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup flag 1"}
}
PUCRA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port A pull-up control
          register"}
}
module PUCRA

PUCRA.PU15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PUCRA.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-up bit y
              (y=0..15)"}
}
PDCRA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port A pull-down control
          register"}
}
module PDCRA

PDCRA.PD15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PDCRA.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port A pull-down bit y
              (y=0..15)"}
}
PUCRB {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port B pull-up control
          register"}
}
module PUCRB

PUCRB.PU15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PUCRB.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-up bit y
              (y=0..15)"}
}
PDCRB {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port B pull-down control
          register"}
}
module PDCRB

PDCRB.PD15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PDCRB.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port B pull-down bit y
              (y=0..15)"}
}
PUCRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port C pull-up control
          register"}
}
module PUCRC

PUCRC.PU15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PUCRC.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-up bit y
              (y=0..15)"}
}
PDCRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port C pull-down control
          register"}
}
module PDCRC

PDCRC.PD15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PDCRC.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port C pull-down bit y
              (y=0..15)"}
}
PUCRD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port D pull-up control
          register"}
}
module PUCRD

PUCRD.PU15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PUCRD.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-up bit y
              (y=0..15)"}
}
PDCRD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port D pull-down control
          register"}
}
module PDCRD

PDCRD.PD15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PDCRD.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port D pull-down bit y
              (y=0..15)"}
}
PUCRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port E pull-UP control
          register"}
}
module PUCRE

PUCRE.PU15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PUCRE.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-up bit y
              (y=0..15)"}
}
PDCRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port E pull-down control
          register"}
}
module PDCRE

PDCRE.PD15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PDCRE.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port E pull-down bit y
              (y=0..15)"}
}
PUCRF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port F pull-up control
          register"}
}
module PUCRF

PUCRF.PU13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PUCRF.PU0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-up bit y
              (y=0..15)"}
}
PDCRF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Power Port F pull-down control
          register"}
}
module PDCRF

PDCRF.PD13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
PDCRF.PD0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port F pull-down bit y
              (y=0..15)"}
}
DMA1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA controller"}
}
module DMA1
DMA_ISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA interrupt status register "}
}
module DMA_ISR

DMA_ISR.GIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 1"}
}
DMA_ISR.TCIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 1"}
}
DMA_ISR.HTIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 1"}
}
DMA_ISR.TEIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 1"}
}
DMA_ISR.GIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 2"}
}
DMA_ISR.TCIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 2"}
}
DMA_ISR.HTIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 2"}
}
DMA_ISR.TEIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 2"}
}
DMA_ISR.GIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 3"}
}
DMA_ISR.TCIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 3"}
}
DMA_ISR.HTIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 3"}
}
DMA_ISR.TEIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 3"}
}
DMA_ISR.GIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 4"}
}
DMA_ISR.TCIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 4"}
}
DMA_ISR.HTIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 4"}
}
DMA_ISR.TEIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 4"}
}
DMA_ISR.GIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 5"}
}
DMA_ISR.TCIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 5"}
}
DMA_ISR.HTIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 5"}
}
DMA_ISR.TEIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 5"}
}
DMA_ISR.GIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 6"}
}
DMA_ISR.TCIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 6"}
}
DMA_ISR.HTIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 6"}
}
DMA_ISR.TEIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 6"}
}
DMA_ISR.GIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag for channel 7"}
}
DMA_ISR.TCIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete (TC) flag for channel 7"}
}
DMA_ISR.HTIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer (HT) flag for channel 7"}
}
DMA_ISR.TEIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error (TE) flag for channel 7"}
}
DMA_IFCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA interrupt flag clear register "}
}
module DMA_IFCR

DMA_IFCR.CGIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 1"}
}
DMA_IFCR.CTCIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 1"}
}
DMA_IFCR.CHTIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 1"}
}
DMA_IFCR.CTEIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 1"}
}
DMA_IFCR.CGIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 2"}
}
DMA_IFCR.CTCIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 2"}
}
DMA_IFCR.CHTIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 2"}
}
DMA_IFCR.CTEIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 2"}
}
DMA_IFCR.CGIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 3"}
}
DMA_IFCR.CTCIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 3"}
}
DMA_IFCR.CHTIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 3"}
}
DMA_IFCR.CTEIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 3"}
}
DMA_IFCR.CGIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 4"}
}
DMA_IFCR.CTCIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 4"}
}
DMA_IFCR.CHTIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 4"}
}
DMA_IFCR.CTEIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 4"}
}
DMA_IFCR.CGIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 5"}
}
DMA_IFCR.CTCIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 5"}
}
DMA_IFCR.CHTIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 5"}
}
DMA_IFCR.CTEIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 5"}
}
DMA_IFCR.CGIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 6"}
}
DMA_IFCR.CTCIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 6"}
}
DMA_IFCR.CHTIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 6"}
}
DMA_IFCR.CTEIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 6"}
}
DMA_IFCR.CGIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"global interrupt flag clear for channel 7"}
}
DMA_IFCR.CTCIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete flag clear for channel 7"}
}
DMA_IFCR.CHTIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer flag clear for channel 7"}
}
DMA_IFCR.CTEIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error flag clear for channel 7"}
}
DMA_CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 1 configuration register"}
}
module DMA_CCR1

DMA_CCR1.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR1.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR1.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x number of data register"}
}
module DMA_CNDTR1

DMA_CNDTR1.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR1

DMA_CPAR1.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR1

DMA_CMAR1.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 2 configuration register"}
}
module DMA_CCR2

DMA_CCR2.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR2.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR2.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x number of data register"}
}
module DMA_CNDTR2

DMA_CNDTR2.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR2

DMA_CPAR2.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR2

DMA_CMAR2.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 3 configuration register"}
}
module DMA_CCR3

DMA_CCR3.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR3.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR3.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x configuration register"}
}
module DMA_CNDTR3

DMA_CNDTR3.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR3

DMA_CPAR3.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR3

DMA_CMAR3.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 4 configuration register"}
}
module DMA_CCR4

DMA_CCR4.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR4.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR4.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x configuration register"}
}
module DMA_CNDTR4

DMA_CNDTR4.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR4

DMA_CPAR4.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR4

DMA_CMAR4.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 5 configuration register"}
}
module DMA_CCR5

DMA_CCR5.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR5.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR5.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x configuration register"}
}
module DMA_CNDTR5

DMA_CNDTR5.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR5

DMA_CPAR5.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR5

DMA_CMAR5.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 6 configuration register"}
}
module DMA_CCR6

DMA_CCR6.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR6.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR6.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x configuration register"}
}
module DMA_CNDTR6

DMA_CNDTR6.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR6

DMA_CPAR6.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR6

DMA_CMAR6.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel 7 configuration register"}
}
module DMA_CCR7

DMA_CCR7.EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
Note: this bit is set and cleared by software."}
}
DMA_CCR7.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer complete interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.HTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"half transfer interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.TEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.CIRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.PINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral increment mode
Defines the increment mode for each DMA transfer to the identified peripheral.
n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.MINC {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory increment mode
Defines the increment mode for each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.PSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral size
Defines the data size of each DMA transfer to the identified peripheral.
In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.MSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory size
Defines the data size of each DMA transfer to the identified memory.
In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.
In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.PL {
	(flecs.doc.Description, flecs.doc.Brief) : {"priority level
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CCR7.MEM2MEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"memory-to-memory mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CNDTR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x configuration register"}
}
module DMA_CNDTR7

DMA_CNDTR7.NDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"number of data to transfer (0 to 216-1)
This field is updated by hardware when the channel is enabled:
It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).
It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).
If this field is zero, no transfer can be served whatever the channel status (enabled or not).
Note: this field is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN=1)."}
}
DMA_CPAR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x peripheral address register"}
}
module DMA_CPAR7

DMA_CPAR7.PA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the peripheral data register from/to which the data will be read/written.
When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA_CMAR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA channel x memory address register"}
}
module DMA_CMAR7

DMA_CMAR7.MA {
	(flecs.doc.Description, flecs.doc.Brief) : {"peripheral address
It contains the base address of the memory from/to which the data will be read/written.
When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.
When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.
In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.
In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.
Note: this register is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1)."}
}
DMA2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module DMA2
DMAMUX {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMUX"}
}
module DMAMUX
C0CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C0CR

C0CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C0CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C0CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C0CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C0CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C0CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C0CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C1CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C1CR

C1CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C1CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C1CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C1CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C1CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C1CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C1CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C2CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C2CR

C2CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C2CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C2CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C2CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C2CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C2CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C2CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C3CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C3CR

C3CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C3CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C3CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C3CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C3CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C3CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C3CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C4CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C4CR

C4CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C4CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C4CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C4CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C4CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C4CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C4CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C5CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C5CR

C5CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C5CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C5CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C5CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C5CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C5CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C5CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
C6CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request line multiplexer
          channel x control register"}
}
module C6CR

C6CR.DMAREQ_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input DMA request line
              selected"}
}
C6CR.SOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at synchronization
              event overrun"}
}
C6CR.EGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Event generation
              enable/disable"}
}
C6CR.SE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous operating mode
              enable/disable"}
}
C6CR.SPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization event type selector
              Defines the synchronization event on the selected
              synchronization input:"}
}
C6CR.NBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset."}
}
C6CR.SYNC_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronization input
              selected"}
}
RG0CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator channel x
          control register"}
}
module RG0CR

RG0CR.SIG_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request trigger input
              selected"}
}
RG0CR.OIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at trigger event
              overrun"}
}
RG0CR.GE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator channel
              enable/disable"}
}
RG0CR.GPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator trigger event type
              selection Defines the trigger event on the selected
              DMA request trigger input"}
}
RG0CR.GNBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to generate
              Defines the number of DMA requests generated after a
              trigger event, then stop generating. The actual
              number of generated DMA requests is GNBREQ+1. Note:
              This field can only be written when GE bit is
              reset."}
}
RG1CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator channel x
          control register"}
}
module RG1CR

RG1CR.SIG_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request trigger input
              selected"}
}
RG1CR.OIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at trigger event
              overrun"}
}
RG1CR.GE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator channel
              enable/disable"}
}
RG1CR.GPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator trigger event type
              selection Defines the trigger event on the selected
              DMA request trigger input"}
}
RG1CR.GNBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to generate
              Defines the number of DMA requests generated after a
              trigger event, then stop generating. The actual
              number of generated DMA requests is GNBREQ+1. Note:
              This field can only be written when GE bit is
              reset."}
}
RG2CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator channel x
          control register"}
}
module RG2CR

RG2CR.SIG_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request trigger input
              selected"}
}
RG2CR.OIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at trigger event
              overrun"}
}
RG2CR.GE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator channel
              enable/disable"}
}
RG2CR.GPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator trigger event type
              selection Defines the trigger event on the selected
              DMA request trigger input"}
}
RG2CR.GNBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to generate
              Defines the number of DMA requests generated after a
              trigger event, then stop generating. The actual
              number of generated DMA requests is GNBREQ+1. Note:
              This field can only be written when GE bit is
              reset."}
}
RG3CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator channel x
          control register"}
}
module RG3CR

RG3CR.SIG_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request trigger input
              selected"}
}
RG3CR.OIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt enable at trigger event
              overrun"}
}
RG3CR.GE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator channel
              enable/disable"}
}
RG3CR.GPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA request generator trigger event type
              selection Defines the trigger event on the selected
              DMA request trigger input"}
}
RG3CR.GNBREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of DMA requests to generate
              Defines the number of DMA requests generated after a
              trigger event, then stop generating. The actual
              number of generated DMA requests is GNBREQ+1. Note:
              This field can only be written when GE bit is
              reset."}
}
RGSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator status
          register"}
}
module RGSR

RGSR.OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger event overrun flag The flag is
              set when a trigger event occurs on DMA request
              generator channel x, while the DMA request generator
              counter value is lower than GNBREQ. The flag is
              cleared by writing 1 to the corresponding COFx bit in
              DMAMUX_RGCFR register."}
}
RGCFR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMux - DMA request generator clear flag
          register"}
}
module RGCFR

RGCFR.COF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear trigger event overrun flag Upon
              setting, this bit clears the corresponding overrun
              flag OFx in the DMAMUX_RGCSR register."}
}
GPIOA {
	(flecs.doc.Description, flecs.doc.Brief) : {"General-purpose I/Os"}
}
module GPIOA
MODER {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port mode register"}
}
module MODER

MODER.MODER15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output type register"}
}
module OTYPER

OTYPER.OT15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output speed
          register"}
}
module OSPEEDR

OSPEEDR.OSPEEDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port pull-up/pull-down
          register"}
}
module PUPDR

PUPDR.PUPDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
IDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port input data register"}
}
module IDR

IDR.IDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
ODR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output data register"}
}
module ODR

ODR.ODR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
BSRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port bit set/reset
          register"}
}
module BSRR

BSRR.BR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
LCKR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port configuration lock
          register"}
}
module LCKR

LCKR.LCKK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
AFRL {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO alternate function low
          register"}
}
module AFRL

AFRL.AFSEL7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRH {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO alternate function high
          register"}
}
module AFRH

AFRH.AFSEL15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
BRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"port bit reset register"}
}
module BRR

BRR.BR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
GPIOB {
	(flecs.doc.Description, flecs.doc.Brief) : {"General-purpose I/Os"}
}
module GPIOB
MODER {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port mode register"}
}
module MODER

MODER.MODER15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
MODER.MODER0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output type register"}
}
module OTYPER

OTYPER.OT15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OTYPER.OT0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output speed
          register"}
}
module OSPEEDR

OSPEEDR.OSPEEDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
OSPEEDR.OSPEEDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port pull-up/pull-down
          register"}
}
module PUPDR

PUPDR.PUPDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
PUPDR.PUPDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x configuration bits (y =
              0..15)"}
}
IDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port input data register"}
}
module IDR

IDR.IDR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
IDR.IDR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port input data (y =
              0..15)"}
}
ODR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port output data register"}
}
module ODR

ODR.ODR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
ODR.ODR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port output data (y =
              0..15)"}
}
BSRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port bit set/reset
          register"}
}
module BSRR

BSRR.BR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x reset bit y (y =
              0..15)"}
}
BSRR.BR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
BSRR.BS0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x set bit y (y=
              0..15)"}
}
LCKR {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port configuration lock
          register"}
}
module LCKR

LCKR.LCKK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
LCKR.LCK0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port x lock bit y (y=
              0..15)"}
}
AFRL {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO alternate function low
          register"}
}
module AFRL

AFRL.AFSEL7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRL.AFSEL0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 0..7)"}
}
AFRH {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO alternate function high
          register"}
}
module AFRH

AFRH.AFSEL15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
AFRH.AFSEL8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alternate function selection for port x
              bit y (y = 8..15)"}
}
BRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"port bit reset register"}
}
module BRR

BRR.BR0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
BRR.BR15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Port Reset bit"}
}
GPIOC {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module GPIOC
GPIOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module GPIOD
GPIOF {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module GPIOF
CRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Cyclic redundancy check calculation
      unit"}
}
module CRC
DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data register"}
}
module DR

DR.DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data register bits"}
}
IDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent data register"}
}
module IDR

IDR.IDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"General-purpose 32-bit data register
              bits"}
}
CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register"}
}
module CR

CR.REV_OUT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Reverse output data"}
}
CR.REV_IN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Reverse input data"}
}
CR.POLYSIZE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Polynomial size"}
}
CR.RESET {
	(flecs.doc.Description, flecs.doc.Brief) : {"RESET bit"}
}
INIT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Initial CRC value"}
}
module INIT

INIT.CRC_INIT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programmable initial CRC
              value"}
}
POL {
	(flecs.doc.Description, flecs.doc.Brief) : {"polynomial"}
}
module POL

POL.POL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Programmable polynomial"}
}
EXTI {
	(flecs.doc.Description, flecs.doc.Brief) : {"External interrupt/event
      controller"}
}
module EXTI
RTSR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI rising trigger selection
          register"}
}
module RTSR1

RTSR1.RT0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
RTSR1.RT15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising trigger event configuration bit
              of Configurable Event line"}
}
FTSR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI falling trigger selection
          register"}
}
module FTSR1

FTSR1.FT0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
FTSR1.FT15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling trigger event configuration bit of configurable line"}
}
SWIER1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI software interrupt event
          register"}
}
module SWIER1

SWIER1.SWI0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
SWIER1.SWI15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software rising edge event trigger on line"}
}
RPR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI rising edge pending
          register"}
}
module RPR1

RPR1.RPIF0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"configurable event inputs x rising edge
              Pending bit"}
}
RPR1.RPIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
RPR1.RPIF15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rising edge event pending for configurable line"}
}
FPR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI falling edge pending
          register"}
}
module FPR1

FPR1.FPIF0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
FPR1.FPIF15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Falling edge event pending for configurable line"}
}
EXTICR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI external interrupt selection
          register"}
}
module EXTICR1

EXTICR1.EXTI0_7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR1.EXTI8_15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR1.EXTI16_23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR1.EXTI24_31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI external interrupt selection
          register"}
}
module EXTICR2

EXTICR2.EXTI0_7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR2.EXTI8_15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR2.EXTI16_23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR2.EXTI24_31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI external interrupt selection
          register"}
}
module EXTICR3

EXTICR3.EXTI0_7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR3.EXTI8_15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR3.EXTI16_23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR3.EXTI24_31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI external interrupt selection
          register"}
}
module EXTICR4

EXTICR4.EXTI0_7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR4.EXTI8_15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR4.EXTI16_23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
EXTICR4.EXTI24_31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"GPIO port selection"}
}
IMR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI CPU wakeup with interrupt mask
          register"}
}
module IMR1

IMR1.IM0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM19 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM21 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM22 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM24 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM25 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM26 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
IMR1.IM31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with interrupt mask on event
              input"}
}
EMR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI CPU wakeup with event mask
          register"}
}
module EMR1

EMR1.EM0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM19 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM21 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM25 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM26 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
EMR1.EM31 {
	(flecs.doc.Description, flecs.doc.Brief) : {"CPU wakeup with event mask on event
              input"}
}
TIM16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"General purpose timers"}
}
module TIM16
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 1"}
}
module CR1

CR1.CEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Counter enable"}
}
CR1.UDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update disable"}
}
CR1.URS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update request source"}
}
CR1.OPM {
	(flecs.doc.Description, flecs.doc.Brief) : {"One-pulse mode"}
}
CR1.ARPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload preload enable"}
}
CR1.CKD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock division"}
}
CR1.UIFREMAP {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF status bit remapping"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 2"}
}
module CR2

CR2.OIS1N {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 1"}
}
CR2.OIS1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 1"}
}
CR2.CCDS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare DMA
              selection"}
}
CR2.CCUS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare control update
              selection"}
}
CR2.CCPC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare preloaded
              control"}
}
DIER {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA/Interrupt enable register"}
}
module DIER

DIER.COMDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM DMA request enable"}
}
DIER.CC1DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 DMA request
              enable"}
}
DIER.UDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update DMA request enable"}
}
DIER.BIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break interrupt enable"}
}
DIER.COMIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM interrupt enable"}
}
DIER.CC1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 interrupt
              enable"}
}
DIER.UIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt enable"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"status register"}
}
module SR

SR.CC1OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 overcapture
              flag"}
}
SR.BIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break interrupt flag"}
}
SR.COMIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM interrupt flag"}
}
SR.CC1IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1 interrupt
              flag"}
}
SR.UIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt flag"}
}
EGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"event generation register"}
}
module EGR

EGR.BG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break generation"}
}
EGR.COMG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare control update
              generation"}
}
EGR.CC1G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1
              generation"}
}
EGR.UG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update generation"}
}
CCMR1_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register (output
          mode)"}
}
module CCMR1_Output

CCMR1_Output.OC1M_2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode"}
}
CCMR1_Output.OC1M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode"}
}
CCMR1_Output.OC1PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 preload
              enable"}
}
CCMR1_Output.OC1FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 fast
              enable"}
}
CCMR1_Output.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCMR1_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (input
          mode)"}
}
module CCMR1_Input

CCMR1_Input.IC1F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 filter"}
}
CCMR1_Input.IC1PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 prescaler"}
}
CCMR1_Input.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCER {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare enable
          register"}
}
module CCER

CCER.CC1NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1NE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 complementary output
              enable"}
}
CCER.CC1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              enable"}
}
CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter"}
}
module CNT

CNT.CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter value"}
}
CNT.UIFCPY {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF Copy"}
}
PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"prescaler"}
}
module PSC

PSC.PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler value"}
}
ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"auto-reload register"}
}
module ARR

ARR.ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload value"}
}
RCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"repetition counter register"}
}
module RCR

RCR.REP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Repetition counter value"}
}
CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 1"}
}
module CCR1

CCR1.CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 value"}
}
BDTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"break and dead-time register"}
}
module BDTR

BDTR.DTG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Dead-time generator setup"}
}
BDTR.LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Lock configuration"}
}
BDTR.OSSI {
	(flecs.doc.Description, flecs.doc.Brief) : {"Off-state selection for Idle
              mode"}
}
BDTR.OSSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Off-state selection for Run
              mode"}
}
BDTR.BKE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break enable"}
}
BDTR.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break polarity"}
}
BDTR.AOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Automatic output enable"}
}
BDTR.MOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Main output enable"}
}
BDTR.BKF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break filter"}
}
BDTR.BKDSRM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break Disarm"}
}
BDTR.BKBID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break Bidirectional"}
}
DCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA control register"}
}
module DCR

DCR.DBL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA burst length"}
}
DCR.DBA {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA base address"}
}
DMAR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA address for full transfer"}
}
module DMAR

DMAR.DMAB {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA register for burst
              accesses"}
}
AF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM17 option register 1"}
}
module AF1

AF1.BKINE {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK BKIN input enable"}
}
AF1.BKCMP1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP1 enable"}
}
AF1.BKCMP2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP2 enable"}
}
AF1.BKDFBK1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK DFSDM_BREAK1 enable"}
}
AF1.BKINP {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK BKIN input polarity"}
}
AF1.BKCMP1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP1 input polarity"}
}
AF1.BKCMP2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP2 input polarit"}
}
TISEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"input selection register"}
}
module TISEL

TISEL.TI1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"selects input"}
}
TIM17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module TIM17
USART1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Universal synchronous asynchronous receiver
      transmitter"}
}
module USART1
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register 1"}
}
module CR1

CR1.RXFFIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXFIFO Full interrupt
              enable"}
}
CR1.TXFEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXFIFO empty interrupt
              enable"}
}
CR1.FIFOEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"FIFO mode enable"}
}
CR1.M1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Word length"}
}
CR1.EOBIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of Block interrupt
              enable"}
}
CR1.RTOIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver timeout interrupt
              enable"}
}
CR1.DEAT {
	(flecs.doc.Description, flecs.doc.Brief) : {"DEAT"}
}
CR1.DEDT {
	(flecs.doc.Description, flecs.doc.Brief) : {"DEDT"}
}
CR1.OVER8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Oversampling mode"}
}
CR1.CMIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Character match interrupt
              enable"}
}
CR1.MME {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mute mode enable"}
}
CR1.M0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Word length"}
}
CR1.WAKE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver wakeup method"}
}
CR1.PCE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Parity control enable"}
}
CR1.PS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Parity selection"}
}
CR1.PEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"PE interrupt enable"}
}
CR1.TXEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt enable"}
}
CR1.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmission complete interrupt
              enable"}
}
CR1.RXNEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXNE interrupt enable"}
}
CR1.IDLEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"IDLE interrupt enable"}
}
CR1.TE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmitter enable"}
}
CR1.RE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver enable"}
}
CR1.UESM {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART enable in Stop mode"}
}
CR1.UE {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART enable"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register 2"}
}
module CR2

CR2.ADD4_7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address of the USART node"}
}
CR2.ADD0_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address of the USART node"}
}
CR2.RTOEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver timeout enable"}
}
CR2.ABRMOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto baud rate mode"}
}
CR2.ABREN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto baud rate enable"}
}
CR2.MSBFIRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Most significant bit first"}
}
CR2.TAINV {
	(flecs.doc.Description, flecs.doc.Brief) : {"Binary data inversion"}
}
CR2.TXINV {
	(flecs.doc.Description, flecs.doc.Brief) : {"TX pin active level
              inversion"}
}
CR2.RXINV {
	(flecs.doc.Description, flecs.doc.Brief) : {"RX pin active level
              inversion"}
}
CR2.SWAP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Swap TX/RX pins"}
}
CR2.LINEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"LIN mode enable"}
}
CR2.STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"STOP bits"}
}
CR2.CLKEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock enable"}
}
CR2.CPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock polarity"}
}
CR2.CPHA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock phase"}
}
CR2.LBCL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Last bit clock pulse"}
}
CR2.LBDIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"LIN break detection interrupt
              enable"}
}
CR2.LBDL {
	(flecs.doc.Description, flecs.doc.Brief) : {"LIN break detection length"}
}
CR2.ADDM7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"7-bit Address Detection/4-bit Address
              Detection"}
}
CR2.DIS_NSS {
	(flecs.doc.Description, flecs.doc.Brief) : {"When the DSI_NSS bit is set, the NSS pin
              input will be ignored"}
}
CR2.SLVEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous Slave mode
              enable"}
}
CR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register 3"}
}
module CR3

CR3.TXFTCFG {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXFIFO threshold
              configuration"}
}
CR3.RXFTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXFIFO threshold interrupt
              enable"}
}
CR3.RXFTCFG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive FIFO threshold
              configuration"}
}
CR3.TCBGTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tr Complete before guard time, interrupt
              enable"}
}
CR3.TXFTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"threshold interrupt enable"}
}
CR3.WUFIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup from Stop mode interrupt
              enable"}
}
CR3.WUS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup from Stop mode interrupt flag
              selection"}
}
CR3.SCARCNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Smartcard auto-retry count"}
}
CR3.DEP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Driver enable polarity
              selection"}
}
CR3.DEM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Driver enable mode"}
}
CR3.DDRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA Disable on Reception
              Error"}
}
CR3.OVRDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun Disable"}
}
CR3.ONEBIT {
	(flecs.doc.Description, flecs.doc.Brief) : {"One sample bit method
              enable"}
}
CR3.CTSIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"CTS interrupt enable"}
}
CR3.CTSE {
	(flecs.doc.Description, flecs.doc.Brief) : {"CTS enable"}
}
CR3.RTSE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTS enable"}
}
CR3.DMAT {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA enable transmitter"}
}
CR3.DMAR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA enable receiver"}
}
CR3.SCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Smartcard mode enable"}
}
CR3.NACK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Smartcard NACK enable"}
}
CR3.HDSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Half-duplex selection"}
}
CR3.IRLP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Ir low-power"}
}
CR3.IREN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Ir mode enable"}
}
CR3.EIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Error interrupt enable"}
}
BRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Baud rate register"}
}
module BRR

BRR.BRR_4_15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRR_4_15"}
}
BRR.BRR_0_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRR_0_3"}
}
GTPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Guard time and prescaler
          register"}
}
module GTPR

GTPR.GT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Guard time value"}
}
GTPR.PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler value"}
}
RTOR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver timeout register"}
}
module RTOR

RTOR.BLEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Block Length"}
}
RTOR.RTO {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver timeout value"}
}
RQR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Request register"}
}
module RQR

RQR.TXFRQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit data flush
              request"}
}
RQR.RXFRQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive data flush request"}
}
RQR.MMRQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mute mode request"}
}
RQR.SBKRQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Send break request"}
}
RQR.ABRRQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto baud rate request"}
}
ISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt & status
          register"}
}
module ISR

ISR.TXFT {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXFIFO threshold flag"}
}
ISR.RXFT {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXFIFO threshold flag"}
}
ISR.TCBGT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmission complete before guard time
              flag"}
}
ISR.RXFF {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXFIFO Full"}
}
ISR.TXFE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXFIFO Empty"}
}
ISR.REACK {
	(flecs.doc.Description, flecs.doc.Brief) : {"REACK"}
}
ISR.TEACK {
	(flecs.doc.Description, flecs.doc.Brief) : {"TEACK"}
}
ISR.WUF {
	(flecs.doc.Description, flecs.doc.Brief) : {"WUF"}
}
ISR.RWU {
	(flecs.doc.Description, flecs.doc.Brief) : {"RWU"}
}
ISR.SBKF {
	(flecs.doc.Description, flecs.doc.Brief) : {"SBKF"}
}
ISR.CMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"CMF"}
}
ISR.BUSY {
	(flecs.doc.Description, flecs.doc.Brief) : {"BUSY"}
}
ISR.ABRF {
	(flecs.doc.Description, flecs.doc.Brief) : {"ABRF"}
}
ISR.ABRE {
	(flecs.doc.Description, flecs.doc.Brief) : {"ABRE"}
}
ISR.UDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI slave underrun error
              flag"}
}
ISR.EOBF {
	(flecs.doc.Description, flecs.doc.Brief) : {"EOBF"}
}
ISR.RTOF {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTOF"}
}
ISR.CTS {
	(flecs.doc.Description, flecs.doc.Brief) : {"CTS"}
}
ISR.CTSIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"CTSIF"}
}
ISR.LBDF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LBDF"}
}
ISR.TXE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXE"}
}
ISR.TC {
	(flecs.doc.Description, flecs.doc.Brief) : {"TC"}
}
ISR.RXNE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RXNE"}
}
ISR.IDLE {
	(flecs.doc.Description, flecs.doc.Brief) : {"IDLE"}
}
ISR.ORE {
	(flecs.doc.Description, flecs.doc.Brief) : {"ORE"}
}
ISR.NF {
	(flecs.doc.Description, flecs.doc.Brief) : {"NF"}
}
ISR.FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"FE"}
}
ISR.PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"PE"}
}
ICR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt flag clear register"}
}
module ICR

ICR.WUCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup from Stop mode clear
              flag"}
}
ICR.CMCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Character match clear flag"}
}
ICR.UDRCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI slave underrun clear
              flag"}
}
ICR.EOBCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"End of block clear flag"}
}
ICR.RTOCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receiver timeout clear
              flag"}
}
ICR.CTSCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"CTS clear flag"}
}
ICR.LBDCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LIN break detection clear
              flag"}
}
ICR.TCBGTCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmission complete before Guard time
              clear flag"}
}
ICR.TCCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmission complete clear
              flag"}
}
ICR.TXFECF {
	(flecs.doc.Description, flecs.doc.Brief) : {"TXFIFO empty clear flag"}
}
ICR.IDLECF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Idle line detected clear
              flag"}
}
ICR.ORECF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun error clear flag"}
}
ICR.NCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Noise detected clear flag"}
}
ICR.FECF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Framing error clear flag"}
}
ICR.PECF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Parity error clear flag"}
}
RDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive data register"}
}
module RDR

RDR.RDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive data value"}
}
TDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit data register"}
}
module TDR

TDR.TDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit data value"}
}
PRESC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler register"}
}
module PRESC

PRESC.PRESCALER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock prescaler"}
}
USART2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module USART2
SPI1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Serial peripheral interface/Inter-IC
      sound"}
}
module SPI1
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 1"}
}
module CR1

CR1.BIDIMODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bidirectional data mode
              enable"}
}
CR1.BIDIOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output enable in bidirectional
              mode"}
}
CR1.CRCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hardware CRC calculation
              enable"}
}
CR1.CRCNEXT {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC transfer next"}
}
CR1.DFF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data frame format"}
}
CR1.RXONLY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive only"}
}
CR1.SSM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Software slave management"}
}
CR1.SSI {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal slave select"}
}
CR1.LSBFIRST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Frame format"}
}
CR1.SPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI enable"}
}
CR1.BR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Baud rate control"}
}
CR1.MSTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master selection"}
}
CR1.CPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock polarity"}
}
CR1.CPHA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock phase"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 2"}
}
module CR2

CR2.RXDMAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rx buffer DMA enable"}
}
CR2.TXDMAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tx buffer DMA enable"}
}
CR2.SSOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"SS output enable"}
}
CR2.NSSP {
	(flecs.doc.Description, flecs.doc.Brief) : {"NSS pulse management"}
}
CR2.FRF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Frame format"}
}
CR2.ERRIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Error interrupt enable"}
}
CR2.RXNEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RX buffer not empty interrupt
              enable"}
}
CR2.TXEIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tx buffer empty interrupt
              enable"}
}
CR2.DS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data size"}
}
CR2.FRXTH {
	(flecs.doc.Description, flecs.doc.Brief) : {"FIFO reception threshold"}
}
CR2.LDMA_RX {
	(flecs.doc.Description, flecs.doc.Brief) : {"Last DMA transfer for
              reception"}
}
CR2.LDMA_TX {
	(flecs.doc.Description, flecs.doc.Brief) : {"Last DMA transfer for
              transmission"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"status register"}
}
module SR

SR.RXNE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive buffer not empty"}
}
SR.TXE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit buffer empty"}
}
SR.CHSIDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel side"}
}
SR.UDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Underrun flag"}
}
SR.CRCERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC error flag"}
}
SR.MODF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mode fault"}
}
SR.OVR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun flag"}
}
SR.BSY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Busy flag"}
}
SR.TIFRFE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI frame format error"}
}
SR.FRLVL {
	(flecs.doc.Description, flecs.doc.Brief) : {"FIFO reception level"}
}
SR.FTLVL {
	(flecs.doc.Description, flecs.doc.Brief) : {"FIFO transmission level"}
}
DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"data register"}
}
module DR

DR.DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data register"}
}
CRCPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC polynomial register"}
}
module CRCPR

CRCPR.CRCPOLY {
	(flecs.doc.Description, flecs.doc.Brief) : {"CRC polynomial register"}
}
RXCRCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RX CRC register"}
}
module RXCRCR

RXCRCR.RxCRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Rx CRC register"}
}
TXCRCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"TX CRC register"}
}
module TXCRCR

TXCRCR.TxCRC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tx CRC register"}
}
I2SCFGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"configuration register"}
}
module I2SCFGR

I2SCFGR.CHLEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Channel length (number of bits per audio
              channel)"}
}
I2SCFGR.DATLEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data length to be
              transferred"}
}
I2SCFGR.CKPOL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Inactive state clock
              polarity"}
}
I2SCFGR.I2SSTD {
	(flecs.doc.Description, flecs.doc.Brief) : {"standard selection"}
}
I2SCFGR.PCMSYNC {
	(flecs.doc.Description, flecs.doc.Brief) : {"PCM frame synchronization"}
}
I2SCFGR.I2SCFG {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2S configuration mode"}
}
I2SCFGR.SE2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2S enable"}
}
I2SCFGR.I2SMOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2S mode selection"}
}
I2SPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"prescaler register"}
}
module I2SPR

I2SPR.I2SDIV {
	(flecs.doc.Description, flecs.doc.Brief) : {"linear prescaler"}
}
I2SPR.ODD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Odd factor for the
              prescaler"}
}
I2SPR.MCKOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master clock output enable"}
}
SPI2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module SPI2
TIM1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Advanced-timers"}
}
module TIM1
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 1"}
}
module CR1

CR1.CEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Counter enable"}
}
CR1.OPM {
	(flecs.doc.Description, flecs.doc.Brief) : {"One-pulse mode"}
}
CR1.UDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update disable"}
}
CR1.URS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update request source"}
}
CR1.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Direction"}
}
CR1.CMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Center-aligned mode
              selection"}
}
CR1.ARPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload preload enable"}
}
CR1.CKD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock division"}
}
CR1.UIFREMAP {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF status bit remapping"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 2"}
}
module CR2

CR2.MMS2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master mode selection 2"}
}
CR2.OIS6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 6 (OC6
              output)"}
}
CR2.OIS5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 5 (OC5
              output)"}
}
CR2.OIS4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 4"}
}
CR2.OIS3N {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 3"}
}
CR2.OIS3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 3"}
}
CR2.OIS2N {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 2"}
}
CR2.OIS2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 2"}
}
CR2.OIS1N {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 1"}
}
CR2.OIS1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Idle state 1"}
}
CR2.TI1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI1 selection"}
}
CR2.MMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master mode selection"}
}
CR2.CCDS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare DMA
              selection"}
}
CR2.CCUS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare control update
              selection"}
}
CR2.CCPC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare preloaded
              control"}
}
SMCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"slave mode control register"}
}
module SMCR

SMCR.SMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave mode selection"}
}
SMCR.OCCS {
	(flecs.doc.Description, flecs.doc.Brief) : {"OCREF clear selection"}
}
SMCR.TS_4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger selection"}
}
SMCR.MSM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master/Slave mode"}
}
SMCR.ETF {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger filter"}
}
SMCR.ETPS {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger prescaler"}
}
SMCR.ECE {
	(flecs.doc.Description, flecs.doc.Brief) : {"External clock enable"}
}
SMCR.ETP {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger polarity"}
}
SMCR.SMS_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave mode selection - bit
              3"}
}
SMCR.TS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger selection"}
}
DIER {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA/Interrupt enable register"}
}
module DIER

DIER.UIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt enable"}
}
DIER.CC1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 interrupt
              enable"}
}
DIER.CC2IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 interrupt
              enable"}
}
DIER.CC3IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 interrupt
              enable"}
}
DIER.CC4IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 interrupt
              enable"}
}
DIER.COMIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM interrupt enable"}
}
DIER.TIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger interrupt enable"}
}
DIER.BIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break interrupt enable"}
}
DIER.UDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update DMA request enable"}
}
DIER.CC1DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 DMA request
              enable"}
}
DIER.CC2DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 DMA request
              enable"}
}
DIER.CC3DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 DMA request
              enable"}
}
DIER.CC4DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 DMA request
              enable"}
}
DIER.COMDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM DMA request enable"}
}
DIER.TDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger DMA request enable"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"status register"}
}
module SR

SR.UIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt flag"}
}
SR.CC1IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1 interrupt
              flag"}
}
SR.CC2IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 interrupt
              flag"}
}
SR.CC3IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 interrupt
              flag"}
}
SR.CC4IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 interrupt
              flag"}
}
SR.COMIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"COM interrupt flag"}
}
SR.TIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger interrupt flag"}
}
SR.BIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break interrupt flag"}
}
SR.B2IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break 2 interrupt flag"}
}
SR.CC1OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 overcapture
              flag"}
}
SR.CC2OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 2 overcapture
              flag"}
}
SR.CC3OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 overcapture
              flag"}
}
SR.CC4OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 overcapture
              flag"}
}
SR.SBIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"System Break interrupt
              flag"}
}
SR.CC5IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Compare 5 interrupt flag"}
}
SR.CC6IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Compare 6 interrupt flag"}
}
EGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"event generation register"}
}
module EGR

EGR.UG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update generation"}
}
EGR.CC1G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1
              generation"}
}
EGR.CC2G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 2
              generation"}
}
EGR.CC3G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 3
              generation"}
}
EGR.CC4G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 4
              generation"}
}
EGR.COMG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare control update
              generation"}
}
EGR.TG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger generation"}
}
EGR.BG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break generation"}
}
EGR.B2G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break 2 generation"}
}
CCMR1_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (output
          mode)"}
}
module CCMR1_Output

CCMR1_Output.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCMR1_Output.OC1FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 fast
              enable"}
}
CCMR1_Output.OC1PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 preload
              enable"}
}
CCMR1_Output.OC1M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode"}
}
CCMR1_Output.OC1CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 clear
              enable"}
}
CCMR1_Output.CC2S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2
              selection"}
}
CCMR1_Output.OC2FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 fast
              enable"}
}
CCMR1_Output.OC2PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 preload
              enable"}
}
CCMR1_Output.OC2M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 mode"}
}
CCMR1_Output.OC2CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 clear
              enable"}
}
CCMR1_Output.OC1M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode - bit
              3"}
}
CCMR1_Output.OC2M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 mode - bit
              3"}
}
CCMR1_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (output
          mode)"}
}
module CCMR1_Input

CCMR1_Input.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCMR1_Input.OC1FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 fast
              enable"}
}
CCMR1_Input.OC1PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 preload
              enable"}
}
CCMR1_Input.OC1M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode"}
}
CCMR1_Input.OC1CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 clear
              enable"}
}
CCMR1_Input.CC2S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2
              selection"}
}
CCMR1_Input.OC2FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 fast
              enable"}
}
CCMR1_Input.OC2PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 preload
              enable"}
}
CCMR1_Input.OC2M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 mode"}
}
CCMR1_Input.OC2CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 clear
              enable"}
}
CCMR2_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 2 (output
          mode)"}
}
module CCMR2_Output

CCMR2_Output.CC3S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3
              selection"}
}
CCMR2_Output.OC3FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 fast
              enable"}
}
CCMR2_Output.OC3PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 preload
              enable"}
}
CCMR2_Output.OC3M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 mode"}
}
CCMR2_Output.OC3CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 clear
              enable"}
}
CCMR2_Output.CC4S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4
              selection"}
}
CCMR2_Output.OC4FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 fast
              enable"}
}
CCMR2_Output.OC4PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 preload
              enable"}
}
CCMR2_Output.OC4M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 mode"}
}
CCMR2_Output.OC4CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 clear
              enable"}
}
CCMR2_Output.OC3M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 3 mode - bit
              3"}
}
CCMR2_Output.OC4M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 4 mode - bit
              3"}
}
CCMR2_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 2 (output
          mode)"}
}
module CCMR2_Input

CCMR2_Input.CC3S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3
              selection"}
}
CCMR2_Input.OC3FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 fast
              enable"}
}
CCMR2_Input.OC3PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 preload
              enable"}
}
CCMR2_Input.OC3M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 mode"}
}
CCMR2_Input.OC3CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 clear
              enable"}
}
CCMR2_Input.CC4S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4
              selection"}
}
CCMR2_Input.OC4FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 fast
              enable"}
}
CCMR2_Input.OC4PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 preload
              enable"}
}
CCMR2_Input.OC4M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 mode"}
}
CCMR2_Input.OC4CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 clear
              enable"}
}
CCER {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare enable
          register"}
}
module CCER

CCER.CC1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              enable"}
}
CCER.CC1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1NE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 complementary output
              enable"}
}
CCER.CC1NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              enable"}
}
CCER.CC2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              Polarity"}
}
CCER.CC2NE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 complementary output
              enable"}
}
CCER.CC2NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              Polarity"}
}
CCER.CC3E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              enable"}
}
CCER.CC3P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC3NE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 complementary output
              enable"}
}
CCER.CC3NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC4E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 output
              enable"}
}
CCER.CC4P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC4NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 complementary output
              polarity"}
}
CCER.CC5E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 5 output
              enable"}
}
CCER.CC5P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 5 output
              polarity"}
}
CCER.CC6E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 6 output
              enable"}
}
CCER.CC6P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 6 output
              polarity"}
}
CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter"}
}
module CNT

CNT.CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter value"}
}
CNT.UIFCPY {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF copy"}
}
PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"prescaler"}
}
module PSC

PSC.PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler value"}
}
ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"auto-reload register"}
}
module ARR

ARR.ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload value"}
}
RCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"repetition counter register"}
}
module RCR

RCR.REP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Repetition counter value"}
}
CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 1"}
}
module CCR1

CCR1.CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 value"}
}
CCR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 2"}
}
module CCR2

CCR2.CCR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 value"}
}
CCR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 3"}
}
module CCR3

CCR3.CCR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare value"}
}
CCR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 4"}
}
module CCR4

CCR4.CCR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare value"}
}
BDTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"break and dead-time register"}
}
module BDTR

BDTR.DTG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Dead-time generator setup"}
}
BDTR.LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Lock configuration"}
}
BDTR.OSSI {
	(flecs.doc.Description, flecs.doc.Brief) : {"Off-state selection for Idle
              mode"}
}
BDTR.OSSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Off-state selection for Run
              mode"}
}
BDTR.BKE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break enable"}
}
BDTR.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break polarity"}
}
BDTR.AOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Automatic output enable"}
}
BDTR.MOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Main output enable"}
}
BDTR.BKF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break filter"}
}
BDTR.BK2F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break 2 filter"}
}
BDTR.BK2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break 2 enable"}
}
BDTR.BK2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break 2 polarity"}
}
BDTR.BKDSRM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break Disarm"}
}
BDTR.BK2DSRM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break2 Disarm"}
}
BDTR.BKBID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break Bidirectional"}
}
BDTR.BK2ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Break2 bidirectional"}
}
DCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA control register"}
}
module DCR

DCR.DBL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA burst length"}
}
DCR.DBA {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA base address"}
}
DMAR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA address for full transfer"}
}
module DMAR

DMAR.DMAB {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA register for burst
              accesses"}
}
OR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"option register 1"}
}
module OR1

OR1.OCREF_CLR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Ocref_clr source selection"}
}
CCMR3_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 2 (output
          mode)"}
}
module CCMR3_Output

CCMR3_Output.OC6M_bit3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 6 mode bit
              3"}
}
CCMR3_Output.OC5M_bit3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 5 mode bit
              3"}
}
CCMR3_Output.OC6CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 6 clear
              enable"}
}
CCMR3_Output.OC6M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 6 mode"}
}
CCMR3_Output.OC6PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 6 preload
              enable"}
}
CCMR3_Output.OC6FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 6 fast
              enable"}
}
CCMR3_Output.OC5CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 5 clear
              enable"}
}
CCMR3_Output.OC5M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 5 mode"}
}
CCMR3_Output.OC5PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 5 preload
              enable"}
}
CCMR3_Output.OC5FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 5 fast
              enable"}
}
CCR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 4"}
}
module CCR5

CCR5.CCR5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare value"}
}
CCR5.GC5C1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Group Channel 5 and Channel
              1"}
}
CCR5.GC5C2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Group Channel 5 and Channel
              2"}
}
CCR5.GC5C3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Group Channel 5 and Channel
              3"}
}
CCR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 4"}
}
module CCR6

CCR6.CCR6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare value"}
}
AF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA address for full transfer"}
}
module AF1

AF1.BKINE {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK BKIN input enable"}
}
AF1.BKCMP1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP1 enable"}
}
AF1.BKCMP2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP2 enable"}
}
AF1.BKINP {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK BKIN input polarity"}
}
AF1.BKCMP1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP1 input polarity"}
}
AF1.BKCMP2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK COMP2 input polarity"}
}
AF1.ETRSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"ETR source selection"}
}
AF2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA address for full transfer"}
}
module AF2

AF2.BK2INE {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 BKIN input enable"}
}
AF2.BK2CMP1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 COMP1 enable"}
}
AF2.BK2CMP2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 COMP2 enable"}
}
AF2.BK2DFBK0E {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 DFSDM_BREAK0 enable"}
}
AF2.BK2INP {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 BKIN input polarity"}
}
AF2.BK2CMP1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 COMP1 input polarity"}
}
AF2.BK2CMP2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"BRK2 COMP2 input polarity"}
}
TISEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 timer input selection
          register"}
}
module TISEL

TISEL.TI1SEL3_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"selects TI1[0] to TI1[15]
              input"}
}
TISEL.TI2SEL3_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"selects TI2[0] to TI2[15]
              input"}
}
TISEL.TI3SEL3_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"selects TI3[0] to TI3[15]
              input"}
}
TISEL.TI4SEL3_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"selects TI4[0] to TI4[15]
              input"}
}
SYSCFG {
	(flecs.doc.Description, flecs.doc.Brief) : {"System configuration controller"}
}
module SYSCFG
CFGR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"SYSCFG configuration register
          1"}
}
module CFGR1

CFGR1.I2C3_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C3_FMP"}
}
CFGR1.I2C_PA10_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast Mode Plus (FM+) driving capability
              activation bits"}
}
CFGR1.I2C_PA9_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast Mode Plus (FM+) driving capability
              activation bits"}
}
CFGR1.I2C2_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"FM+ driving capability activation for
              I2C2"}
}
CFGR1.I2C1_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"FM+ driving capability activation for
              I2C1"}
}
CFGR1.I2C_PB9_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C_PB9_FMP"}
}
CFGR1.I2C_PB8_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C_PB8_FMP"}
}
CFGR1.I2C_PB7_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C_PB7_FMP"}
}
CFGR1.I2C_PBx_FMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Fast Mode Plus (FM+) driving capability
              activation bits"}
}
CFGR1.UCPD2_STROBE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Strobe signal bit for
              UCPD2"}
}
CFGR1.UCPD1_STROBE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Strobe signal bit for
              UCPD1"}
}
CFGR1.BOOSTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"I/O analog switch voltage booster
              enable"}
}
CFGR1.IR_MOD {
	(flecs.doc.Description, flecs.doc.Brief) : {"IR Modulation Envelope signal
              selection."}
}
CFGR1.IR_POL {
	(flecs.doc.Description, flecs.doc.Brief) : {"IR output polarity
              selection"}
}
CFGR1.PA12_RMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"PA11 and PA12 remapping
              bit."}
}
CFGR1.PA11_RMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"PA11_RMP"}
}
CFGR1.MEM_MODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Memory mapping selection
              bits"}
}
CFGR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"SYSCFG configuration register
          1"}
}
module CFGR2

CFGR2.LOCKUP_LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Cortex-M0+ LOCKUP bit enable
              bit"}
}
CFGR2.SRAM_PARITY_LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"SRAM parity lock bit"}
}
CFGR2.ECC_LOCK {
	(flecs.doc.Description, flecs.doc.Brief) : {"ECC error lock bit"}
}
CFGR2.SRAM_PEF {
	(flecs.doc.Description, flecs.doc.Brief) : {"SRAM parity error flag"}
}
ITLINE0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 0 status
          register"}
}
module ITLINE0

ITLINE0.WWDG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Window watchdog interrupt pending
              flag"}
}
ITLINE2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 2 status
          register"}
}
module ITLINE2

ITLINE2.TAMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP"}
}
ITLINE2.RTC {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC"}
}
ITLINE3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 3 status
          register"}
}
module ITLINE3

ITLINE3.FLASH_ITF {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLASH_ITF"}
}
ITLINE3.FLASH_ECC {
	(flecs.doc.Description, flecs.doc.Brief) : {"FLASH_ECC"}
}
ITLINE4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 4 status
          register"}
}
module ITLINE4

ITLINE4.RCC {
	(flecs.doc.Description, flecs.doc.Brief) : {"RCC"}
}
ITLINE5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 5 status
          register"}
}
module ITLINE5

ITLINE5.EXTI0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI0"}
}
ITLINE5.EXTI1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI1"}
}
ITLINE6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 6 status
          register"}
}
module ITLINE6

ITLINE6.EXTI2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI2"}
}
ITLINE6.EXTI3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI3"}
}
ITLINE7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 7 status
          register"}
}
module ITLINE7

ITLINE7.EXTI4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI4"}
}
ITLINE7.EXTI5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI5"}
}
ITLINE7.EXTI6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI6"}
}
ITLINE7.EXTI7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI7"}
}
ITLINE7.EXTI8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI8"}
}
ITLINE7.EXTI9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI9"}
}
ITLINE7.EXTI10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI10"}
}
ITLINE7.EXTI11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI11"}
}
ITLINE7.EXTI12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI12"}
}
ITLINE7.EXTI13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI13"}
}
ITLINE7.EXTI14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI14"}
}
ITLINE7.EXTI15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"EXTI15"}
}
ITLINE8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 8 status
          register"}
}
module ITLINE8

ITLINE8.USB {
	(flecs.doc.Description, flecs.doc.Brief) : {"USB"}
}
ITLINE9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 9 status
          register"}
}
module ITLINE9

ITLINE9.DMA1_CH1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH1"}
}
ITLINE10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 10 status
          register"}
}
module ITLINE10

ITLINE10.DMA1_CH2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH1"}
}
ITLINE10.DMA1_CH3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH3"}
}
ITLINE11 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 11 status
          register"}
}
module ITLINE11

ITLINE11.DMAMUX {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMAMUX"}
}
ITLINE11.DMA1_CH4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH4"}
}
ITLINE11.DMA1_CH5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH5"}
}
ITLINE11.DMA1_CH6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH6"}
}
ITLINE11.DMA1_CH7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA1_CH7"}
}
ITLINE11.DMA2_CH1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2_CH1"}
}
ITLINE11.DMA2_CH2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2_CH2"}
}
ITLINE11.DMA2_CH3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2_CH3"}
}
ITLINE11.DMA2_CH4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2_CH4"}
}
ITLINE11.DMA2_CH5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA2_CH5"}
}
ITLINE12 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 12 status
          register"}
}
module ITLINE12

ITLINE12.ADC {
	(flecs.doc.Description, flecs.doc.Brief) : {"ADC"}
}
ITLINE13 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 13 status
          register"}
}
module ITLINE13

ITLINE13.TIM1_CCU {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1_CCU"}
}
ITLINE13.TIM1_TRG {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1_TRG"}
}
ITLINE13.TIM1_UPD {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1_UPD"}
}
ITLINE13.TIM1_BRK {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1_BRK"}
}
ITLINE14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 14 status
          register"}
}
module ITLINE14

ITLINE14.TIM1_CC {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1_CC"}
}
ITLINE16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 16 status
          register"}
}
module ITLINE16

ITLINE16.TIM3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM3"}
}
ITLINE16.TIM4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM4"}
}
ITLINE17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 17 status
          register"}
}
module ITLINE17

ITLINE17.TIM6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM6"}
}
ITLINE18 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 18 status
          register"}
}
module ITLINE18

ITLINE18.TIM7 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM7"}
}
ITLINE19 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 19 status
          register"}
}
module ITLINE19

ITLINE19.TIM14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM14"}
}
ITLINE20 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 20 status
          register"}
}
module ITLINE20

ITLINE20.TIM15 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM15"}
}
ITLINE21 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 21 status
          register"}
}
module ITLINE21

ITLINE21.TIM16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM16"}
}
ITLINE22 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 22 status
          register"}
}
module ITLINE22

ITLINE22.TIM17 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM17"}
}
ITLINE23 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 23 status
          register"}
}
module ITLINE23

ITLINE23.I2C1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1"}
}
ITLINE24 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 24 status
          register"}
}
module ITLINE24

ITLINE24.I2C2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C2"}
}
ITLINE24.I2C3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C3"}
}
ITLINE25 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 25 status
          register"}
}
module ITLINE25

ITLINE25.SPI1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI1"}
}
ITLINE26 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 26 status
          register"}
}
module ITLINE26

ITLINE26.SPI2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI2"}
}
ITLINE26.SPI3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"SPI3"}
}
ITLINE27 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 27 status
          register"}
}
module ITLINE27

ITLINE27.USART1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART1"}
}
ITLINE28 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 28 status
          register"}
}
module ITLINE28

ITLINE28.USART2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART2"}
}
ITLINE29 {
	(flecs.doc.Description, flecs.doc.Brief) : {"interrupt line 29 status
          register"}
}
module ITLINE29

ITLINE29.USART3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART3"}
}
ITLINE29.USART4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART4"}
}
ITLINE29.USART5 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART5"}
}
ITLINE29.USART6 {
	(flecs.doc.Description, flecs.doc.Brief) : {"USART6"}
}
TAMP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper and backup registers"}
}
module TAMP
TAMP_CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP control register 1 "}
}
module TAMP_CR1

TAMP_CR1.TAMP1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper detection on TAMP_IN1 enable"}
}
TAMP_CR1.TAMP2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper detection on TAMP_IN2 enable"}
}
TAMP_CR1.TAMP3E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper detection on TAMP_IN3 enable"}
}
TAMP_CR1.ITAMP3E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 3 enable: LSE monitoring"}
}
TAMP_CR1.ITAMP4E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 4 enable: HSE monitoring"}
}
TAMP_CR1.ITAMP5E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 5 enable: RTC calendar overflow"}
}
TAMP_CR1.ITAMP6E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 6 enable: ST manufacturer readout"}
}
TAMP_CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP control register 2 "}
}
module TAMP_CR2

TAMP_CR2.TAMP1NOER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 1 no erase"}
}
TAMP_CR2.TAMP2NOER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 2 no erase"}
}
TAMP_CR2.TAMP3NOER {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 3 no erase"}
}
TAMP_CR2.TAMP1MSK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 1 mask
The tamper 1 interrupt must not be enabled when TAMP1MSK is set."}
}
TAMP_CR2.TAMP2MSK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 2 mask
The tamper 2 interrupt must not be enabled when TAMP2MSK is set."}
}
TAMP_CR2.TAMP3MSK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 3 mask
The tamper 3 interrupt must not be enabled when TAMP3MSK is set."}
}
TAMP_CR2.TAMP1TRG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Active level for tamper 1 input (active mode disabled)
If TAMPFLT = 00 Tamper 1 input rising edge and high level triggers a tamper detection event.
If TAMPFLT = 00 Tamper 1 input falling edge and low level triggers a tamper detection event."}
}
TAMP_CR2.TAMP2TRG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Active level for tamper 2 input (active mode disabled)
If TAMPFLT = 00 Tamper 2 input rising edge and high level triggers a tamper detection event.
If TAMPFLT = 00 Tamper 2 input falling edge and low level triggers a tamper detection event."}
}
TAMP_CR2.TAMP3TRG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Active level for tamper 3 input (active mode disabled)
If TAMPFLT = 00 Tamper 3 input rising edge and high level triggers a tamper detection event.
If TAMPFLT = 00 Tamper 3 input falling edge and low level triggers a tamper detection event."}
}
TAMP_FLTCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP filter control register "}
}
module TAMP_FLTCR

TAMP_FLTCR.TAMPFREQ {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper sampling frequency
Determines the frequency at which each of the TAMP_INx inputs are sampled."}
}
TAMP_FLTCR.TAMPFLT {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP_INx filter count
These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a tamper event. TAMPFLT is valid for each of the TAMP_INx inputs."}
}
TAMP_FLTCR.TAMPPRCH {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP_INx precharge duration
These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the TAMP_INx inputs."}
}
TAMP_FLTCR.TAMPPUDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP_INx pull-up disable
This bit determines if each of the TAMPx pins are precharged before each sample."}
}
TAMP_IER {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP interrupt enable register "}
}
module TAMP_IER

TAMP_IER.TAMP1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 1 interrupt enable"}
}
TAMP_IER.TAMP2IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 2 interrupt enable"}
}
TAMP_IER.TAMP3IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper 3 interrupt enable"}
}
TAMP_IER.ITAMP3IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 3 interrupt enable: LSE monitoring"}
}
TAMP_IER.ITAMP4IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 4 interrupt enable: HSE monitoring"}
}
TAMP_IER.ITAMP5IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 5 interrupt enable: RTC calendar overflow"}
}
TAMP_IER.ITAMP6IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal tamper 6 interrupt enable: ST manufacturer readout"}
}
TAMP_SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP status register "}
}
module TAMP_SR

TAMP_SR.TAMP1F {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP1 detection flag
This flag is set by hardware when a tamper detection event is detected on the TAMP1 input."}
}
TAMP_SR.TAMP2F {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP2 detection flag
This flag is set by hardware when a tamper detection event is detected on the TAMP2 input."}
}
TAMP_SR.TAMP3F {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP3 detection flag
This flag is set by hardware when a tamper detection event is detected on the TAMP3 input."}
}
TAMP_SR.ITAMP3F {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE monitoring tamper detection flag
This flag is set by hardware when a tamper detection event is detected on the internal tamper 3."}
}
TAMP_SR.ITAMP4F {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE monitoring tamper detection flag
This flag is set by hardware when a tamper detection event is detected on the internal tamper 4."}
}
TAMP_SR.ITAMP5F {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC calendar overflow tamper detection flag
This flag is set by hardware when a tamper detection event is detected on the internal tamper 5."}
}
TAMP_SR.ITAMP6F {
	(flecs.doc.Description, flecs.doc.Brief) : {"ST manufacturer readout tamper detection flag
This flag is set by hardware when a tamper detection event is detected on the internal tamper 6."}
}
TAMP_MISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP masked interrupt status register "}
}
module TAMP_MISR

TAMP_MISR.TAMP1MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP1 interrupt masked flag
This flag is set by hardware when the tamper 1 interrupt is raised."}
}
TAMP_MISR.TAMP2MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP2 interrupt masked flag
This flag is set by hardware when the tamper 2 interrupt is raised."}
}
TAMP_MISR.TAMP3MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP3 interrupt masked flag
This flag is set by hardware when the tamper 3 interrupt is raised."}
}
TAMP_MISR.ITAMP3MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"LSE monitoring tamper interrupt masked flag
This flag is set by hardware when the internal tamper 3 interrupt is raised."}
}
TAMP_MISR.ITAMP4MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"HSE monitoring tamper interrupt masked flag
This flag is set by hardware when the internal tamper 4 interrupt is raised."}
}
TAMP_MISR.ITAMP5MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC calendar overflow tamper interrupt masked flag
This flag is set by hardware when the internal tamper 5 interrupt is raised."}
}
TAMP_MISR.ITAMP6MF {
	(flecs.doc.Description, flecs.doc.Brief) : {"ST manufacturer readout tamper interrupt masked flag
This flag is set by hardware when the internal tamper 6 interrupt is raised."}
}
TAMP_SCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP status clear register"}
}
module TAMP_SCR

TAMP_SCR.CTAMP1F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear TAMP1 detection flag
Writing 1 in this bit clears the TAMP1F bit in the TAMP_SR register."}
}
TAMP_SCR.CTAMP2F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear TAMP2 detection flag
Writing 1 in this bit clears the TAMP2F bit in the TAMP_SR register."}
}
TAMP_SCR.CTAMP3F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear TAMP3 detection flag
Writing 1 in this bit clears the TAMP3F bit in the TAMP_SR register."}
}
TAMP_SCR.CITAMP3F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear ITAMP3 detection flag
Writing 1 in this bit clears the ITAMP3F bit in the TAMP_SR register."}
}
TAMP_SCR.CITAMP4F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear ITAMP4 detection flag
Writing 1 in this bit clears the ITAMP4F bit in the TAMP_SR register."}
}
TAMP_SCR.CITAMP5F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear ITAMP5 detection flag
Writing 1 in this bit clears the ITAMP5F bit in the TAMP_SR register."}
}
TAMP_SCR.CITAMP6F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear ITAMP6 detection flag
Writing 1 in this bit clears the ITAMP6F bit in the TAMP_SR register."}
}
TAMP_BKP0R {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP backup 0 register"}
}
module TAMP_BKP0R

TAMP_BKP0R.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled."}
}
TAMP_BKP1R {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP backup 1 register"}
}
module TAMP_BKP1R

TAMP_BKP1R.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled."}
}
TAMP_BKP2R {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP backup 2 register"}
}
module TAMP_BKP2R

TAMP_BKP2R.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled."}
}
TAMP_BKP3R {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP backup 3 register"}
}
module TAMP_BKP3R

TAMP_BKP3R.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled."}
}
TAMP_BKP4R {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMP backup 4 register"}
}
module TAMP_BKP4R

TAMP_BKP4R.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled."}
}
I2C1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Inter-integrated circuit"}
}
module I2C1
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register 1"}
}
module CR1

CR1.PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Peripheral enable"}
}
CR1.TXIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TX Interrupt enable"}
}
CR1.RXIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"RX Interrupt enable"}
}
CR1.ADDRIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address match interrupt enable (slave
              only)"}
}
CR1.NACKIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Not acknowledge received interrupt
              enable"}
}
CR1.STOPIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"STOP detection Interrupt
              enable"}
}
CR1.TCIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transfer Complete interrupt
              enable"}
}
CR1.ERRIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Error interrupts enable"}
}
CR1.DNF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Digital noise filter"}
}
CR1.ANFOFF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Analog noise filter OFF"}
}
CR1.TXDMAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA transmission requests
              enable"}
}
CR1.RXDMAEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA reception requests
              enable"}
}
CR1.SBC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave byte control"}
}
CR1.NOSTRETCH {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock stretching disable"}
}
CR1.WUPEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup from STOP enable"}
}
CR1.GCEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"General call enable"}
}
CR1.SMBHEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SMBus Host address enable"}
}
CR1.SMBDEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SMBus Device Default address
              enable"}
}
CR1.ALERTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"SMBUS alert enable"}
}
CR1.PECEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"PEC enable"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Control register 2"}
}
module CR2

CR2.PECBYTE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Packet error checking byte"}
}
CR2.AUTOEND {
	(flecs.doc.Description, flecs.doc.Brief) : {"Automatic end mode (master
              mode)"}
}
CR2.RELOAD {
	(flecs.doc.Description, flecs.doc.Brief) : {"NBYTES reload mode"}
}
CR2.NBYTES {
	(flecs.doc.Description, flecs.doc.Brief) : {"Number of bytes"}
}
CR2.NACK {
	(flecs.doc.Description, flecs.doc.Brief) : {"NACK generation (slave
              mode)"}
}
CR2.STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Stop generation (master
              mode)"}
}
CR2.START {
	(flecs.doc.Description, flecs.doc.Brief) : {"Start generation"}
}
CR2.HEAD10R {
	(flecs.doc.Description, flecs.doc.Brief) : {"10-bit address header only read
              direction (master receiver mode)"}
}
CR2.ADD10 {
	(flecs.doc.Description, flecs.doc.Brief) : {"10-bit addressing mode (master
              mode)"}
}
CR2.RD_WRN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transfer direction (master
              mode)"}
}
CR2.SADD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave address bit (master
              mode)"}
}
OAR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own address register 1"}
}
module OAR1

OAR1.OA1_0 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interface address"}
}
OAR1.OA1_7_1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interface address"}
}
OAR1.OA1_8_9 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interface address"}
}
OAR1.OA1MODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own Address 1 10-bit mode"}
}
OAR1.OA1EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own Address 1 enable"}
}
OAR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own address register 2"}
}
module OAR2

OAR2.OA2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interface address"}
}
OAR2.OA2MSK {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own Address 2 masks"}
}
OAR2.OA2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Own Address 2 enable"}
}
TIMINGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timing register"}
}
module TIMINGR

TIMINGR.SCLL {
	(flecs.doc.Description, flecs.doc.Brief) : {"SCL low period (master
              mode)"}
}
TIMINGR.SCLH {
	(flecs.doc.Description, flecs.doc.Brief) : {"SCL high period (master
              mode)"}
}
TIMINGR.SDADEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data hold time"}
}
TIMINGR.SCLDEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Data setup time"}
}
TIMINGR.PRESC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timing prescaler"}
}
TIMEOUTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Status register 1"}
}
module TIMEOUTR

TIMEOUTR.TIMEOUTA {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bus timeout A"}
}
TIMEOUTR.TIDLE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Idle clock timeout
              detection"}
}
TIMEOUTR.TIMOUTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock timeout enable"}
}
TIMEOUTR.TIMEOUTB {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bus timeout B"}
}
TIMEOUTR.TEXTEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Extended clock timeout
              enable"}
}
ISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt and Status register"}
}
module ISR

ISR.ADDCODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address match code (Slave
              mode)"}
}
ISR.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transfer direction (Slave
              mode)"}
}
ISR.BUSY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bus busy"}
}
ISR.ALERT {
	(flecs.doc.Description, flecs.doc.Brief) : {"SMBus alert"}
}
ISR.TIMEOUT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timeout or t_low detection
              flag"}
}
ISR.PECERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"PEC Error in reception"}
}
ISR.OVR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun/Underrun (slave
              mode)"}
}
ISR.ARLO {
	(flecs.doc.Description, flecs.doc.Brief) : {"Arbitration lost"}
}
ISR.BERR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bus error"}
}
ISR.TCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transfer Complete Reload"}
}
ISR.TC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transfer Complete (master
              mode)"}
}
ISR.STOPF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Stop detection flag"}
}
ISR.NACKF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Not acknowledge received
              flag"}
}
ISR.ADDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address matched (slave
              mode)"}
}
ISR.RXNE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive data register not empty
              (receivers)"}
}
ISR.TXIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit interrupt status
              (transmitters)"}
}
ISR.TXE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit data register empty
              (transmitters)"}
}
ICR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Interrupt clear register"}
}
module ICR

ICR.ALERTCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alert flag clear"}
}
ICR.TIMOUTCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timeout detection flag
              clear"}
}
ICR.PECCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"PEC Error flag clear"}
}
ICR.OVRCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Overrun/Underrun flag
              clear"}
}
ICR.ARLOCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Arbitration lost flag
              clear"}
}
ICR.BERRCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bus error flag clear"}
}
ICR.STOPCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Stop detection flag clear"}
}
ICR.NACKCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Not Acknowledge flag clear"}
}
ICR.ADDRCF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Address Matched flag clear"}
}
PECR {
	(flecs.doc.Description, flecs.doc.Brief) : {"PEC register"}
}
module PECR

PECR.PEC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Packet error checking
              register"}
}
RXDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Receive data register"}
}
module RXDR

RXDR.RXDATA {
	(flecs.doc.Description, flecs.doc.Brief) : {"8-bit receive data"}
}
TXDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Transmit data register"}
}
module TXDR

TXDR.TXDATA {
	(flecs.doc.Description, flecs.doc.Brief) : {"8-bit transmit data"}
}
I2C2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module I2C2
RTC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Real-time clock"}
}
module RTC
RTC_TR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC time register "}
}
module RTC_TR

RTC_TR.SU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second units in BCD format"}
}
RTC_TR.ST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second tens in BCD format"}
}
RTC_TR.MNU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute units in BCD format"}
}
RTC_TR.MNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute tens in BCD format"}
}
RTC_TR.HU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour units in BCD format"}
}
RTC_TR.HT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour tens in BCD format"}
}
RTC_TR.PM {
	(flecs.doc.Description, flecs.doc.Brief) : {"AM/PM notation"}
}
RTC_DR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC date register "}
}
module RTC_DR

RTC_DR.DU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date units in BCD format"}
}
RTC_DR.DT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date tens in BCD format"}
}
RTC_DR.MU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Month units in BCD format"}
}
RTC_DR.MT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Month tens in BCD format"}
}
RTC_DR.WDU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Week day units
..."}
}
RTC_DR.YU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Year units in BCD format"}
}
RTC_DR.YT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Year tens in BCD format"}
}
RTC_SSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC sub second register "}
}
module RTC_SSR

RTC_SSR.SS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sub second value
SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below:
Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1)
Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR."}
}
RTC_ICSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC initialization control and status register "}
}
module RTC_ICSR

RTC_ICSR.ALRAWF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A write flag
This bit is set by hardware when alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.
It is cleared by hardware in initialization mode."}
}
RTC_ICSR.ALRBWF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B write flag
This bit is set by hardware when alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR.
It is cleared by hardware in initialization mode."}
}
RTC_ICSR.WUTWF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup timer write flag
This bit is set by hardware when WUT value can be changed, after the WUTE bit has been set to 0 in RTC_CR.
It is cleared by hardware in initialization mode."}
}
RTC_ICSR.SHPF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Shift operation pending
This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect."}
}
RTC_ICSR.INITS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Initialization status flag
This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state)."}
}
RTC_ICSR.RSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Registers synchronization flag
This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSR, RTC_TR and RTC_DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software.
It is cleared either by software or by hardware in initialization mode."}
}
RTC_ICSR.INITF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Initialization flag
When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated."}
}
RTC_ICSR.INIT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Initialization mode"}
}
RTC_ICSR.RECALPF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Recalibration pending Flag
The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to ."}
}
RTC_PRER {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC prescaler register "}
}
module RTC_PRER

RTC_PRER.PREDIV_S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Synchronous prescaler factor
This is the synchronous division factor:
ck_spre frequency = ck_apre frequency/(PREDIV_S+1)"}
}
RTC_PRER.PREDIV_A {
	(flecs.doc.Description, flecs.doc.Brief) : {"Asynchronous prescaler factor
This is the asynchronous division factor:
ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)"}
}
RTC_WUTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC wakeup timer register "}
}
module RTC_WUTR

RTC_WUTR.WUT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup auto-reload value bits
When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0]+1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register.
When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.
The first assertion of WUTF occurs between WUT and (WUT + 1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden."}
}
RTC_CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register"}
}
module RTC_CR

RTC_CR.WUCKSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"ck_wut wakeup clock selection
10x: ck_spre (usually 1Hz) clock is selected
11x: ck_spre (usually 1Hz) clock is selected and 216is added to the WUT counter value"}
}
RTC_CR.TSEDGE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp event active edge
TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting."}
}
RTC_CR.REFCKON {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC_REFIN reference clock detection enable (50 or 60Hz)
Note: PREDIV_S must be 0x00FF."}
}
RTC_CR.BYPSHAD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Bypass the shadow registers
Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1."}
}
RTC_CR.FMT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour format"}
}
RTC_CR.ALRAE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A enable"}
}
RTC_CR.ALRBE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B enable"}
}
RTC_CR.WUTE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup timer enable
Note: When the wakeup timer is disabled, wait for WUTWF=1 before enabling it again."}
}
RTC_CR.TSE {
	(flecs.doc.Description, flecs.doc.Brief) : {"timestamp enable"}
}
RTC_CR.ALRAIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A interrupt enable"}
}
RTC_CR.ALRBIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B interrupt enable"}
}
RTC_CR.WUTIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup timer interrupt enable"}
}
RTC_CR.TSIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp interrupt enable"}
}
RTC_CR.ADD1H {
	(flecs.doc.Description, flecs.doc.Brief) : {"Add 1 hour (summer time change)
When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0."}
}
RTC_CR.SUB1H {
	(flecs.doc.Description, flecs.doc.Brief) : {"Subtract 1 hour (winter time change)
When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.
Setting this bit has no effect when current hour is 0."}
}
RTC_CR.BKP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Backup
This bit can be written by the user to memorize whether the daylight saving time change has been performed or not."}
}
RTC_CR.COSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Calibration output selection
When COE = 1, this bit selects which signal is output on CALIB.
These frequencies are valid for RTCCLK at 32.768kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to ."}
}
RTC_CR.POL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output polarity
This bit is used to configure the polarity of TAMPALRM output."}
}
RTC_CR.OSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output selection
These bits are used to select the flag to be routed to TAMPALRM output."}
}
RTC_CR.COE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Calibration output enable
This bit enables the CALIB output"}
}
RTC_CR.ITSE {
	(flecs.doc.Description, flecs.doc.Brief) : {"timestamp on internal event enable"}
}
RTC_CR.TAMPTS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Activate timestamp on tamper detection event
TAMPTS is valid even if TSE = 0 in the RTC_CR register. Timestamp flag is set after the tamper flags, therefore if TAMPTS and TSIE are set, it is recommended to disable the tamper interrupts in order to avoid servicing 2 interrupts."}
}
RTC_CR.TAMPOE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Tamper detection output enable on TAMPALRM"}
}
RTC_CR.TAMPALRM_PU {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMPALRM pull-up enable"}
}
RTC_CR.TAMPALRM_TYPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"TAMPALRM output type"}
}
RTC_CR.OUT2EN {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC_OUT2 output enable"}
}
RTC_WPR {
	(flecs.doc.Description, flecs.doc.Brief) : {"write protection register"}
}
module RTC_WPR

RTC_WPR.KEY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Write protection key
This byte is written by software.
Reading this byte always returns 0x00.
Refer to  for a description of how to unlock RTC register write protection."}
}
RTC_CALR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC calibration register "}
}
module RTC_CALR

RTC_CALR.CALM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Calibration minus
The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768Hz). This decreases the frequency of the calendar with a resolution of 0.9537ppm.
To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See ."}
}
RTC_CALR.CALW16 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Use a 16-second calibration cycle period
When CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1.
Note: CALM[0] is stuck at 0 when CALW16 = 1. Refer to calibration."}
}
RTC_CALR.CALW8 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Use an 8-second calibration cycle period
When CALW8 is set to 1, the 8-second calibration cycle period is selected.
Note: CALM[1:0] are stuck at 00 when CALW8 = 1. Refer to digital calibration."}
}
RTC_CALR.CALP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Increase frequency of RTC by 488.5ppm
This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM.
Refer to ."}
}
RTC_SHIFTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC shift control register "}
}
module RTC_SHIFTR

RTC_SHIFTR.SUBFS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Subtract a fraction of a second
These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).
The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by:
Delay (seconds) = SUBFS / (PREDIV_S + 1)
A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by:
Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))).
Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time."}
}
RTC_SHIFTR.ADD1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Add one second
This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).
This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation."}
}
RTC_TSTR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC timestamp time register "}
}
module RTC_TSTR

RTC_TSTR.SU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second units in BCD format."}
}
RTC_TSTR.ST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second tens in BCD format."}
}
RTC_TSTR.MNU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute units in BCD format."}
}
RTC_TSTR.MNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute tens in BCD format."}
}
RTC_TSTR.HU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour units in BCD format."}
}
RTC_TSTR.HT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour tens in BCD format."}
}
RTC_TSTR.PM {
	(flecs.doc.Description, flecs.doc.Brief) : {"AM/PM notation"}
}
RTC_TSDR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC timestamp date register "}
}
module RTC_TSDR

RTC_TSDR.DU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date units in BCD format"}
}
RTC_TSDR.DT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date tens in BCD format"}
}
RTC_TSDR.MU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Month units in BCD format"}
}
RTC_TSDR.MT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Month tens in BCD format"}
}
RTC_TSDR.WDU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Week day units"}
}
RTC_TSSSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC timestamp sub second register "}
}
module RTC_TSSSR

RTC_TSSSR.SS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sub second value
SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred."}
}
RTC_ALRMAR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC alarm A register "}
}
module RTC_ALRMAR

RTC_ALRMAR.SU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second units in BCD format."}
}
RTC_ALRMAR.ST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second tens in BCD format."}
}
RTC_ALRMAR.MSK1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A seconds mask"}
}
RTC_ALRMAR.MNU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute units in BCD format"}
}
RTC_ALRMAR.MNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute tens in BCD format"}
}
RTC_ALRMAR.MSK2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A minutes mask"}
}
RTC_ALRMAR.HU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour units in BCD format"}
}
RTC_ALRMAR.HT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour tens in BCD format"}
}
RTC_ALRMAR.PM {
	(flecs.doc.Description, flecs.doc.Brief) : {"AM/PM notation"}
}
RTC_ALRMAR.MSK3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A hours mask"}
}
RTC_ALRMAR.DU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date units or day in BCD format"}
}
RTC_ALRMAR.DT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date tens in BCD format"}
}
RTC_ALRMAR.WDSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Week day selection"}
}
RTC_ALRMAR.MSK4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A date mask"}
}
RTC_ALRMASSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC alarm A sub second register "}
}
module RTC_ALRMASSR

RTC_ALRMASSR.SS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sub seconds value
This value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared."}
}
RTC_ALRMASSR.MASKSS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mask the most-significant bits starting at this bit
2:	SS[14:2] are don't care in alarm A comparison. Only SS[1:0] are compared.
3:	SS[14:3] are don't care in alarm A comparison. Only SS[2:0] are compared.
...
12:	SS[14:12] are don't care in alarm A comparison. SS[11:0] are compared.
13:	SS[14:13] are don't care in alarm A comparison. SS[12:0] are compared.
14:	SS[14] is don't care in alarm A comparison. SS[13:0] are compared.
15:	All 15 SS bits are compared and must match to activate alarm.
The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.
Note: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation."}
}
RTC_ALRMBR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC alarm B register "}
}
module RTC_ALRMBR

RTC_ALRMBR.SU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second units in BCD format"}
}
RTC_ALRMBR.ST {
	(flecs.doc.Description, flecs.doc.Brief) : {"Second tens in BCD format"}
}
RTC_ALRMBR.MSK1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B seconds mask"}
}
RTC_ALRMBR.MNU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute units in BCD format"}
}
RTC_ALRMBR.MNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Minute tens in BCD format"}
}
RTC_ALRMBR.MSK2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B minutes mask"}
}
RTC_ALRMBR.HU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour units in BCD format"}
}
RTC_ALRMBR.HT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Hour tens in BCD format"}
}
RTC_ALRMBR.PM {
	(flecs.doc.Description, flecs.doc.Brief) : {"AM/PM notation"}
}
RTC_ALRMBR.MSK3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B hours mask"}
}
RTC_ALRMBR.DU {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date units or day in BCD format"}
}
RTC_ALRMBR.DT {
	(flecs.doc.Description, flecs.doc.Brief) : {"Date tens in BCD format"}
}
RTC_ALRMBR.WDSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"Week day selection"}
}
RTC_ALRMBR.MSK4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B date mask"}
}
RTC_ALRMBSSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC alarm B sub second register "}
}
module RTC_ALRMBSSR

RTC_ALRMBSSR.SS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Sub seconds value
This value is compared with the contents of the synchronous prescaler counter to determine if alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared."}
}
RTC_ALRMBSSR.MASKSS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Mask the most-significant bits starting at this bit
...
The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation."}
}
RTC_SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC status register "}
}
module RTC_SR

RTC_SR.ALRAF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A flag
This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm A register (RTC_ALRMAR)."}
}
RTC_SR.ALRBF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B flag
This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm B register (RTC_ALRMBR)."}
}
RTC_SR.WUTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup timer flag
This flag is set by hardware when the wakeup auto-reload counter reaches 0.
This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again."}
}
RTC_SR.TSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp flag
This flag is set by hardware when a timestamp event occurs.
If ITSF flag is set, TSF must be cleared together with ITSF."}
}
RTC_SR.TSOVF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp overflow flag
This flag is set by hardware when a timestamp event occurs while TSF is already set.
It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."}
}
RTC_SR.ITSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal timestamp flag
This flag is set by hardware when a timestamp on the internal event occurs."}
}
RTC_MISR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC masked interrupt status register "}
}
module RTC_MISR

RTC_MISR.ALRAMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm A masked flag
This flag is set by hardware when the alarm A interrupt occurs."}
}
RTC_MISR.ALRBMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Alarm B masked flag
This flag is set by hardware when the alarm B interrupt occurs."}
}
RTC_MISR.WUTMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Wakeup timer masked flag
This flag is set by hardware when the wakeup timer interrupt occurs.
This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again."}
}
RTC_MISR.TSMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp masked flag
This flag is set by hardware when a timestamp interrupt occurs.
If ITSF flag is set, TSF must be cleared together with ITSF."}
}
RTC_MISR.TSOVMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Timestamp overflow masked flag
This flag is set by hardware when a timestamp interrupt occurs while TSMF is already set.
It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."}
}
RTC_MISR.ITSMF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Internal timestamp masked flag
This flag is set by hardware when a timestamp on the internal event occurs and timestampinterrupt is raised."}
}
RTC_SCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC status clear register "}
}
module RTC_SCR

RTC_SCR.CALRAF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear alarm A flag
Writing 1 in this bit clears the ALRAF bit in the RTC_SR register."}
}
RTC_SCR.CALRBF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear alarm B flag
Writing 1 in this bit clears the ALRBF bit in the RTC_SR register."}
}
RTC_SCR.CWUTF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear wakeup timer flag
Writing 1 in this bit clears the WUTF bit in the RTC_SR register."}
}
RTC_SCR.CTSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear timestamp flag
Writing 1 in this bit clears the TSOVF bit in the RTC_SR register.
If ITSF flag is set, TSF must be cleared together with ITSF by setting CRSF and CITSF."}
}
RTC_SCR.CTSOVF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear timestamp overflow flag
Writing 1 in this bit clears the TSOVF bit in the RTC_SR register.
It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared."}
}
RTC_SCR.CITSF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clear internal timestamp flag
Writing 1 in this bit clears the ITSF bit in the RTC_SR register."}
}
TIM14 {
	(flecs.doc.Description, flecs.doc.Brief) : {"General purpose timers"}
}
module TIM14
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 1"}
}
module CR1

CR1.UIFREMAP {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF status bit remapping"}
}
CR1.CKD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock division"}
}
CR1.ARPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload preload enable"}
}
CR1.OPM {
	(flecs.doc.Description, flecs.doc.Brief) : {"One-pulse mode"}
}
CR1.URS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update request source"}
}
CR1.UDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update disable"}
}
CR1.CEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Counter enable"}
}
DIER {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA/Interrupt enable register"}
}
module DIER

DIER.CC1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 interrupt
              enable"}
}
DIER.UIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt enable"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"status register"}
}
module SR

SR.CC1OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 overcapture
              flag"}
}
SR.CC1IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1 interrupt
              flag"}
}
SR.UIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt flag"}
}
EGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"event generation register"}
}
module EGR

EGR.CC1G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1
              generation"}
}
EGR.UG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update generation"}
}
CCMR1_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (output
          mode)"}
}
module CCMR1_Output

CCMR1_Output.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"CC1S"}
}
CCMR1_Output.OC1FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"OC1FE"}
}
CCMR1_Output.OC1PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"OC1PE"}
}
CCMR1_Output.OC1M {
	(flecs.doc.Description, flecs.doc.Brief) : {"OC1M"}
}
CCMR1_Output.OC1CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"OC1CE"}
}
CCMR1_Output.OC1M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode - bit
              3"}
}
CCMR1_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (input
          mode)"}
}
module CCMR1_Input

CCMR1_Input.IC1F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 filter"}
}
CCMR1_Input.ICPCS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 prescaler"}
}
CCMR1_Input.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCER {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare enable
          register"}
}
module CCER

CCER.CC1NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              enable"}
}
CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter"}
}
module CNT

CNT.CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"low counter value"}
}
CNT.UIFCPY {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF Copy"}
}
PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"prescaler"}
}
module PSC

PSC.PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler value"}
}
ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"auto-reload register"}
}
module ARR

ARR.ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Auto-reload value"}
}
CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 1"}
}
module CCR1

CCR1.CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Capture/Compare 1
              value"}
}
TISEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM timer input selection
          register"}
}
module TISEL

TISEL.TISEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI1[0] to TI1[15] input
              selection"}
}
TIM2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"General-purpose-timers"}
}
module TIM2
CR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 1"}
}
module CR1

CR1.UIFREMAP {
	(flecs.doc.Description, flecs.doc.Brief) : {"UIF status bit remapping"}
}
CR1.CKD {
	(flecs.doc.Description, flecs.doc.Brief) : {"Clock division"}
}
CR1.ARPE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Auto-reload preload enable"}
}
CR1.CMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Center-aligned mode
              selection"}
}
CR1.DIR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Direction"}
}
CR1.OPM {
	(flecs.doc.Description, flecs.doc.Brief) : {"One-pulse mode"}
}
CR1.URS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update request source"}
}
CR1.UDIS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update disable"}
}
CR1.CEN {
	(flecs.doc.Description, flecs.doc.Brief) : {"Counter enable"}
}
CR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"control register 2"}
}
module CR2

CR2.TI1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI1 selection"}
}
CR2.MMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master mode selection"}
}
CR2.CCDS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare DMA
              selection"}
}
SMCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"slave mode control register"}
}
module SMCR

SMCR.TS_4_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger selection"}
}
SMCR.SMS_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave mode selection - bit
              3"}
}
SMCR.ETP {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger polarity"}
}
SMCR.ECE {
	(flecs.doc.Description, flecs.doc.Brief) : {"External clock enable"}
}
SMCR.ETPS {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger prescaler"}
}
SMCR.ETF {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger filter"}
}
SMCR.MSM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Master/Slave mode"}
}
SMCR.TS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger selection"}
}
SMCR.OCCS {
	(flecs.doc.Description, flecs.doc.Brief) : {"OCREF clear selection"}
}
SMCR.SMS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Slave mode selection"}
}
DIER {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA/Interrupt enable register"}
}
module DIER

DIER.TDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger DMA request enable"}
}
DIER.CC4DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 DMA request
              enable"}
}
DIER.CC3DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 DMA request
              enable"}
}
DIER.CC2DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 DMA request
              enable"}
}
DIER.CC1DE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 DMA request
              enable"}
}
DIER.UDE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update DMA request enable"}
}
DIER.TIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger interrupt enable"}
}
DIER.CC4IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 interrupt
              enable"}
}
DIER.CC3IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 interrupt
              enable"}
}
DIER.CC2IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 interrupt
              enable"}
}
DIER.CC1IE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 interrupt
              enable"}
}
DIER.UIE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt enable"}
}
SR {
	(flecs.doc.Description, flecs.doc.Brief) : {"status register"}
}
module SR

SR.CC4OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 overcapture
              flag"}
}
SR.CC3OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 overcapture
              flag"}
}
SR.CC2OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 2 overcapture
              flag"}
}
SR.CC1OF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 overcapture
              flag"}
}
SR.TIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger interrupt flag"}
}
SR.CC4IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 interrupt
              flag"}
}
SR.CC3IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 interrupt
              flag"}
}
SR.CC2IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 interrupt
              flag"}
}
SR.CC1IF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1 interrupt
              flag"}
}
SR.UIF {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update interrupt flag"}
}
EGR {
	(flecs.doc.Description, flecs.doc.Brief) : {"event generation register"}
}
module EGR

EGR.TG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trigger generation"}
}
EGR.CC4G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 4
              generation"}
}
EGR.CC3G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 3
              generation"}
}
EGR.CC2G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 2
              generation"}
}
EGR.CC1G {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 1
              generation"}
}
EGR.UG {
	(flecs.doc.Description, flecs.doc.Brief) : {"Update generation"}
}
CCMR1_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (output
          mode)"}
}
module CCMR1_Output

CCMR1_Output.OC2M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 2 mode - bit
              3"}
}
CCMR1_Output.OC1M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 1 mode - bit
              3"}
}
CCMR1_Output.OC2CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 2 clear
              enable"}
}
CCMR1_Output.OC2M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 2 mode"}
}
CCMR1_Output.OC2PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 2 preload
              enable"}
}
CCMR1_Output.OC2FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 2 fast
              enable"}
}
CCMR1_Output.CC2S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2
              selection"}
}
CCMR1_Output.OC1CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 1 clear
              enable"}
}
CCMR1_Output.OC1M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 1 mode"}
}
CCMR1_Output.OC1PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 1 preload
              enable"}
}
CCMR1_Output.OC1FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 1 fast
              enable"}
}
CCMR1_Output.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCMR1_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 1 (input
          mode)"}
}
module CCMR1_Input

CCMR1_Input.IC2F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 2 filter"}
}
CCMR1_Input.IC2PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 2 prescaler"}
}
CCMR1_Input.CC2S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/compare 2
              selection"}
}
CCMR1_Input.IC1F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 filter"}
}
CCMR1_Input.IC1PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 1 prescaler"}
}
CCMR1_Input.CC1S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1
              selection"}
}
CCMR2_Output {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 2 (output
          mode)"}
}
module CCMR2_Output

CCMR2_Output.OC4M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 4 mode - bit
              3"}
}
CCMR2_Output.OC3M_3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output Compare 3 mode - bit
              3"}
}
CCMR2_Output.OC4CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 clear
              enable"}
}
CCMR2_Output.OC4M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 mode"}
}
CCMR2_Output.OC4PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 preload
              enable"}
}
CCMR2_Output.OC4FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 4 fast
              enable"}
}
CCMR2_Output.CC4S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4
              selection"}
}
CCMR2_Output.OC3CE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 clear
              enable"}
}
CCMR2_Output.OC3M {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 mode"}
}
CCMR2_Output.OC3PE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 preload
              enable"}
}
CCMR2_Output.OC3FE {
	(flecs.doc.Description, flecs.doc.Brief) : {"Output compare 3 fast
              enable"}
}
CCMR2_Output.CC3S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3
              selection"}
}
CCMR2_Input {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare mode register 2 (input
          mode)"}
}
module CCMR2_Input

CCMR2_Input.IC4F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 4 filter"}
}
CCMR2_Input.IC4PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 4 prescaler"}
}
CCMR2_Input.CC4S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4
              selection"}
}
CCMR2_Input.IC3F {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 3 filter"}
}
CCMR2_Input.IC3PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Input capture 3 prescaler"}
}
CCMR2_Input.CC3S {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3
              selection"}
}
CCER {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare enable
          register"}
}
module CCER

CCER.CC4NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 output
              Polarity"}
}
CCER.CC4P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC4E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 4 output
              enable"}
}
CCER.CC3NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC3P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              Polarity"}
}
CCER.CC3E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 3 output
              enable"}
}
CCER.CC2NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              Polarity"}
}
CCER.CC2P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              Polarity"}
}
CCER.CC2E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 2 output
              enable"}
}
CCER.CC1NP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1P {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              Polarity"}
}
CCER.CC1E {
	(flecs.doc.Description, flecs.doc.Brief) : {"Capture/Compare 1 output
              enable"}
}
CNT {
	(flecs.doc.Description, flecs.doc.Brief) : {"counter"}
}
module CNT

CNT.CNT_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High counter value (TIM2
              only)"}
}
CNT.CNT_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low counter value"}
}
PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"prescaler"}
}
module PSC

PSC.PSC {
	(flecs.doc.Description, flecs.doc.Brief) : {"Prescaler value"}
}
ARR {
	(flecs.doc.Description, flecs.doc.Brief) : {"auto-reload register"}
}
module ARR

ARR.ARR_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High Auto-reload value (TIM2
              only)"}
}
ARR.ARR_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Auto-reload value"}
}
CCR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 1"}
}
module CCR1

CCR1.CCR1_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High Capture/Compare 1 value (TIM2
              only)"}
}
CCR1.CCR1_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Capture/Compare 1
              value"}
}
CCR2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 2"}
}
module CCR2

CCR2.CCR2_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High Capture/Compare 2 value (TIM2
              only)"}
}
CCR2.CCR2_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Capture/Compare 2
              value"}
}
CCR3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 3"}
}
module CCR3

CCR3.CCR3_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High Capture/Compare value (TIM2
              only)"}
}
CCR3.CCR3_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Capture/Compare value"}
}
CCR4 {
	(flecs.doc.Description, flecs.doc.Brief) : {"capture/compare register 4"}
}
module CCR4

CCR4.CCR4_H {
	(flecs.doc.Description, flecs.doc.Brief) : {"High Capture/Compare value (TIM2
              only)"}
}
CCR4.CCR4_L {
	(flecs.doc.Description, flecs.doc.Brief) : {"Low Capture/Compare value"}
}
DCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA control register"}
}
module DCR

DCR.DBL {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA burst length"}
}
DCR.DBA {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA base address"}
}
DMAR {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA address for full transfer"}
}
module DMAR

DMAR.DMAB {
	(flecs.doc.Description, flecs.doc.Brief) : {"DMA register for burst
              accesses"}
}
OR1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM option register"}
}
module OR1

OR1.IOCREF_CLR {
	(flecs.doc.Description, flecs.doc.Brief) : {"IOCREF_CLR"}
}
AF1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM alternate function option register
          1"}
}
module AF1

AF1.ETRSEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"External trigger source
              selection"}
}
TISEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM alternate function option register
          1"}
}
module TISEL

TISEL.TI1SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI1SEL"}
}
TISEL.TI2SEL {
	(flecs.doc.Description, flecs.doc.Brief) : {"TI2SEL"}
}
TIM3 {
	(flecs.doc.Description, flecs.doc.Brief) : {"(null)"}
}
module TIM3
VREFBUF {
	(flecs.doc.Description, flecs.doc.Brief) : {"System configuration controller"}
}
module VREFBUF
CSR {
	(flecs.doc.Description, flecs.doc.Brief) : {"VREFBUF control and status
          register"}
}
module CSR

CSR.ENVR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Voltage reference buffer mode enable
              This bit is used to enable the voltage reference
              buffer mode."}
}
CSR.HIZ {
	(flecs.doc.Description, flecs.doc.Brief) : {"High impedance mode This bit controls
              the analog switch to connect or not the VREF+ pin.
              Refer to Table196: VREF buffer modes for the mode
              descriptions depending on ENVR bit
              configuration."}
}
CSR.VRR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Voltage reference buffer
              ready"}
}
CSR.VRS {
	(flecs.doc.Description, flecs.doc.Brief) : {"Voltage reference scale These bits
              select the value generated by the voltage reference
              buffer. Other: Reserved"}
}
CCR {
	(flecs.doc.Description, flecs.doc.Brief) : {"VREFBUF calibration control
          register"}
}
module CCR

CCR.TRIM {
	(flecs.doc.Description, flecs.doc.Brief) : {"Trimming code These bits are
              automatically initialized after reset with the
              trimming value stored in the Flash memory during the
              production test. Writing into these bits allows to
              tune the internal reference buffer
              voltage."}
}
DBG {
	(flecs.doc.Description, flecs.doc.Brief) : {"MCU debug component"}
}
module DBG
IDCODE {
	(flecs.doc.Description, flecs.doc.Brief) : {"DBGMCU_IDCODE"}
}
module IDCODE

IDCODE.DEV_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Device identifier"}
}
IDCODE.REV_ID {
	(flecs.doc.Description, flecs.doc.Brief) : {"Revision identifie"}
}
CR {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug MCU configuration
          register"}
}
module CR

CR.DBG_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug Stop mode"}
}
CR.DBG_STANDBY {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug Standby mode"}
}
APB_FZ1 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug MCU APB1 freeze
          register1"}
}
module APB_FZ1

APB_FZ1.DBG_TIM2_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM2 counter stopped when core is
              halted"}
}
APB_FZ1.DBG_TIM3_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM3 counter stopped when core is
              halted"}
}
APB_FZ1.DBG_RTC_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"RTC counter stopped when core is
              halted"}
}
APB_FZ1.DBG_WWDG_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Window watchdog counter stopped when
              core is halted"}
}
APB_FZ1.DBG_IWDG_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"Independent watchdog counter stopped
              when core is halted"}
}
APB_FZ1.DBG_I2C1_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"I2C1 SMBUS timeout counter stopped when
              core is halted"}
}
APB_FZ2 {
	(flecs.doc.Description, flecs.doc.Brief) : {"Debug MCU APB1 freeze register
          2"}
}
module APB_FZ2

APB_FZ2.DBG_TIM1_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"TIM1 counter stopped when core is
              halted"}
}
APB_FZ2.DBG_TIM14_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"DBG_TIM14_STOP"}
}
APB_FZ2.DBG_TIM16_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"DBG_TIM16_STOP"}
}
APB_FZ2.DBG_TIM17_STOP {
	(flecs.doc.Description, flecs.doc.Brief) : {"DBG_TIM17_STOP"}
}
