// Seed: 2978919633
module module_0 (
    input  wand id_0,
    input  wand id_1,
    input  wand id_2
    , id_6,
    input  wire id_3,
    output wire id_4
);
  id_7();
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input logic id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input wor id_14,
    input wor id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    output supply0 id_19,
    input wand id_20
    , id_22
);
  wire  id_23;
  wire  id_24;
  logic id_25 = id_7;
  always @(id_14 or 1) begin : LABEL_0
    id_25 <= 1;
    if (id_14) id_22 = 1;
  end
  wire id_26;
  supply0 id_27 = id_6;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_27
  );
  uwire id_28 = 1;
endmodule
