Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 12 18:42:51 2025
| Host         : AAVP-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  149         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (149)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (434)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (149)
--------------------------
 There are 149 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (434)
--------------------------------------------------
 There are 434 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  436          inf        0.000                      0                  436           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           436 Endpoints
Min Delay           436 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 3.356ns (31.658%)  route 7.245ns (68.342%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.721    10.601    i_counter/E[0]
    SLICE_X6Y9           FDCE                                         r  i_counter/count_val_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 3.356ns (31.658%)  route 7.245ns (68.342%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.721    10.601    i_counter/E[0]
    SLICE_X6Y9           FDCE                                         r  i_counter/count_val_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 3.356ns (32.233%)  route 7.056ns (67.767%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.532    10.412    i_counter/E[0]
    SLICE_X7Y9           FDCE                                         r  i_counter/count_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 3.356ns (32.233%)  route 7.056ns (67.767%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.532    10.412    i_counter/E[0]
    SLICE_X7Y9           FDCE                                         r  i_counter/count_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.120ns  (logic 3.356ns (33.163%)  route 6.764ns (66.837%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.240    10.120    i_counter/E[0]
    SLICE_X7Y8           FDCE                                         r  i_counter/count_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.120ns  (logic 3.356ns (33.163%)  route 6.764ns (66.837%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          1.240    10.120    i_counter/E[0]
    SLICE_X7Y8           FDCE                                         r  i_counter/count_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 3.356ns (34.412%)  route 6.396ns (65.588%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          0.873     9.752    i_counter/E[0]
    SLICE_X4Y6           FDCE                                         r  i_counter/count_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 3.356ns (34.412%)  route 6.396ns (65.588%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          0.873     9.752    i_counter/E[0]
    SLICE_X4Y6           FDCE                                         r  i_counter/count_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 3.356ns (34.857%)  route 6.272ns (65.143%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          0.748     9.628    i_counter/E[0]
    SLICE_X4Y5           FDCE                                         r  i_counter/count_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_regs/prescale_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_counter/count_val_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 3.356ns (34.857%)  route 6.272ns (65.143%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT3=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  i_regs/prescale_reg[4]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_regs/prescale_reg[4]/Q
                         net (fo=5, routed)           1.325     1.781    i_regs/Q[3]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.905 r  i_regs/ps_cnt[15]_i_3/O
                         net (fo=16, routed)          1.031     2.936    i_regs/ps_cnt[15]_i_3_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  i_regs/i__carry_i_1/O
                         net (fo=3, routed)           0.569     3.629    i_counter/count_val2[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.209 r  i_counter/count_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.209    i_counter/count_val1_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.323 r  i_counter/count_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    i_counter/count_val1_inferred__0/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.437 r  i_counter/count_val1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.437    i_counter/count_val1_inferred__0/i__carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  i_counter/count_val1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.551    i_counter/count_val1_inferred__0/i__carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  i_counter/count_val1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.665    i_counter/count_val1_inferred__0/i__carry__3_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  i_counter/count_val1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.779    i_counter/count_val1_inferred__0/i__carry__4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.092 f  i_counter/count_val1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.033     6.124    i_counter/count_val1[28]
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.306     6.430 r  i_counter/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     6.430    i_counter/i__carry__1_i_2__1_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.000 r  i_counter/count_val0_inferred__1/i__carry__1/CO[2]
                         net (fo=17, routed)          1.567     8.567    i_regs/count_val_reg[15][0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.880 r  i_regs/count_val[15]_i_1/O
                         net (fo=16, routed)          0.748     9.628    i_counter/E[0]
    SLICE_X4Y5           FDCE                                         r  i_counter/count_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[6]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_spi_bridge/shift_in_reg[6]/Q
                         net (fo=1, routed)           0.116     0.244    i_spi_bridge/shift_in[6]
    SLICE_X3Y1           FDCE                                         r  i_spi_bridge/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_instr_dcd/data_write_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.662%)  route 0.125ns (49.338%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  i_spi_bridge/data_in_reg[4]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_spi_bridge/data_in_reg[4]/Q
                         net (fo=2, routed)           0.125     0.253    i_instr_dcd/data_write_reg[7]_1[4]
    SLICE_X2Y2           FDCE                                         r  i_instr_dcd/data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_instr_dcd/data_write_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.634%)  route 0.125ns (49.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  i_spi_bridge/data_in_reg[5]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_spi_bridge/data_in_reg[5]/Q
                         net (fo=2, routed)           0.125     0.253    i_instr_dcd/data_write_reg[7]_1[5]
    SLICE_X2Y2           FDCE                                         r  i_instr_dcd/data_write_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/shift_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_spi_bridge/shift_in_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    i_spi_bridge/shift_in[1]
    SLICE_X3Y0           FDCE                                         r  i_spi_bridge/shift_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/data_in_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_instr_dcd/data_write_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  i_spi_bridge/data_in_reg[7]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_spi_bridge/data_in_reg[7]/Q
                         net (fo=2, routed)           0.130     0.258    i_instr_dcd/data_write_reg[7]_1[7]
    SLICE_X2Y2           FDCE                                         r  i_instr_dcd/data_write_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[5]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_spi_bridge/shift_in_reg[5]/Q
                         net (fo=2, routed)           0.130     0.258    i_spi_bridge/shift_in[5]
    SLICE_X3Y1           FDCE                                         r  i_spi_bridge/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[2]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_spi_bridge/shift_in_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    i_spi_bridge/shift_in[2]
    SLICE_X3Y1           FDCE                                         r  i_spi_bridge/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[4]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_spi_bridge/shift_in_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    i_spi_bridge/shift_in[4]
    SLICE_X3Y1           FDCE                                         r  i_spi_bridge/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/shift_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[2]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_spi_bridge/shift_in_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    i_spi_bridge/shift_in[2]
    SLICE_X3Y0           FDCE                                         r  i_spi_bridge/shift_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_spi_bridge/shift_in_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_spi_bridge/shift_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  i_spi_bridge/shift_in_reg[4]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_spi_bridge/shift_in_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    i_spi_bridge/shift_in[4]
    SLICE_X3Y0           FDCE                                         r  i_spi_bridge/shift_in_reg[5]/D
  -------------------------------------------------------------------    -------------------





