// Seed: 960710236
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire [1 : -1] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd26
) (
    output uwire id_0,
    input wand _id_1,
    input wire _id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11
);
  parameter id_13 = &1;
  assign id_6 = {id_1};
  logic [id_1  ^  -1 : id_2] id_14, id_15;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  initial @(posedge id_3) id_14 = -1;
  wire id_16;
endmodule
