Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 19:28:24 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.260      -58.984                     69                 1201        0.048        0.000                      0                 1201        3.000        0.000                       0                   555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.260      -58.984                     69                 1201        0.048        0.000                      0                 1201        6.712        0.000                       0                   551  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -1.260ns,  Total Violation      -58.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.753ns  (logic 8.938ns (56.737%)  route 6.815ns (43.263%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.650 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.279    14.930    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.621    13.985    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.670    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 9.011ns (57.524%)  route 6.654ns (42.476%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.723 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.118    14.841    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.542    13.906    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.587    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -14.841    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.241ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.759ns  (logic 9.016ns (57.213%)  route 6.743ns (42.787%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.728 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.206    14.935    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.629    13.993    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.569    
                         clock uncertainty           -0.130    14.439    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.694    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -1.241    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.719ns  (logic 9.011ns (57.325%)  route 6.708ns (42.675%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.723 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.172    14.896    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.621    13.985    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.666    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 8.904ns (56.715%)  route 6.795ns (43.285%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.616 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.259    14.876    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.621    13.985    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.673    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.685ns  (logic 9.016ns (57.481%)  route 6.669ns (42.519%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.728 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.133    14.861    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.621    13.985    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.669    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 9.011ns (57.593%)  route 6.635ns (42.407%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.723 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.099    14.822    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.660    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.654ns  (logic 9.011ns (57.564%)  route 6.643ns (42.436%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.723 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.107    14.830    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.632    13.996    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.677    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.634ns  (logic 9.016ns (57.669%)  route 6.618ns (42.331%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.728 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.082    14.810    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.663    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.553ns  (logic 9.016ns (57.970%)  route 6.537ns (42.030%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X81Y83         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.952     0.547    xvga1/vcount_out[3]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.328     0.875 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.601    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.331     1.932 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.932    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.308 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.308    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.623 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          1.062     3.685    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X77Y82         LUT5 (Prop_lut5_I0_O)        0.307     3.992 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.436     4.428    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.552 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.552    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.010 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.332     5.342    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y83         LUT3 (Prop_lut3_I0_O)        0.332     5.674 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.185     5.859    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.301     6.283    xvga1/image_addr_2
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.407 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.407    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.957    xvga1/image_addr_i_2_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.179 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.736     7.916    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    11.932 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    12.738    minesweeper/td/image_addr__0[4]
    SLICE_X72Y81         LUT2 (Prop_lut2_I1_O)        0.124    12.862 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    12.862    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.394 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.394    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.728 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.001    14.729    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.542    13.906    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.590    minesweeper/td/one_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                 -1.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.974%)  route 0.179ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.596    -0.568    mouse_renderer/clk_out1
    SLICE_X72Y99         FDRE                                         r  mouse_renderer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  mouse_renderer/pixel_reg[2]/Q
                         net (fo=1, routed)           0.179    -0.262    mouse_renderer/pixel[2]
    SLICE_X72Y102        LUT6 (Prop_lut6_I5_O)        0.099    -0.163 r  mouse_renderer/pixel_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.163    mouse_renderer/pixel_out[2]_i_1__0_n_0
    SLICE_X72Y102        FDRE                                         r  mouse_renderer/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.862    -0.811    mouse_renderer/clk_out1
    SLICE_X72Y102        FDRE                                         r  mouse_renderer/pixel_out_reg[2]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y102        FDRE (Hold_fdre_C_D)         0.092    -0.210    mouse_renderer/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.558    -0.606    MouseCtl/clk_out1
    SLICE_X52Y104        FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.170    -0.295    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X51Y108        FDRE                                         r  MouseCtl/timeout_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.828    -0.845    MouseCtl/clk_out1
    SLICE_X51Y108        FDRE                                         r  MouseCtl/timeout_cnt_reg[15]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y108        FDRE (Hold_fdre_C_R)        -0.018    -0.359    MouseCtl/timeout_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.558    -0.606    MouseCtl/clk_out1
    SLICE_X52Y104        FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.170    -0.295    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X51Y108        FDRE                                         r  MouseCtl/timeout_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.828    -0.845    MouseCtl/clk_out1
    SLICE_X51Y108        FDRE                                         r  MouseCtl/timeout_cnt_reg[17]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y108        FDRE (Hold_fdre_C_R)        -0.018    -0.359    MouseCtl/timeout_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.170%)  route 0.235ns (55.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.560    -0.604    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X51Y102        FDRE                                         r  MouseCtl/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  MouseCtl/Inst_Ps2Interface/err_reg/Q
                         net (fo=24, routed)          0.235    -0.228    MouseCtl/Inst_Ps2Interface/err
    SLICE_X52Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.183 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    MouseCtl/Inst_Ps2Interface_n_33
    SLICE_X52Y103        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.827    -0.845    MouseCtl/clk_out1
    SLICE_X52Y103        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.091    -0.250    MouseCtl/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.172%)  route 0.238ns (62.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.596    -0.568    minesweeper/td/clk_out1
    SLICE_X72Y99         FDRE                                         r  minesweeper/td/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  minesweeper/td/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.238    -0.189    mouse_renderer/pixel_reg[11]_0[1]
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.835    -0.838    mouse_renderer/clk_out1
    SLICE_X71Y101        FDRE                                         r  mouse_renderer/pixel_reg[1]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.070    -0.259    mouse_renderer/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.049%)  route 0.256ns (57.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.559    -0.605    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X52Y101        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.256    -0.208    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X51Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  MouseCtl/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000    -0.163    MouseCtl/Inst_Ps2Interface/err_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  MouseCtl/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.830    -0.843    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X51Y102        FDRE                                         r  MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091    -0.248    MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.212ns (45.886%)  route 0.250ns (54.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.560    -0.604    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X50Y101        FDRE                                         r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.250    -0.190    MouseCtl/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.048    -0.142 r  MouseCtl/Inst_Ps2Interface/frame[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    MouseCtl/Inst_Ps2Interface/p_1_in[2]
    SLICE_X53Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.828    -0.844    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X53Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107    -0.233    MouseCtl/Inst_Ps2Interface/frame_reg[2]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.206ns (44.023%)  route 0.262ns (55.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.560    -0.604    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X50Y101        FDRE                                         r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.262    -0.178    MouseCtl/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X53Y101        LUT3 (Prop_lut3_I1_O)        0.042    -0.136 r  MouseCtl/Inst_Ps2Interface/frame[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    MouseCtl/Inst_Ps2Interface/p_1_in[5]
    SLICE_X53Y101        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.828    -0.844    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X53Y101        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[5]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.107    -0.233    MouseCtl/Inst_Ps2Interface/frame_reg[5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.532%)  route 0.250ns (54.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.560    -0.604    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X50Y101        FDRE                                         r  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.440 f  MouseCtl/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.250    -0.190    MouseCtl/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.145 r  MouseCtl/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    MouseCtl/Inst_Ps2Interface/p_1_in[0]
    SLICE_X53Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.828    -0.844    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X53Y100        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091    -0.249    MouseCtl/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.896%)  route 0.315ns (69.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.566    -0.598    MouseCtl/clk_out1
    SLICE_X57Y99         FDRE                                         r  MouseCtl/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MouseCtl/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.315    -0.142    MouseCtl/y_pos[2]
    SLICE_X58Y100        FDRE                                         r  MouseCtl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.832    -0.841    MouseCtl/clk_out1
    SLICE_X58Y100        FDRE                                         r  MouseCtl/ypos_reg[2]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.083    -0.249    MouseCtl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y37     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y37     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y39     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y39     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y97     mouse_renderer/blank_reg[0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y97     mouse_renderer/vsync_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y98     minesweeper/vcount_reg[1][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



