<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="topic:1;2:144">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="title:1;3:10">Flexible Ethernet Mapping Processor (FEMP)</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:1;6:8">The Flexible Ethernet Mapping Processor (FEMP) features are listed
    below.</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:1;9:9">
      <li audience="MSCCInternal" id="d1e2098" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:1;10:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:2;10:51">Receives code words via a
      TDM code word bus</p></li>

      <li audience="MSCCInternal" id="d1e2104" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:2;13:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:3;13:51">Outputs packets or
      artificial packets via a TDM packet bus</p></li>

      <li audience="MSCCInternal" id="d1e2110" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:3;16:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:4;16:51">Provides a configuration bus
      for TSB configuration and status collection</p></li>

      <li id="d1e2116" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:4;19:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:5;19:27">Support for up to 60 channels of Ethernet or FlexE
      traffic to a maximum of 600 Gbps of aggregate traffic</p></li>

      <li audience="MSCCInternal" id="d1e2122" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:5;22:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:6;22:51">Supports optional small
      packet identification and discard</p></li>

      <li id="d1e2129" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:6;25:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:7;25:27">Supports Gsup43 Clause 6.2 GFP-F mapped paths
      (payload transparent)</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:2;26:37">
          <li id="d1e2136" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:7;27:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:8;27:31">Conditioning of any client rate Ethernet
          traffic</p></li>

          <li id="d1e2142" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:8;30:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:9;30:31">Optional code word checking (See Code word Check
          feature below)</p></li>

          <li id="d1e2148" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:9;33:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:10;33:31">Idle code word deletion</p></li>

          <li id="d1e2154" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:10;35:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:11;35:31">Ordered-Set deletion and sideband indication of
          RDI, FDI</p></li>

          <li audience="MSCCInternal" id="d1e2160" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:11;38:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:12;38:55">Output in packet
          format</p></li>
        </ul></li>

      <li id="d1e2168" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:12;42:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:13;42:27">Supports GMP mapped paths (CBR)</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:3;42:67">
          <li id="d1e2175" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:13;43:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:14;43:31">Conditioning of PCS 100GE traffic and/or FlexE
          Terminated 100 GE traffic</p></li>

          <li id="d1e2181" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:14;46:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:15;46:31">Optional code word checking (FlexE Terminated
          traffic)</p></li>

          <li id="d1e2187" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:15;49:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:16;49:31">Configurable rate Maintenance pattern (RF/LF,
          Idle, other) insertion</p></li>

          <li id="d1e2193" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:16;52:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:17;52:31">Idle compensation based on Packet Buffer Zone
          levels (FlexE Terminated traffic only)</p></li>

          <li id="d1e2199" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:17;55:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:18;55:31">Alignment Marker insertion - 20 consecutive AMs
          are inserted every 16383*20 code words (FlexE Terminated traffic and
          TX MAC traffic)</p></li>

          <li id="d1e2206" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:18;59:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:19;59:31">Alignment Marker synchronization during
          non-alarm state and AM insertion during alarm state (100GE or FlexE
          Unaware traffic)</p></li>

          <li audience="MSCCInternal" id="d1e2212" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:19;63:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:20;63:55">Outputs artificial
          packets</p></li>
        </ul></li>

      <li id="d1e2220" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:20;67:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:21;67:27">Supports G.709 17.2.4 mapped paths (Bit
      Transparent)</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:4;68:28">
          <li id="d1e2227" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:21;69:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:22;69:31">Conditioning of PCS or TX MAC 10GE traffic or
          FlexE Terminated 10GE traffic</p></li>

          <li id="d1e2233" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:22;72:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:23;72:31">Optional code word checking (FlexE Terminated
          traffic)</p></li>

          <li id="d1e2239" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:23;75:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:24;75:31">PCS interworking, clause 82 to clause 49
          adaptation (FlexE Terminated traffic)</p></li>

          <li id="d1e2245" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:24;78:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:25;78:31">Idle compensation based on Packet Buffer Zone
          levels (FlexE Terminated traffic)</p></li>

          <li id="d1e2251" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:25;81:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:26;81:31">Configurable rate Maintenance pattern (RF/LF,
          Idle, other) insertion</p></li>

          <li audience="MSCCInternal" id="d1e2258" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:26;84:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:27;84:55">Outputs artificial
          packets</p></li>
        </ul></li>

      <li id="d1e2266" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:27;88:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:28;88:27">Supports any client rate IMP mapped paths</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:5;88:77">
          <li id="d1e2273" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:28;89:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:29;89:31">Conditioning of any client rate PCS traffic, any
          client rate TX MAC traffic and any FlexE Terminate client
          rate</p></li>

          <li id="d1e2279" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:29;93:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:30;93:31">Alignment Marker deletion (100GE PCS)</p></li>

          <li id="d1e2285" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:30;95:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:31;95:31">Optional code word checking</p></li>

          <li id="d1e2291" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:31;97:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:32;97:31">PCS interworking , clause 49 to clause 82
          adaptation (10/25GE PCS or TX MAC traffic)</p></li>

          <li id="d1e2297" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:32;100:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:33;100:31">Idle and Ordered-Set deletion</p></li>

          <li audience="MSCCInternal" id="d1e2304" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:33;102:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:34;102:55">Outputs packets</p></li>
        </ul></li>

      <li id="d1e2312" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:34;105:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:35;105:27">Supports Transport mapped paths (CBR)</p><ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:6;105:72">
          <li id="d1e2319" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:35;106:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:36;106:31">Conditioning for any rate FlexE Aware traffic or
          400GE PCS traffic</p></li>

          <li audience="MSCCInternal" id="d1e2325" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:36;109:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:37;109:55">RC insertion for
          200GE/400GE</p></li>

          <li audience="MSCCInternal" id="d1e2331" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:37;112:52"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:38;112:55">Outputs artificial
          packets</p></li>
        </ul></li>

      <li id="d1e2339" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:38;116:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:39;116:27">Code word Check includes</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:7;116:60">
          <li id="d1e2346" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:39;117:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:40;117:31">Replacement of invalid sync headers by valid
          control code words containing /E/ characters</p></li>

          <li id="d1e2352" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:40;120:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:41;120:31">Replacement of invalid control code words with a
          valid control code word containing /E/ characters</p></li>
        </ul></li>

      <li id="d1e2361" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:41;124:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:42;124:27">Test Pattern Generator and Monitor</p> <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="ul:8;124:70">
          <li id="d1e2368" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:42;125:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:43;125:31">Supports the generation of IDLE code words with
          single bit error insertion down to a rate of one error every 1012
          bits</p></li>

          <li id="d1e2374" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="li:43;129:28"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Flexible_Ethernet_Mapping_Processor_FEMP_oirs0z29z.xml" xtrc="p:44;129:31">Provides monitoring of Idle code words with
          error detection, code word based, and capable of error rate
          reporting down to 1 bit every 1012 bits, or 1 code word every 15.15G
          code words.</p></li>
        </ul></li>
    </ul>
  </body>
</topic>