// Seed: 3973634559
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6
    , id_19,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri id_16,
    output supply0 id_17
);
  assign id_4  = 1;
  assign id_19 = id_2;
  wire id_20, id_21, id_22, id_23, id_24;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri0 id_6
);
  wire id_8, id_9, id_10;
  supply1 id_11 = 1, id_12;
  module_0(
      id_3,
      id_4,
      id_3,
      id_1,
      id_5,
      id_3,
      id_3,
      id_2,
      id_1,
      id_6,
      id_0,
      id_1,
      id_4,
      id_0,
      id_2,
      id_0,
      id_2,
      id_4
  );
endmodule
