# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# File: C:\Users\link0\Desktop\Escuela\Arqui\Quartus\Pila\Pila.csv
# Generated on: Fri May  6 00:51:42 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
confirm,Input,PIN_N21,6,B6_N2,PIN_E17,,,,,,
D1[6],Output,PIN_H22,6,B6_N0,PIN_D12,,,,,,
D1[5],Output,PIN_J22,6,B6_N0,PIN_D13,,,,,,
D1[4],Output,PIN_L25,6,B6_N1,PIN_A12,,,,,,
D1[3],Output,PIN_L26,6,B6_N1,PIN_F15,,,,,,
D1[2],Output,PIN_E17,7,B7_N2,PIN_C13,,,,,,
D1[1],Output,PIN_F22,7,B7_N0,PIN_C14,,,,,,
D1[0],Output,PIN_G18,7,B7_N2,PIN_C12,,,,,,
D2[6],Output,PIN_U24,5,B5_N0,PIN_H21,,,,,,
D2[5],Output,PIN_U23,5,B5_N1,PIN_J16,,,,,,
D2[4],Output,PIN_W25,5,B5_N1,PIN_H16,,,,,,
D2[3],Output,PIN_W22,5,B5_N0,PIN_B17,,,,,,
D2[2],Output,PIN_W21,5,B5_N1,PIN_G18,,,,,,
D2[1],Output,PIN_Y22,5,B5_N0,PIN_H17,,,,,,
D2[0],Output,PIN_M24,6,B6_N2,PIN_A17,,,,,,
D3[6],Output,PIN_W28,5,B5_N1,PIN_AE15,,,,,,
D3[5],Output,PIN_W27,5,B5_N1,PIN_AD4,,,,,,
D3[4],Output,PIN_Y26,5,B5_N1,PIN_AE13,,,,,,
D3[3],Output,PIN_W26,5,B5_N1,PIN_A8,,,,,,
D3[2],Output,PIN_Y25,5,B5_N1,PIN_AE25,,,,,,
D3[1],Output,PIN_AA26,5,B5_N1,PIN_C18,,,,,,
D3[0],Output,PIN_AA25,5,B5_N1,PIN_AH21,,,,,,
D4[6],Output,PIN_Y19,4,B4_N0,PIN_AB14,,,,,,
D4[5],Output,PIN_AF23,4,B4_N0,PIN_Y4,,,,,,
D4[4],Output,PIN_AD24,4,B4_N0,PIN_AH25,,,,,,
D4[3],Output,PIN_AA21,4,B4_N0,PIN_V5,,,,,,
D4[2],Output,PIN_AB20,4,B4_N0,PIN_Y23,,,,,,
D4[1],Output,PIN_U21,5,B5_N0,PIN_AG21,,,,,,
D4[0],Output,PIN_V21,5,B5_N1,PIN_C4,,,,,,
D5[6],Output,PIN_AE18,4,B4_N2,PIN_F5,,,,,,
D5[5],Output,PIN_AF19,4,B4_N1,PIN_D9,,,,,,
D5[4],Output,PIN_AE19,4,B4_N1,PIN_A19,,,,,,
D5[3],Output,PIN_AH21,4,B4_N2,PIN_R2,,,,,,
D5[2],Output,PIN_AG21,4,B4_N2,PIN_AF15,,,,,,
D5[1],Output,PIN_AA19,4,B4_N0,PIN_F18,,,,,,
D5[0],Output,PIN_AB19,4,B4_N0,PIN_E5,,,,,,
Data_In[7],Input,PIN_AB26,5,B5_N1,PIN_H19,,,,,,
Data_In[6],Input,PIN_AD26,5,B5_N2,PIN_G19,,,,,,
Data_In[5],Input,PIN_AC26,5,B5_N2,PIN_J19,,,,,,
Data_In[4],Input,PIN_AB27,5,B5_N1,PIN_J17,,,,,,
Data_In[3],Input,PIN_AD27,5,B5_N2,PIN_J14,,,,,,
Data_In[2],Input,PIN_AC27,5,B5_N2,PIN_J15,,,,,,
Data_In[1],Input,PIN_AC28,5,B5_N2,PIN_J27,,,,,,
Data_In[0],Input,PIN_AB28,5,B5_N1,PIN_J28,,,,,,
Datos[7],Output,PIN_M5,1,B1_N2,PIN_D16,,,,,,
Datos[6],Output,PIN_N3,1,B1_N2,PIN_G22,,,,,,
Datos[5],Output,PIN_K2,1,B1_N1,PIN_G21,,,,,,
Datos[4],Output,PIN_K1,1,B1_N1,PIN_G20,,,,,,
Datos[3],Output,PIN_K7,1,B1_N1,PIN_C16,,,,,,
Datos[2],Output,PIN_L2,1,B1_N2,PIN_C15,,,,,,
Datos[1],Output,PIN_L1,1,B1_N2,PIN_D15,,,,,,
Datos[0],Output,PIN_L3,1,B1_N1,PIN_F17,,,,,,
E,Output,PIN_L4,1,B1_N1,PIN_H15,,,,,,
Enable,Input,PIN_AC25,5,B5_N2,PIN_E15,,,,,,
PUSH_barPOP,Input,PIN_M23,6,B6_N2,PIN_G15,,,,,,
Reset,Input,PIN_M21,6,B6_N1,PIN_Y2,,,,,,
RS,Output,PIN_M2,1,B1_N2,PIN_G16,,,,,,
RW,Output,PIN_M1,1,B1_N2,PIN_AD19,,,,,,
Stack_Empty,Output,PIN_F19,7,B7_N0,PIN_H14,,,,,,
Stack_Full,Output,PIN_G19,7,B7_N2,PIN_D14,,,,,,
