// Seed: 1044753994
module module_0;
  reg id_1;
  always
    if (1) begin
      @(posedge 1) id_1 <= 1'b0;
    end
  wire id_2, id_3;
  wire id_4;
  logic [7:0][1] id_5 = 1'b0, id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output supply1 id_8
);
  supply0 id_10;
  assign id_7 = id_10;
  module_0();
endmodule
