# Verilog_Projects
Writing some basic codes in different styles including structural, behavioral and dataflow. Also, its testbench
