// Seed: 3200212224
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4[1'd0 :-1],
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
  ;
  logic id_8;
  genvar id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5
  );
endmodule
