

================================================================
== Vivado HLS Report for 'YOLO2_FPGA'
================================================================
* Date:           Thu Jul 29 20:17:58 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.166|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                  |                      |  Latency  |  Interval | Pipeline|
        |             Instance             |        Module        | min | max | min | max |   Type  |
        +----------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_intra_pingpong_wrapp_fu_1230  |intra_pingpong_wrapp  |    ?|    ?|    ?|    ?|   none  |
        |grp_write_back_output_re_fu_2003  |write_back_output_re  |    ?|    ?|    ?|    ?|   none  |
        |grp_copy_beta_fu_2132             |copy_beta             |    ?|    ?|    ?|    ?|   none  |
        +----------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      0|       0|    883|
|FIFO             |        -|      -|       -|      -|
|Instance         |       49|    153|   29610|  50981|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   4685|
|Register         |        -|      -|    2481|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      178|    156|   32091|  56549|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       63|     70|      30|    106|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------------+---------+-------+-------+-------+
    |             Instance             |           Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------------+----------------------------+---------+-------+-------+-------+
    |YOLO2_FPGA_CTRL_BUS_s_axi_U       |YOLO2_FPGA_CTRL_BUS_s_axi   |        0|      0|   1228|   2028|
    |YOLO2_FPGA_DATA_BUS1_m_axi_U      |YOLO2_FPGA_DATA_BUS1_m_axi  |        2|      0|    512|    580|
    |YOLO2_FPGA_DATA_BUS2_m_axi_U      |YOLO2_FPGA_DATA_BUS2_m_axi  |        2|      0|    512|    580|
    |YOLO2_FPGA_DATA_BUS3_m_axi_U      |YOLO2_FPGA_DATA_BUS3_m_axi  |        2|      0|    512|    580|
    |YOLO2_FPGA_DATA_BUS4_m_axi_U      |YOLO2_FPGA_DATA_BUS4_m_axi  |        2|      0|    512|    580|
    |YOLO2_FPGA_DATA_BUS5_m_axi_U      |YOLO2_FPGA_DATA_BUS5_m_axi  |        2|      0|    512|    580|
    |grp_copy_beta_fu_2132             |copy_beta                   |        1|      0|    264|    350|
    |grp_intra_pingpong_wrapp_fu_1230  |intra_pingpong_wrapp        |       34|    143|  24053|  42987|
    |grp_write_back_output_re_fu_2003  |write_back_output_re        |        4|     10|   1505|   2716|
    +----------------------------------+----------------------------+---------+-------+-------+-------+
    |Total                             |                            |       49|    153|  29610|  50981|
    +----------------------------------+----------------------------+---------+-------+-------+-------+

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |YOLO2_FPGA_ama_adfW5_U1129  |YOLO2_FPGA_ama_adfW5  | (i0 + i1) * i2 + i3 |
    |YOLO2_FPGA_ama_adfW5_U1130  |YOLO2_FPGA_ama_adfW5  | (i0 + i1) * i2 + i3 |
    |YOLO2_FPGA_mul_mufX5_U1131  |YOLO2_FPGA_mul_mufX5  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |beta_buffer_U        |YOLO2_FPGA_beta_beTV  |        1|  0|   0|  1024|   16|     1|        16384|
    |output_buffer1_0_U   |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_1_U   |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_2_U   |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_3_U   |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_0_U    |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_1_U    |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_2_U    |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_3_U    |YOLO2_FPGA_outputeUV  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_4_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_5_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_6_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_7_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_8_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_9_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_10_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_11_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_12_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_13_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_14_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_15_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_16_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_17_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_18_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_19_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_20_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_21_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_22_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_23_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_24_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_25_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_26_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_27_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_28_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_29_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_30_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer1_31_U  |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_4_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_5_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_6_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_7_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_8_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_9_U    |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_10_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_11_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_12_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_13_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_14_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_15_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_16_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_17_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_18_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_19_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_20_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_21_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_22_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_23_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_24_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_25_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_26_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_27_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_28_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_29_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_30_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    |output_buffer_31_U   |YOLO2_FPGA_outputeYW  |        2|  0|   0|   676|   32|     1|        21632|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |      129|  0|   0| 44288| 2064|    65|      1400832|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_2278_p2                   |     *    |      0|  0|  51|           9|           9|
    |TMP_C_1_fu_2550_p2               |     +    |      0|  0|  39|          32|          32|
    |TMP_M_1_fu_2575_p2               |     +    |      0|  0|  39|          32|          32|
    |TMP_R_1_fu_2444_p2               |     +    |      0|  0|  39|          32|          32|
    |WeightAddInputSubInt_fu_2358_p2  |     +    |      0|  0|   8|           8|           8|
    |c_1_fu_2421_p2                   |     +    |      0|  0|  38|          31|           1|
    |mLoops_add1_fu_2308_p2           |     +    |      0|  0|  39|           1|          32|
    |mLoops_add2_fu_2314_p2           |     +    |      0|  0|  39|           2|          32|
    |m_1_fu_2458_p2                   |     +    |      0|  0|  38|          31|           1|
    |r_1_fu_2389_p2                   |     +    |      0|  0|  38|          31|           1|
    |tmp1_fu_2352_p2                  |     +    |      0|  0|   8|           6|           8|
    |InterSubBeta_fu_2338_p2          |     -    |      0|  0|  15|           5|           8|
    |InterSubOutput_fu_2368_p2        |     -    |      0|  0|  15|           5|           8|
    |tmp_116_fu_2395_p2               |     -    |      0|  0|  39|          32|          32|
    |tmp_122_fu_2427_p2               |     -    |      0|  0|  39|          32|          32|
    |tmp_125_fu_2464_p2               |     -    |      0|  0|  39|          32|          32|
    |MneMLoopsaddOne_0_1_fu_2514_p2   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |input_flag_fu_2508_p2            |    and   |      0|  0|   2|           1|           1|
    |write_flag_fu_2532_p2            |    and   |      0|  0|   2|           1|           1|
    |MneMLoopsaddOne_fu_2498_p2       |   icmp   |      0|  0|  18|          32|          32|
    |MneOne_fu_2487_p2                |   icmp   |      0|  0|  18|          31|           1|
    |MneZero_fu_2481_p2               |   icmp   |      0|  0|  18|          31|           1|
    |MnemLoops_fu_2493_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_113_fu_2320_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_114_fu_2374_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_115_fu_2384_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_120_fu_2400_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_121_fu_2416_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_123_fu_2432_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_124_fu_2453_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_126_fu_2469_p2               |   icmp   |      0|  0|  18|          32|          32|
    |MneMLoopsaddOne_0_s_fu_2503_p2   |    or    |      0|  0|   2|           1|           1|
    |MneOne_0_s_fu_2527_p2            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |TC_MIN_fu_2437_p3                |  select  |      0|  0|  32|           1|          32|
    |TM_MIN_fu_2474_p3                |  select  |      0|  0|  32|           1|          32|
    |TR_MIN_fu_2405_p3                |  select  |      0|  0|  32|           1|          32|
    |mLoops_bound_fu_2326_p3          |  select  |      0|  0|  32|           1|          32|
    |process_flag_fu_2520_p3          |  select  |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 883|         715|         696|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |DATA_BUS1_ARVALID                                     |   9|          2|    1|          2|
    |DATA_BUS1_AWVALID                                     |   9|          2|    1|          2|
    |DATA_BUS1_BREADY                                      |   9|          2|    1|          2|
    |DATA_BUS1_RREADY                                      |   9|          2|    1|          2|
    |DATA_BUS1_WVALID                                      |   9|          2|    1|          2|
    |DATA_BUS2_ARVALID                                     |   9|          2|    1|          2|
    |DATA_BUS2_AWVALID                                     |   9|          2|    1|          2|
    |DATA_BUS2_BREADY                                      |   9|          2|    1|          2|
    |DATA_BUS2_RREADY                                      |   9|          2|    1|          2|
    |DATA_BUS2_WVALID                                      |   9|          2|    1|          2|
    |DATA_BUS3_ARVALID                                     |   9|          2|    1|          2|
    |DATA_BUS3_RREADY                                      |   9|          2|    1|          2|
    |DATA_BUS4_ARVALID                                     |   9|          2|    1|          2|
    |DATA_BUS4_RREADY                                      |   9|          2|    1|          2|
    |DATA_BUS5_ARADDR                                      |  15|          3|   32|         96|
    |DATA_BUS5_ARBURST                                     |  15|          3|    2|          6|
    |DATA_BUS5_ARCACHE                                     |  15|          3|    4|         12|
    |DATA_BUS5_ARID                                        |  15|          3|    1|          3|
    |DATA_BUS5_ARLEN                                       |  15|          3|   32|         96|
    |DATA_BUS5_ARLOCK                                      |  15|          3|    2|          6|
    |DATA_BUS5_ARPROT                                      |  15|          3|    3|          9|
    |DATA_BUS5_ARQOS                                       |  15|          3|    4|         12|
    |DATA_BUS5_ARREGION                                    |  15|          3|    4|         12|
    |DATA_BUS5_ARSIZE                                      |  15|          3|    3|          9|
    |DATA_BUS5_ARUSER                                      |  15|          3|    1|          3|
    |DATA_BUS5_ARVALID                                     |  15|          3|    1|          3|
    |DATA_BUS5_RREADY                                      |  15|          3|    1|          3|
    |TMP_C_reg_1170                                        |   9|          2|   32|         64|
    |TMP_M_reg_1193                                        |   9|          2|   32|         64|
    |TMP_R_reg_1147                                        |   9|          2|   32|         64|
    |ap_NS_fsm                                             |  50|         11|    1|         11|
    |ap_phi_mux_pingpongm_1_phi_fu_1221_p4                 |  15|          3|    1|          3|
    |beta_buffer_address0                                  |  15|          3|   10|         30|
    |beta_buffer_ce0                                       |  15|          3|    1|          3|
    |beta_buffer_ce1                                       |   9|          2|    1|          2|
    |beta_buffer_we0                                       |   9|          2|    1|          2|
    |beta_buffer_we1                                       |   9|          2|    1|          2|
    |c_reg_1159                                            |   9|          2|   31|         62|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_q0  |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_q0   |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_p_read               |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_p_read1              |  15|          3|   32|         96|
    |grp_intra_pingpong_wrapp_fu_1230_pingpongx_offset     |  15|          3|    1|          3|
    |grp_write_back_output_re_fu_2003_TM_MIN               |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_m                    |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_0_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_10_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_11_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_12_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_13_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_14_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_15_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_16_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_17_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_18_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_19_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_1_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_20_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_21_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_22_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_23_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_24_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_25_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_26_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_27_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_28_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_29_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_2_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_30_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_31_q0  |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_3_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_4_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_5_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_6_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_7_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_8_q0   |  15|          3|   32|         96|
    |grp_write_back_output_re_fu_2003_output_buffer_9_q0   |  15|          3|   32|         96|
    |m_reg_1182                                            |   9|          2|   31|         62|
    |output_buffer1_0_address0                             |  15|          3|   10|         30|
    |output_buffer1_0_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_0_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_0_we0                                  |   9|          2|    1|          2|
    |output_buffer1_0_we1                                  |   9|          2|    1|          2|
    |output_buffer1_10_address0                            |  15|          3|   10|         30|
    |output_buffer1_10_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_10_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_10_we1                                 |   9|          2|    1|          2|
    |output_buffer1_11_address0                            |  15|          3|   10|         30|
    |output_buffer1_11_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_11_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_11_we1                                 |   9|          2|    1|          2|
    |output_buffer1_12_address0                            |  15|          3|   10|         30|
    |output_buffer1_12_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_12_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_12_we1                                 |   9|          2|    1|          2|
    |output_buffer1_13_address0                            |  15|          3|   10|         30|
    |output_buffer1_13_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_13_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_13_we1                                 |   9|          2|    1|          2|
    |output_buffer1_14_address0                            |  15|          3|   10|         30|
    |output_buffer1_14_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_14_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_14_we1                                 |   9|          2|    1|          2|
    |output_buffer1_15_address0                            |  15|          3|   10|         30|
    |output_buffer1_15_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_15_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_15_we1                                 |   9|          2|    1|          2|
    |output_buffer1_16_address0                            |  15|          3|   10|         30|
    |output_buffer1_16_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_16_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_16_we1                                 |   9|          2|    1|          2|
    |output_buffer1_17_address0                            |  15|          3|   10|         30|
    |output_buffer1_17_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_17_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_17_we1                                 |   9|          2|    1|          2|
    |output_buffer1_18_address0                            |  15|          3|   10|         30|
    |output_buffer1_18_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_18_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_18_we1                                 |   9|          2|    1|          2|
    |output_buffer1_19_address0                            |  15|          3|   10|         30|
    |output_buffer1_19_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_19_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_19_we1                                 |   9|          2|    1|          2|
    |output_buffer1_1_address0                             |  15|          3|   10|         30|
    |output_buffer1_1_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_1_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_1_we0                                  |   9|          2|    1|          2|
    |output_buffer1_1_we1                                  |   9|          2|    1|          2|
    |output_buffer1_20_address0                            |  15|          3|   10|         30|
    |output_buffer1_20_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_20_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_20_we1                                 |   9|          2|    1|          2|
    |output_buffer1_21_address0                            |  15|          3|   10|         30|
    |output_buffer1_21_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_21_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_21_we1                                 |   9|          2|    1|          2|
    |output_buffer1_22_address0                            |  15|          3|   10|         30|
    |output_buffer1_22_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_22_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_22_we1                                 |   9|          2|    1|          2|
    |output_buffer1_23_address0                            |  15|          3|   10|         30|
    |output_buffer1_23_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_23_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_23_we1                                 |   9|          2|    1|          2|
    |output_buffer1_24_address0                            |  15|          3|   10|         30|
    |output_buffer1_24_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_24_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_24_we1                                 |   9|          2|    1|          2|
    |output_buffer1_25_address0                            |  15|          3|   10|         30|
    |output_buffer1_25_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_25_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_25_we1                                 |   9|          2|    1|          2|
    |output_buffer1_26_address0                            |  15|          3|   10|         30|
    |output_buffer1_26_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_26_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_26_we1                                 |   9|          2|    1|          2|
    |output_buffer1_27_address0                            |  15|          3|   10|         30|
    |output_buffer1_27_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_27_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_27_we1                                 |   9|          2|    1|          2|
    |output_buffer1_28_address0                            |  15|          3|   10|         30|
    |output_buffer1_28_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_28_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_28_we1                                 |   9|          2|    1|          2|
    |output_buffer1_29_address0                            |  15|          3|   10|         30|
    |output_buffer1_29_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_29_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_29_we1                                 |   9|          2|    1|          2|
    |output_buffer1_2_address0                             |  15|          3|   10|         30|
    |output_buffer1_2_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_2_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_2_we0                                  |   9|          2|    1|          2|
    |output_buffer1_2_we1                                  |   9|          2|    1|          2|
    |output_buffer1_30_address0                            |  15|          3|   10|         30|
    |output_buffer1_30_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_30_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_30_we1                                 |   9|          2|    1|          2|
    |output_buffer1_31_address0                            |  15|          3|   10|         30|
    |output_buffer1_31_ce0                                 |  15|          3|    1|          3|
    |output_buffer1_31_ce1                                 |   9|          2|    1|          2|
    |output_buffer1_31_we1                                 |   9|          2|    1|          2|
    |output_buffer1_3_address0                             |  15|          3|   10|         30|
    |output_buffer1_3_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_3_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_3_we0                                  |   9|          2|    1|          2|
    |output_buffer1_3_we1                                  |   9|          2|    1|          2|
    |output_buffer1_4_address0                             |  15|          3|   10|         30|
    |output_buffer1_4_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_4_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_4_we1                                  |   9|          2|    1|          2|
    |output_buffer1_5_address0                             |  15|          3|   10|         30|
    |output_buffer1_5_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_5_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_5_we1                                  |   9|          2|    1|          2|
    |output_buffer1_6_address0                             |  15|          3|   10|         30|
    |output_buffer1_6_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_6_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_6_we1                                  |   9|          2|    1|          2|
    |output_buffer1_7_address0                             |  15|          3|   10|         30|
    |output_buffer1_7_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_7_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_7_we1                                  |   9|          2|    1|          2|
    |output_buffer1_8_address0                             |  15|          3|   10|         30|
    |output_buffer1_8_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_8_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_8_we1                                  |   9|          2|    1|          2|
    |output_buffer1_9_address0                             |  15|          3|   10|         30|
    |output_buffer1_9_ce0                                  |  15|          3|    1|          3|
    |output_buffer1_9_ce1                                  |   9|          2|    1|          2|
    |output_buffer1_9_we1                                  |   9|          2|    1|          2|
    |output_buffer_0_address0                              |  15|          3|   10|         30|
    |output_buffer_0_ce0                                   |  15|          3|    1|          3|
    |output_buffer_0_ce1                                   |   9|          2|    1|          2|
    |output_buffer_0_we0                                   |   9|          2|    1|          2|
    |output_buffer_0_we1                                   |   9|          2|    1|          2|
    |output_buffer_10_address0                             |  15|          3|   10|         30|
    |output_buffer_10_ce0                                  |  15|          3|    1|          3|
    |output_buffer_10_ce1                                  |   9|          2|    1|          2|
    |output_buffer_10_we1                                  |   9|          2|    1|          2|
    |output_buffer_11_address0                             |  15|          3|   10|         30|
    |output_buffer_11_ce0                                  |  15|          3|    1|          3|
    |output_buffer_11_ce1                                  |   9|          2|    1|          2|
    |output_buffer_11_we1                                  |   9|          2|    1|          2|
    |output_buffer_12_address0                             |  15|          3|   10|         30|
    |output_buffer_12_ce0                                  |  15|          3|    1|          3|
    |output_buffer_12_ce1                                  |   9|          2|    1|          2|
    |output_buffer_12_we1                                  |   9|          2|    1|          2|
    |output_buffer_13_address0                             |  15|          3|   10|         30|
    |output_buffer_13_ce0                                  |  15|          3|    1|          3|
    |output_buffer_13_ce1                                  |   9|          2|    1|          2|
    |output_buffer_13_we1                                  |   9|          2|    1|          2|
    |output_buffer_14_address0                             |  15|          3|   10|         30|
    |output_buffer_14_ce0                                  |  15|          3|    1|          3|
    |output_buffer_14_ce1                                  |   9|          2|    1|          2|
    |output_buffer_14_we1                                  |   9|          2|    1|          2|
    |output_buffer_15_address0                             |  15|          3|   10|         30|
    |output_buffer_15_ce0                                  |  15|          3|    1|          3|
    |output_buffer_15_ce1                                  |   9|          2|    1|          2|
    |output_buffer_15_we1                                  |   9|          2|    1|          2|
    |output_buffer_16_address0                             |  15|          3|   10|         30|
    |output_buffer_16_ce0                                  |  15|          3|    1|          3|
    |output_buffer_16_ce1                                  |   9|          2|    1|          2|
    |output_buffer_16_we1                                  |   9|          2|    1|          2|
    |output_buffer_17_address0                             |  15|          3|   10|         30|
    |output_buffer_17_ce0                                  |  15|          3|    1|          3|
    |output_buffer_17_ce1                                  |   9|          2|    1|          2|
    |output_buffer_17_we1                                  |   9|          2|    1|          2|
    |output_buffer_18_address0                             |  15|          3|   10|         30|
    |output_buffer_18_ce0                                  |  15|          3|    1|          3|
    |output_buffer_18_ce1                                  |   9|          2|    1|          2|
    |output_buffer_18_we1                                  |   9|          2|    1|          2|
    |output_buffer_19_address0                             |  15|          3|   10|         30|
    |output_buffer_19_ce0                                  |  15|          3|    1|          3|
    |output_buffer_19_ce1                                  |   9|          2|    1|          2|
    |output_buffer_19_we1                                  |   9|          2|    1|          2|
    |output_buffer_1_address0                              |  15|          3|   10|         30|
    |output_buffer_1_ce0                                   |  15|          3|    1|          3|
    |output_buffer_1_ce1                                   |   9|          2|    1|          2|
    |output_buffer_1_we0                                   |   9|          2|    1|          2|
    |output_buffer_1_we1                                   |   9|          2|    1|          2|
    |output_buffer_20_address0                             |  15|          3|   10|         30|
    |output_buffer_20_ce0                                  |  15|          3|    1|          3|
    |output_buffer_20_ce1                                  |   9|          2|    1|          2|
    |output_buffer_20_we1                                  |   9|          2|    1|          2|
    |output_buffer_21_address0                             |  15|          3|   10|         30|
    |output_buffer_21_ce0                                  |  15|          3|    1|          3|
    |output_buffer_21_ce1                                  |   9|          2|    1|          2|
    |output_buffer_21_we1                                  |   9|          2|    1|          2|
    |output_buffer_22_address0                             |  15|          3|   10|         30|
    |output_buffer_22_ce0                                  |  15|          3|    1|          3|
    |output_buffer_22_ce1                                  |   9|          2|    1|          2|
    |output_buffer_22_we1                                  |   9|          2|    1|          2|
    |output_buffer_23_address0                             |  15|          3|   10|         30|
    |output_buffer_23_ce0                                  |  15|          3|    1|          3|
    |output_buffer_23_ce1                                  |   9|          2|    1|          2|
    |output_buffer_23_we1                                  |   9|          2|    1|          2|
    |output_buffer_24_address0                             |  15|          3|   10|         30|
    |output_buffer_24_ce0                                  |  15|          3|    1|          3|
    |output_buffer_24_ce1                                  |   9|          2|    1|          2|
    |output_buffer_24_we1                                  |   9|          2|    1|          2|
    |output_buffer_25_address0                             |  15|          3|   10|         30|
    |output_buffer_25_ce0                                  |  15|          3|    1|          3|
    |output_buffer_25_ce1                                  |   9|          2|    1|          2|
    |output_buffer_25_we1                                  |   9|          2|    1|          2|
    |output_buffer_26_address0                             |  15|          3|   10|         30|
    |output_buffer_26_ce0                                  |  15|          3|    1|          3|
    |output_buffer_26_ce1                                  |   9|          2|    1|          2|
    |output_buffer_26_we1                                  |   9|          2|    1|          2|
    |output_buffer_27_address0                             |  15|          3|   10|         30|
    |output_buffer_27_ce0                                  |  15|          3|    1|          3|
    |output_buffer_27_ce1                                  |   9|          2|    1|          2|
    |output_buffer_27_we1                                  |   9|          2|    1|          2|
    |output_buffer_28_address0                             |  15|          3|   10|         30|
    |output_buffer_28_ce0                                  |  15|          3|    1|          3|
    |output_buffer_28_ce1                                  |   9|          2|    1|          2|
    |output_buffer_28_we1                                  |   9|          2|    1|          2|
    |output_buffer_29_address0                             |  15|          3|   10|         30|
    |output_buffer_29_ce0                                  |  15|          3|    1|          3|
    |output_buffer_29_ce1                                  |   9|          2|    1|          2|
    |output_buffer_29_we1                                  |   9|          2|    1|          2|
    |output_buffer_2_address0                              |  15|          3|   10|         30|
    |output_buffer_2_ce0                                   |  15|          3|    1|          3|
    |output_buffer_2_ce1                                   |   9|          2|    1|          2|
    |output_buffer_2_we0                                   |   9|          2|    1|          2|
    |output_buffer_2_we1                                   |   9|          2|    1|          2|
    |output_buffer_30_address0                             |  15|          3|   10|         30|
    |output_buffer_30_ce0                                  |  15|          3|    1|          3|
    |output_buffer_30_ce1                                  |   9|          2|    1|          2|
    |output_buffer_30_we1                                  |   9|          2|    1|          2|
    |output_buffer_31_address0                             |  15|          3|   10|         30|
    |output_buffer_31_ce0                                  |  15|          3|    1|          3|
    |output_buffer_31_ce1                                  |   9|          2|    1|          2|
    |output_buffer_31_we1                                  |   9|          2|    1|          2|
    |output_buffer_3_address0                              |  15|          3|   10|         30|
    |output_buffer_3_ce0                                   |  15|          3|    1|          3|
    |output_buffer_3_ce1                                   |   9|          2|    1|          2|
    |output_buffer_3_we0                                   |   9|          2|    1|          2|
    |output_buffer_3_we1                                   |   9|          2|    1|          2|
    |output_buffer_4_address0                              |  15|          3|   10|         30|
    |output_buffer_4_ce0                                   |  15|          3|    1|          3|
    |output_buffer_4_ce1                                   |   9|          2|    1|          2|
    |output_buffer_4_we1                                   |   9|          2|    1|          2|
    |output_buffer_5_address0                              |  15|          3|   10|         30|
    |output_buffer_5_ce0                                   |  15|          3|    1|          3|
    |output_buffer_5_ce1                                   |   9|          2|    1|          2|
    |output_buffer_5_we1                                   |   9|          2|    1|          2|
    |output_buffer_6_address0                              |  15|          3|   10|         30|
    |output_buffer_6_ce0                                   |  15|          3|    1|          3|
    |output_buffer_6_ce1                                   |   9|          2|    1|          2|
    |output_buffer_6_we1                                   |   9|          2|    1|          2|
    |output_buffer_7_address0                              |  15|          3|   10|         30|
    |output_buffer_7_ce0                                   |  15|          3|    1|          3|
    |output_buffer_7_ce1                                   |   9|          2|    1|          2|
    |output_buffer_7_we1                                   |   9|          2|    1|          2|
    |output_buffer_8_address0                              |  15|          3|   10|         30|
    |output_buffer_8_ce0                                   |  15|          3|    1|          3|
    |output_buffer_8_ce1                                   |   9|          2|    1|          2|
    |output_buffer_8_we1                                   |   9|          2|    1|          2|
    |output_buffer_9_address0                              |  15|          3|   10|         30|
    |output_buffer_9_ce0                                   |  15|          3|    1|          3|
    |output_buffer_9_ce1                                   |   9|          2|    1|          2|
    |output_buffer_9_we1                                   |   9|          2|    1|          2|
    |pingpongm_reg_1205                                    |   9|          2|    1|          2|
    |r_reg_1136                                            |   9|          2|   31|         62|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 |4685|        970| 3327|       9646|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Beta1_reg_2731                                 |  30|   0|   30|          0|
    |BetaQ_0_data_reg                               |  32|   0|   32|          0|
    |BetaQ_0_vld_reg                                |   0|   0|    1|          1|
    |Beta_0_data_reg                                |  32|   0|   32|          0|
    |Beta_0_vld_reg                                 |   0|   0|    1|          1|
    |InFM_num_0_data_reg                            |  32|   0|   32|          0|
    |InFM_num_0_vld_reg                             |   0|   0|    1|          1|
    |InFM_num_read_reg_2726                         |  32|   0|   32|          0|
    |Input4_reg_2746                                |  30|   0|   30|          0|
    |Input5_reg_2611                                |  30|   0|   30|          0|
    |Input6_reg_2616                                |  30|   0|   30|          0|
    |Input7_reg_2621                                |  30|   0|   30|          0|
    |InputQ_0_data_reg                              |  32|   0|   32|          0|
    |InputQ_0_vld_reg                               |   0|   0|    1|          1|
    |Input_h_0_data_reg                             |  32|   0|   32|          0|
    |Input_h_0_vld_reg                              |   0|   0|    1|          1|
    |Input_h_read_reg_2700                          |  32|   0|   32|          0|
    |Input_r_0_data_reg                             |  32|   0|   32|          0|
    |Input_r_0_vld_reg                              |   0|   0|    1|          1|
    |Input_w_0_data_reg                             |  32|   0|   32|          0|
    |Input_w_0_vld_reg                              |   0|   0|    1|          1|
    |Input_w_read_reg_2705                          |  32|   0|   32|          0|
    |InterSubBeta_reg_2786                          |   8|   0|    8|          0|
    |InterSubOutput_reg_2796                        |   8|   0|    8|          0|
    |IsNL_0_data_reg                                |   1|   0|    1|          0|
    |IsNL_0_vld_reg                                 |   0|   0|    1|          1|
    |IsNL_read_reg_2679                             |   1|   0|    1|          0|
    |Kernel_size_0_data_reg                         |  32|   0|   32|          0|
    |Kernel_size_0_vld_reg                          |   0|   0|    1|          1|
    |Kernel_size_read_reg_2715                      |  32|   0|   32|          0|
    |Kernel_stride_0_data_reg                       |  32|   0|   32|          0|
    |Kernel_stride_0_vld_reg                        |   0|   0|    1|          1|
    |Kernel_stride_read_reg_2710                    |  32|   0|   32|          0|
    |LayerType_0_data_reg                           |  32|   0|   32|          0|
    |LayerType_0_vld_reg                            |   0|   0|    1|          1|
    |LayerType_read_reg_2626                        |  32|   0|   32|          0|
    |OutFM_num_0_data_reg                           |  32|   0|   32|          0|
    |OutFM_num_0_vld_reg                            |   0|   0|    1|          1|
    |OutFM_num_read_reg_2720                        |  32|   0|   32|          0|
    |Output2_reg_2606                               |  30|   0|   30|          0|
    |Output3_reg_2741                               |  30|   0|   30|          0|
    |OutputQ_0_data_reg                             |  32|   0|   32|          0|
    |OutputQ_0_vld_reg                              |   0|   0|    1|          1|
    |Output_r_0_data_reg                            |  32|   0|   32|          0|
    |Output_r_0_vld_reg                             |   0|   0|    1|          1|
    |Padding_0_data_reg                             |  32|   0|   32|          0|
    |Padding_0_vld_reg                              |   0|   0|    1|          1|
    |Padding_read_reg_2684                          |  32|   0|   32|          0|
    |TC_0_data_reg                                  |  32|   0|   32|          0|
    |TC_0_vld_reg                                   |   0|   0|    1|          1|
    |TC_MIN_reg_2853                                |  32|   0|   32|          0|
    |TC_read_reg_2652                               |  32|   0|   32|          0|
    |TCol_reg_2766                                  |   8|   0|    8|          0|
    |TMP_C_reg_1170                                 |  32|   0|   32|          0|
    |TMP_M_next0_0_1_fu_928                         |  32|   0|   32|          0|
    |TMP_M_next0_0_1_loa_reg_2892                   |  32|   0|   32|          0|
    |TMP_M_next1_0_1_fu_932                         |  32|   0|   32|          0|
    |TMP_M_next1_0_1_loa_reg_2898                   |  32|   0|   32|          0|
    |TMP_M_reg_1193                                 |  32|   0|   32|          0|
    |TMP_R_reg_1147                                 |  32|   0|   32|          0|
    |TM_0_data_reg                                  |  32|   0|   32|          0|
    |TM_0_vld_reg                                   |   0|   0|    1|          1|
    |TM_MIN_next0_0_1_fu_936                        |  32|   0|   32|          0|
    |TM_MIN_next0_0_1_lo_reg_2904                   |  32|   0|   32|          0|
    |TM_MIN_next1_0_1_fu_940                        |  32|   0|   32|          0|
    |TM_MIN_next1_0_1_lo_reg_2910                   |  32|   0|   32|          0|
    |TM_MIN_reg_2872                                |  32|   0|   32|          0|
    |TM_read_reg_2671                               |  32|   0|   32|          0|
    |TN_0_data_reg                                  |  32|   0|   32|          0|
    |TN_0_vld_reg                                   |   0|   0|    1|          1|
    |TN_read_reg_2666                               |  32|   0|   32|          0|
    |TR_0_data_reg                                  |  32|   0|   32|          0|
    |TR_0_vld_reg                                   |   0|   0|    1|          1|
    |TR_MIN_reg_2840                                |  32|   0|   32|          0|
    |TR_read_reg_2659                               |  32|   0|   32|          0|
    |TRow_reg_2761                                  |   8|   0|    8|          0|
    |Weight1_reg_2736                               |  30|   0|   30|          0|
    |WeightAddInputSubInt_reg_2791                  |   8|   0|    8|          0|
    |WeightQ_0_data_reg                             |  32|   0|   32|          0|
    |WeightQ_0_vld_reg                              |   0|   0|    1|          1|
    |Weight_0_data_reg                              |  32|   0|   32|          0|
    |Weight_0_vld_reg                               |   0|   0|    1|          1|
    |ap_CS_fsm                                      |  10|   0|   10|          0|
    |cLoops_0_data_reg                              |  32|   0|   32|          0|
    |cLoops_0_vld_reg                               |   0|   0|    1|          1|
    |cLoops_read_reg_2632                           |  32|   0|   32|          0|
    |c_1_reg_2848                                   |  31|   0|   31|          0|
    |c_reg_1159                                     |  31|   0|   31|          0|
    |grp_copy_beta_fu_2132_ap_start_reg             |   1|   0|    1|          0|
    |grp_intra_pingpong_wrapp_fu_1230_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_back_output_re_fu_2003_ap_start_reg  |   1|   0|    1|          0|
    |input_flag_reg_2877                            |   1|   0|    1|          0|
    |mLoops_0_data_reg                              |  32|   0|   32|          0|
    |mLoops_0_vld_reg                               |   0|   0|    1|          1|
    |mLoops_add1_reg_2776                           |  32|   0|   32|          0|
    |mLoops_bound_reg_2781                          |  32|   0|   32|          0|
    |mLoops_read_reg_2647                           |  32|   0|   32|          0|
    |m_1_reg_2867                                   |  31|   0|   31|          0|
    |m_reg_1182                                     |  31|   0|   31|          0|
    |nLoops_0_data_reg                              |  32|   0|   32|          0|
    |nLoops_0_vld_reg                               |   0|   0|    1|          1|
    |nLoops_read_reg_2642                           |  32|   0|   32|          0|
    |output_h_0_data_reg                            |  32|   0|   32|          0|
    |output_h_0_vld_reg                             |   0|   0|    1|          1|
    |output_h_read_reg_2689                         |  32|   0|   32|          0|
    |output_w_0_data_reg                            |  32|   0|   32|          0|
    |output_w_0_vld_reg                             |   0|   0|    1|          1|
    |output_w_read_reg_2694                         |  32|   0|   32|          0|
    |pingpongm_reg_1205                             |   1|   0|    1|          0|
    |process_flag_reg_2882                          |   1|   0|    1|          0|
    |rLoops_0_data_reg                              |  32|   0|   32|          0|
    |rLoops_0_vld_reg                               |   0|   0|    1|          1|
    |rLoops_read_reg_2637                           |  32|   0|   32|          0|
    |r_1_reg_2835                                   |  31|   0|   31|          0|
    |r_V_24_reg_2771                                |  19|   0|   19|          0|
    |r_V_reg_2756                                   |  18|   0|   18|          0|
    |r_reg_1136                                     |  31|   0|   31|          0|
    |tmp_114_reg_2801                               |   1|   0|    1|          0|
    |trow_loops_0_data_reg                          |  32|   0|   32|          0|
    |trow_loops_0_vld_reg                           |   0|   0|    1|          1|
    |trow_loops_6b_V_reg_2751                       |   6|   0|    6|          0|
    |write_flag_reg_2887                            |   1|   0|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2481|   0| 2509|         28|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID    |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY    | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR     |  in |    9|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA      |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB      |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID    |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY    | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR     |  in |    9|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA      | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP      | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP      | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  YOLO2_FPGA  | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  YOLO2_FPGA  | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  YOLO2_FPGA  | return value |
|m_axi_DATA_BUS1_AWVALID   | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWREADY   |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWADDR    | out |   32|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWID      | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWLEN     | out |    8|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWSIZE    | out |    3|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWBURST   | out |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWLOCK    | out |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWCACHE   | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWPROT    | out |    3|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWQOS     | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWREGION  | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_AWUSER    | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WVALID    | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WREADY    |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WDATA     | out |   32|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WSTRB     | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WLAST     | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WID       | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_WUSER     | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARVALID   | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARREADY   |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARADDR    | out |   32|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARID      | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARLEN     | out |    8|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARSIZE    | out |    3|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARBURST   | out |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARLOCK    | out |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARCACHE   | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARPROT    | out |    3|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARQOS     | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARREGION  | out |    4|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_ARUSER    | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RVALID    |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RREADY    | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RDATA     |  in |   32|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RLAST     |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RID       |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RUSER     |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_RRESP     |  in |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_BVALID    |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_BREADY    | out |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_BRESP     |  in |    2|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_BID       |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS1_BUSER     |  in |    1|    m_axi   |   DATA_BUS1  |    pointer   |
|m_axi_DATA_BUS2_AWVALID   | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWREADY   |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWADDR    | out |   32|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWID      | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWLEN     | out |    8|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWSIZE    | out |    3|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWBURST   | out |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWLOCK    | out |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWCACHE   | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWPROT    | out |    3|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWQOS     | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWREGION  | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_AWUSER    | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WVALID    | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WREADY    |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WDATA     | out |   32|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WSTRB     | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WLAST     | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WID       | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_WUSER     | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARVALID   | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARREADY   |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARADDR    | out |   32|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARID      | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARLEN     | out |    8|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARSIZE    | out |    3|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARBURST   | out |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARLOCK    | out |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARCACHE   | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARPROT    | out |    3|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARQOS     | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARREGION  | out |    4|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_ARUSER    | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RVALID    |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RREADY    | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RDATA     |  in |   32|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RLAST     |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RID       |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RUSER     |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_RRESP     |  in |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_BVALID    |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_BREADY    | out |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_BRESP     |  in |    2|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_BID       |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS2_BUSER     |  in |    1|    m_axi   |   DATA_BUS2  |    pointer   |
|m_axi_DATA_BUS3_AWVALID   | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWREADY   |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWADDR    | out |   32|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWID      | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWLEN     | out |    8|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWSIZE    | out |    3|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWBURST   | out |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWLOCK    | out |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWCACHE   | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWPROT    | out |    3|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWQOS     | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWREGION  | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_AWUSER    | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WVALID    | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WREADY    |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WDATA     | out |   32|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WSTRB     | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WLAST     | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WID       | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_WUSER     | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARVALID   | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARREADY   |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARADDR    | out |   32|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARID      | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARLEN     | out |    8|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARSIZE    | out |    3|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARBURST   | out |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARLOCK    | out |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARCACHE   | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARPROT    | out |    3|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARQOS     | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARREGION  | out |    4|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_ARUSER    | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RVALID    |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RREADY    | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RDATA     |  in |   32|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RLAST     |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RID       |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RUSER     |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_RRESP     |  in |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_BVALID    |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_BREADY    | out |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_BRESP     |  in |    2|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_BID       |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS3_BUSER     |  in |    1|    m_axi   |   DATA_BUS3  |    pointer   |
|m_axi_DATA_BUS4_AWVALID   | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWREADY   |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWADDR    | out |   32|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWID      | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWLEN     | out |    8|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWSIZE    | out |    3|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWBURST   | out |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWLOCK    | out |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWCACHE   | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWPROT    | out |    3|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWQOS     | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWREGION  | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_AWUSER    | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WVALID    | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WREADY    |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WDATA     | out |   32|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WSTRB     | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WLAST     | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WID       | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_WUSER     | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARVALID   | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARREADY   |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARADDR    | out |   32|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARID      | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARLEN     | out |    8|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARSIZE    | out |    3|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARBURST   | out |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARLOCK    | out |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARCACHE   | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARPROT    | out |    3|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARQOS     | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARREGION  | out |    4|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_ARUSER    | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RVALID    |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RREADY    | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RDATA     |  in |   32|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RLAST     |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RID       |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RUSER     |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_RRESP     |  in |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_BVALID    |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_BREADY    | out |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_BRESP     |  in |    2|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_BID       |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS4_BUSER     |  in |    1|    m_axi   |   DATA_BUS4  |    pointer   |
|m_axi_DATA_BUS5_AWVALID   | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWREADY   |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWADDR    | out |   32|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWID      | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWLEN     | out |    8|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWSIZE    | out |    3|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWBURST   | out |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWLOCK    | out |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWCACHE   | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWPROT    | out |    3|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWQOS     | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWREGION  | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_AWUSER    | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WVALID    | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WREADY    |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WDATA     | out |   32|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WSTRB     | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WLAST     | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WID       | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_WUSER     | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARVALID   | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARREADY   |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARADDR    | out |   32|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARID      | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARLEN     | out |    8|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARSIZE    | out |    3|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARBURST   | out |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARLOCK    | out |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARCACHE   | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARPROT    | out |    3|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARQOS     | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARREGION  | out |    4|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_ARUSER    | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RVALID    |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RREADY    | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RDATA     |  in |   32|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RLAST     |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RID       |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RUSER     |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_RRESP     |  in |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_BVALID    |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_BREADY    | out |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_BRESP     |  in |    2|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_BID       |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
|m_axi_DATA_BUS5_BUSER     |  in |    1|    m_axi   |   DATA_BUS5  |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

