
lab_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ed8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08009078  08009078  00019078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009554  08009554  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009554  08009554  00019554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800955c  0800955c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800955c  0800955c  0001955c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  200001e4  08009748  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08009748  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3cd  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb4  00000000  00000000  0002d5e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  0002f498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  00030098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000093cf  00000000  00000000  00030bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00003d56  00000000  00000000  00039f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0003dcd5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004768  00000000  00000000  0003dd28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009060 	.word	0x08009060

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08009060 	.word	0x08009060

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <DWT_Delay_Init>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001000:	4b14      	ldr	r3, [pc, #80]	; (8001054 <DWT_Delay_Init+0x58>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	4a13      	ldr	r2, [pc, #76]	; (8001054 <DWT_Delay_Init+0x58>)
 8001006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800100a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <DWT_Delay_Init+0x58>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	4a10      	ldr	r2, [pc, #64]	; (8001054 <DWT_Delay_Init+0x58>)
 8001012:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001016:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8001018:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <DWT_Delay_Init+0x5c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <DWT_Delay_Init+0x5c>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001024:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <DWT_Delay_Init+0x5c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <DWT_Delay_Init+0x5c>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001030:	4b09      	ldr	r3, [pc, #36]	; (8001058 <DWT_Delay_Init+0x5c>)
 8001032:	2200      	movs	r2, #0
 8001034:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8001036:	bf00      	nop
  __NOP();
 8001038:	bf00      	nop
  __NOP();
 800103a:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <DWT_Delay_Init+0x5c>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <DWT_Delay_Init+0x4c>
  {
    return 0;
 8001044:	2300      	movs	r3, #0
 8001046:	e000      	b.n	800104a <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1;
 8001048:	2301      	movs	r3, #1
  }
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000edf0 	.word	0xe000edf0
 8001058:	e0001000 	.word	0xe0001000

0800105c <DWT_Delay_us>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8001064:	4b0d      	ldr	r3, [pc, #52]	; (800109c <DWT_Delay_us+0x40>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800106a:	f002 faff 	bl	800366c <HAL_RCC_GetHCLKFreq>
 800106e:	4603      	mov	r3, r0
 8001070:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <DWT_Delay_us+0x44>)
 8001072:	fba2 2303 	umull	r2, r3, r2, r3
 8001076:	0c9b      	lsrs	r3, r3, #18
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	fb02 f303 	mul.w	r3, r2, r3
 800107e:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001080:	bf00      	nop
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <DWT_Delay_us+0x40>)
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	1ad2      	subs	r2, r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	429a      	cmp	r2, r3
 800108e:	d3f8      	bcc.n	8001082 <DWT_Delay_us+0x26>
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	e0001000 	.word	0xe0001000
 80010a0:	431bde83 	.word	0x431bde83

080010a4 <lcd16x2_enablePulse>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <lcd16x2_enablePulse+0x34>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <lcd16x2_enablePulse+0x38>)
 80010ae:	8811      	ldrh	r1, [r2, #0]
 80010b0:	2201      	movs	r2, #1
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 feac 	bl	8002e10 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 80010b8:	2014      	movs	r0, #20
 80010ba:	f7ff ffcf 	bl	800105c <DWT_Delay_us>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <lcd16x2_enablePulse+0x34>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a06      	ldr	r2, [pc, #24]	; (80010dc <lcd16x2_enablePulse+0x38>)
 80010c4:	8811      	ldrh	r1, [r2, #0]
 80010c6:	2200      	movs	r2, #0
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 fea1 	bl	8002e10 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 80010ce:	203c      	movs	r0, #60	; 0x3c
 80010d0:	f7ff ffc4 	bl	800105c <DWT_Delay_us>
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000200 	.word	0x20000200
 80010dc:	20000206 	.word	0x20000206

080010e0 <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 80010ea:	4b06      	ldr	r3, [pc, #24]	; (8001104 <lcd16x2_rs+0x24>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a06      	ldr	r2, [pc, #24]	; (8001108 <lcd16x2_rs+0x28>)
 80010f0:	8811      	ldrh	r1, [r2, #0]
 80010f2:	79fa      	ldrb	r2, [r7, #7]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 fe8b 	bl	8002e10 <HAL_GPIO_WritePin>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000200 	.word	0x20000200
 8001108:	20000204 	.word	0x20000204

0800110c <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	73fb      	strb	r3, [r7, #15]
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	091b      	lsrs	r3, r3, #4
 8001122:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 8001124:	4b5f      	ldr	r3, [pc, #380]	; (80012a4 <lcd16x2_write+0x198>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d05a      	beq.n	80011e2 <lcd16x2_write+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800112c:	4b5e      	ldr	r3, [pc, #376]	; (80012a8 <lcd16x2_write+0x19c>)
 800112e:	6818      	ldr	r0, [r3, #0]
 8001130:	4b5e      	ldr	r3, [pc, #376]	; (80012ac <lcd16x2_write+0x1a0>)
 8001132:	8819      	ldrh	r1, [r3, #0]
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	b2db      	uxtb	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	f001 fe67 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001142:	4b59      	ldr	r3, [pc, #356]	; (80012a8 <lcd16x2_write+0x19c>)
 8001144:	6818      	ldr	r0, [r3, #0]
 8001146:	4b5a      	ldr	r3, [pc, #360]	; (80012b0 <lcd16x2_write+0x1a4>)
 8001148:	8819      	ldrh	r1, [r3, #0]
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	b2db      	uxtb	r3, r3
 8001152:	461a      	mov	r2, r3
 8001154:	f001 fe5c 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001158:	4b53      	ldr	r3, [pc, #332]	; (80012a8 <lcd16x2_write+0x19c>)
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	4b55      	ldr	r3, [pc, #340]	; (80012b4 <lcd16x2_write+0x1a8>)
 800115e:	8819      	ldrh	r1, [r3, #0]
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	b2db      	uxtb	r3, r3
 8001168:	461a      	mov	r2, r3
 800116a:	f001 fe51 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800116e:	4b4e      	ldr	r3, [pc, #312]	; (80012a8 <lcd16x2_write+0x19c>)
 8001170:	6818      	ldr	r0, [r3, #0]
 8001172:	4b51      	ldr	r3, [pc, #324]	; (80012b8 <lcd16x2_write+0x1ac>)
 8001174:	8819      	ldrh	r1, [r3, #0]
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f003 0308 	and.w	r3, r3, #8
 800117c:	b2db      	uxtb	r3, r3
 800117e:	461a      	mov	r2, r3
 8001180:	f001 fe46 	bl	8002e10 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001184:	4b4d      	ldr	r3, [pc, #308]	; (80012bc <lcd16x2_write+0x1b0>)
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	4b4d      	ldr	r3, [pc, #308]	; (80012c0 <lcd16x2_write+0x1b4>)
 800118a:	8819      	ldrh	r1, [r3, #0]
 800118c:	7bbb      	ldrb	r3, [r7, #14]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	b2db      	uxtb	r3, r3
 8001194:	461a      	mov	r2, r3
 8001196:	f001 fe3b 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 800119a:	4b48      	ldr	r3, [pc, #288]	; (80012bc <lcd16x2_write+0x1b0>)
 800119c:	6818      	ldr	r0, [r3, #0]
 800119e:	4b49      	ldr	r3, [pc, #292]	; (80012c4 <lcd16x2_write+0x1b8>)
 80011a0:	8819      	ldrh	r1, [r3, #0]
 80011a2:	7bbb      	ldrb	r3, [r7, #14]
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	461a      	mov	r2, r3
 80011ac:	f001 fe30 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80011b0:	4b42      	ldr	r3, [pc, #264]	; (80012bc <lcd16x2_write+0x1b0>)
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	4b44      	ldr	r3, [pc, #272]	; (80012c8 <lcd16x2_write+0x1bc>)
 80011b6:	8819      	ldrh	r1, [r3, #0]
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	f003 0304 	and.w	r3, r3, #4
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	f001 fe25 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80011c6:	4b3d      	ldr	r3, [pc, #244]	; (80012bc <lcd16x2_write+0x1b0>)
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	4b40      	ldr	r3, [pc, #256]	; (80012cc <lcd16x2_write+0x1c0>)
 80011cc:	8819      	ldrh	r1, [r3, #0]
 80011ce:	7bbb      	ldrb	r3, [r7, #14]
 80011d0:	f003 0308 	and.w	r3, r3, #8
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	f001 fe1a 	bl	8002e10 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80011dc:	f7ff ff62 	bl	80010a4 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 80011e0:	e05b      	b.n	800129a <lcd16x2_write+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80011e2:	4b36      	ldr	r3, [pc, #216]	; (80012bc <lcd16x2_write+0x1b0>)
 80011e4:	6818      	ldr	r0, [r3, #0]
 80011e6:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <lcd16x2_write+0x1b4>)
 80011e8:	8819      	ldrh	r1, [r3, #0]
 80011ea:	7bbb      	ldrb	r3, [r7, #14]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	461a      	mov	r2, r3
 80011f4:	f001 fe0c 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80011f8:	4b30      	ldr	r3, [pc, #192]	; (80012bc <lcd16x2_write+0x1b0>)
 80011fa:	6818      	ldr	r0, [r3, #0]
 80011fc:	4b31      	ldr	r3, [pc, #196]	; (80012c4 <lcd16x2_write+0x1b8>)
 80011fe:	8819      	ldrh	r1, [r3, #0]
 8001200:	7bbb      	ldrb	r3, [r7, #14]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	b2db      	uxtb	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	f001 fe01 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800120e:	4b2b      	ldr	r3, [pc, #172]	; (80012bc <lcd16x2_write+0x1b0>)
 8001210:	6818      	ldr	r0, [r3, #0]
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <lcd16x2_write+0x1bc>)
 8001214:	8819      	ldrh	r1, [r3, #0]
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	b2db      	uxtb	r3, r3
 800121e:	461a      	mov	r2, r3
 8001220:	f001 fdf6 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001224:	4b25      	ldr	r3, [pc, #148]	; (80012bc <lcd16x2_write+0x1b0>)
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	4b28      	ldr	r3, [pc, #160]	; (80012cc <lcd16x2_write+0x1c0>)
 800122a:	8819      	ldrh	r1, [r3, #0]
 800122c:	7bbb      	ldrb	r3, [r7, #14]
 800122e:	f003 0308 	and.w	r3, r3, #8
 8001232:	b2db      	uxtb	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	f001 fdeb 	bl	8002e10 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 800123a:	f7ff ff33 	bl	80010a4 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800123e:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <lcd16x2_write+0x1b0>)
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <lcd16x2_write+0x1b4>)
 8001244:	8819      	ldrh	r1, [r3, #0]
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	b2db      	uxtb	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	f001 fdde 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <lcd16x2_write+0x1b0>)
 8001256:	6818      	ldr	r0, [r3, #0]
 8001258:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <lcd16x2_write+0x1b8>)
 800125a:	8819      	ldrh	r1, [r3, #0]
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	461a      	mov	r2, r3
 8001266:	f001 fdd3 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800126a:	4b14      	ldr	r3, [pc, #80]	; (80012bc <lcd16x2_write+0x1b0>)
 800126c:	6818      	ldr	r0, [r3, #0]
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <lcd16x2_write+0x1bc>)
 8001270:	8819      	ldrh	r1, [r3, #0]
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	f003 0304 	and.w	r3, r3, #4
 8001278:	b2db      	uxtb	r3, r3
 800127a:	461a      	mov	r2, r3
 800127c:	f001 fdc8 	bl	8002e10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001280:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <lcd16x2_write+0x1b0>)
 8001282:	6818      	ldr	r0, [r3, #0]
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <lcd16x2_write+0x1c0>)
 8001286:	8819      	ldrh	r1, [r3, #0]
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	b2db      	uxtb	r3, r3
 8001290:	461a      	mov	r2, r3
 8001292:	f001 fdbd 	bl	8002e10 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001296:	f7ff ff05 	bl	80010a4 <lcd16x2_enablePulse>
}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000208 	.word	0x20000208
 80012ac:	2000020c 	.word	0x2000020c
 80012b0:	2000020e 	.word	0x2000020e
 80012b4:	20000210 	.word	0x20000210
 80012b8:	20000212 	.word	0x20000212
 80012bc:	20000214 	.word	0x20000214
 80012c0:	20000218 	.word	0x20000218
 80012c4:	2000021a 	.word	0x2000021a
 80012c8:	2000021c 	.word	0x2000021c
 80012cc:	2000021e 	.word	0x2000021e

080012d0 <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80012da:	2000      	movs	r0, #0
 80012dc:	f7ff ff00 	bl	80010e0 <lcd16x2_rs>
  lcd16x2_write(cmd);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff12 	bl	800110c <lcd16x2_write>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <lcd16x2_writeData>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff fef0 	bl	80010e0 <lcd16x2_rs>
  lcd16x2_write(data);
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff ff02 	bl	800110c <lcd16x2_write>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <lcd16x2_write4>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	f003 030f 	and.w	r3, r3, #15
 8001320:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff fedc 	bl	80010e0 <lcd16x2_rs>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <lcd16x2_write4+0x7c>)
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <lcd16x2_write4+0x80>)
 800132e:	8819      	ldrh	r1, [r3, #0]
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	461a      	mov	r2, r3
 800133a:	f001 fd69 	bl	8002e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 800133e:	4b13      	ldr	r3, [pc, #76]	; (800138c <lcd16x2_write4+0x7c>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	4b14      	ldr	r3, [pc, #80]	; (8001394 <lcd16x2_write4+0x84>)
 8001344:	8819      	ldrh	r1, [r3, #0]
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f001 fd5e 	bl	8002e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 8001354:	4b0d      	ldr	r3, [pc, #52]	; (800138c <lcd16x2_write4+0x7c>)
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <lcd16x2_write4+0x88>)
 800135a:	8819      	ldrh	r1, [r3, #0]
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	f001 fd53 	bl	8002e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <lcd16x2_write4+0x7c>)
 800136c:	6818      	ldr	r0, [r3, #0]
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <lcd16x2_write4+0x8c>)
 8001370:	8819      	ldrh	r1, [r3, #0]
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	b2db      	uxtb	r3, r3
 800137a:	461a      	mov	r2, r3
 800137c:	f001 fd48 	bl	8002e10 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8001380:	f7ff fe90 	bl	80010a4 <lcd16x2_enablePulse>
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000214 	.word	0x20000214
 8001390:	20000218 	.word	0x20000218
 8001394:	2000021a 	.word	0x2000021a
 8001398:	2000021c 	.word	0x2000021c
 800139c:	2000021e 	.word	0x2000021e

080013a0 <lcd16x2_init_4bits>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	817b      	strh	r3, [r7, #10]
 80013ae:	4613      	mov	r3, r2
 80013b0:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 80013b2:	f7ff fe23 	bl	8000ffc <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 80013b6:	4a24      	ldr	r2, [pc, #144]	; (8001448 <lcd16x2_init_4bits+0xa8>)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 80013bc:	4a23      	ldr	r2, [pc, #140]	; (800144c <lcd16x2_init_4bits+0xac>)
 80013be:	897b      	ldrh	r3, [r7, #10]
 80013c0:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 80013c2:	4a23      	ldr	r2, [pc, #140]	; (8001450 <lcd16x2_init_4bits+0xb0>)
 80013c4:	893b      	ldrh	r3, [r7, #8]
 80013c6:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 80013c8:	4a22      	ldr	r2, [pc, #136]	; (8001454 <lcd16x2_init_4bits+0xb4>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 80013ce:	4a22      	ldr	r2, [pc, #136]	; (8001458 <lcd16x2_init_4bits+0xb8>)
 80013d0:	8b3b      	ldrh	r3, [r7, #24]
 80013d2:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 80013d4:	4a21      	ldr	r2, [pc, #132]	; (800145c <lcd16x2_init_4bits+0xbc>)
 80013d6:	8bbb      	ldrh	r3, [r7, #28]
 80013d8:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 80013da:	4a21      	ldr	r2, [pc, #132]	; (8001460 <lcd16x2_init_4bits+0xc0>)
 80013dc:	8c3b      	ldrh	r3, [r7, #32]
 80013de:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 80013e0:	4a20      	ldr	r2, [pc, #128]	; (8001464 <lcd16x2_init_4bits+0xc4>)
 80013e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013e4:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 80013e6:	4b20      	ldr	r3, [pc, #128]	; (8001468 <lcd16x2_init_4bits+0xc8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <lcd16x2_init_4bits+0xcc>)
 80013ee:	2228      	movs	r2, #40	; 0x28
 80013f0:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 80013f2:	2014      	movs	r0, #20
 80013f4:	f000 fe70 	bl	80020d8 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f7ff ff89 	bl	8001310 <lcd16x2_write4>
  LCD_MS_DELAY(5);
 80013fe:	2005      	movs	r0, #5
 8001400:	f000 fe6a 	bl	80020d8 <HAL_Delay>
  lcd16x2_write4(0x3);
 8001404:	2003      	movs	r0, #3
 8001406:	f7ff ff83 	bl	8001310 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 800140a:	2001      	movs	r0, #1
 800140c:	f000 fe64 	bl	80020d8 <HAL_Delay>
  lcd16x2_write4(0x3);
 8001410:	2003      	movs	r0, #3
 8001412:	f7ff ff7d 	bl	8001310 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8001416:	2001      	movs	r0, #1
 8001418:	f000 fe5e 	bl	80020d8 <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 800141c:	2002      	movs	r0, #2
 800141e:	f7ff ff77 	bl	8001310 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8001422:	2001      	movs	r0, #1
 8001424:	f000 fe58 	bl	80020d8 <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8001428:	2028      	movs	r0, #40	; 0x28
 800142a:	f7ff ff51 	bl	80012d0 <lcd16x2_writeCommand>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 800142e:	200f      	movs	r0, #15
 8001430:	f7ff ff4e 	bl	80012d0 <lcd16x2_writeCommand>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 8001434:	2001      	movs	r0, #1
 8001436:	f7ff ff4b 	bl	80012d0 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 800143a:	2003      	movs	r0, #3
 800143c:	f000 fe4c 	bl	80020d8 <HAL_Delay>
}
 8001440:	bf00      	nop
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000200 	.word	0x20000200
 800144c:	20000204 	.word	0x20000204
 8001450:	20000206 	.word	0x20000206
 8001454:	20000214 	.word	0x20000214
 8001458:	20000218 	.word	0x20000218
 800145c:	2000021a 	.word	0x2000021a
 8001460:	2000021c 	.word	0x2000021c
 8001464:	2000021e 	.word	0x2000021e
 8001468:	20000000 	.word	0x20000000
 800146c:	20000001 	.word	0x20000001

08001470 <lcd16x2_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	460a      	mov	r2, r1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	f003 030f 	and.w	r3, r3, #15
 8001486:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d108      	bne.n	80014a0 <lcd16x2_setCursor+0x30>
  {
    maskData |= (0x80);
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001494:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff19 	bl	80012d0 <lcd16x2_writeCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 800149e:	e007      	b.n	80014b0 <lcd16x2_setCursor+0x40>
    maskData |= (0xc0);
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80014a6:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff ff10 	bl	80012d0 <lcd16x2_writeCommand>
}
 80014b0:	bf00      	nop
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <lcd16x2_2ndLine>:
}
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 80014bc:	2100      	movs	r1, #0
 80014be:	2001      	movs	r0, #1
 80014c0:	f7ff ffd6 	bl	8001470 <lcd16x2_setCursor>
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80014c8:	b40f      	push	{r0, r1, r2, r3}
 80014ca:	b590      	push	{r4, r7, lr}
 80014cc:	b089      	sub	sp, #36	; 0x24
 80014ce:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80014d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014d4:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80014de:	4618      	mov	r0, r3
 80014e0:	f004 fee2 	bl	80062a8 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80014e4:	2300      	movs	r3, #0
 80014e6:	77fb      	strb	r3, [r7, #31]
 80014e8:	e00b      	b.n	8001502 <lcd16x2_printf+0x3a>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 80014ea:	7ffb      	ldrb	r3, [r7, #31]
 80014ec:	f107 0220 	add.w	r2, r7, #32
 80014f0:	4413      	add	r3, r2
 80014f2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fefa 	bl	80012f0 <lcd16x2_writeData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80014fc:	7ffb      	ldrb	r3, [r7, #31]
 80014fe:	3301      	adds	r3, #1
 8001500:	77fb      	strb	r3, [r7, #31]
 8001502:	7ffc      	ldrb	r4, [r7, #31]
 8001504:	f107 0308 	add.w	r3, r7, #8
 8001508:	4618      	mov	r0, r3
 800150a:	f7fe fe69 	bl	80001e0 <strlen>
 800150e:	4603      	mov	r3, r0
 8001510:	429c      	cmp	r4, r3
 8001512:	d202      	bcs.n	800151a <lcd16x2_printf+0x52>
 8001514:	7ffb      	ldrb	r3, [r7, #31]
 8001516:	2b0f      	cmp	r3, #15
 8001518:	d9e7      	bls.n	80014ea <lcd16x2_printf+0x22>
  }
}
 800151a:	bf00      	nop
 800151c:	3724      	adds	r7, #36	; 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001524:	b004      	add	sp, #16
 8001526:	4770      	bx	lr

08001528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800152e:	f000 fd61 	bl	8001ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001532:	f000 f89d 	bl	8001670 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001536:	f000 fa53 	bl	80019e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800153a:	f000 f8f9 	bl	8001730 <MX_ADC1_Init>
  MX_TIM2_Init();
 800153e:	f000 f94b 	bl	80017d8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001542:	f000 f9d5 	bl	80018f0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001546:	4842      	ldr	r0, [pc, #264]	; (8001650 <main+0x128>)
 8001548:	f002 f8ec 	bl	8003724 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800154c:	2100      	movs	r1, #0
 800154e:	4840      	ldr	r0, [pc, #256]	; (8001650 <main+0x128>)
 8001550:	f002 f9fc 	bl	800394c <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim5);
 8001554:	483f      	ldr	r0, [pc, #252]	; (8001654 <main+0x12c>)
 8001556:	f002 f8e5 	bl	8003724 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800155a:	2104      	movs	r1, #4
 800155c:	483d      	ldr	r0, [pc, #244]	; (8001654 <main+0x12c>)
 800155e:	f002 f9f5 	bl	800394c <HAL_TIM_PWM_Start>

  lcd16x2_init_4bits(GPIOB, GPIO_PIN_1, GPIO_PIN_0,
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	9303      	str	r3, [sp, #12]
 8001566:	2340      	movs	r3, #64	; 0x40
 8001568:	9302      	str	r3, [sp, #8]
 800156a:	2320      	movs	r3, #32
 800156c:	9301      	str	r3, [sp, #4]
 800156e:	2310      	movs	r3, #16
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	4b39      	ldr	r3, [pc, #228]	; (8001658 <main+0x130>)
 8001574:	2201      	movs	r2, #1
 8001576:	2102      	movs	r1, #2
 8001578:	4838      	ldr	r0, [pc, #224]	; (800165c <main+0x134>)
 800157a:	f7ff ff11 	bl	80013a0 <lcd16x2_init_4bits>
		  GPIOA, GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7);
  lcd16x2_printf("Hello World");
 800157e:	4838      	ldr	r0, [pc, #224]	; (8001660 <main+0x138>)
 8001580:	f7ff ffa2 	bl	80014c8 <lcd16x2_printf>
  int count = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (count%2 == 0) {
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10d      	bne.n	80015ae <main+0x86>
	  		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Turn on green LED on PA5
 8001592:	2201      	movs	r2, #1
 8001594:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001598:	482f      	ldr	r0, [pc, #188]	; (8001658 <main+0x130>)
 800159a:	f001 fc39 	bl	8002e10 <HAL_GPIO_WritePin>
	  		select_ADC_CH11();
 800159e:	f000 fa95 	bl	8001acc <select_ADC_CH11>
	  		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);//DISABLE_PWM_CH2();
 80015a2:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <main+0x128>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015aa:	635a      	str	r2, [r3, #52]	; 0x34
 80015ac:	e00b      	b.n	80015c6 <main+0x9e>

	  	} else {
	  		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Turn on green LED on PA5
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015b4:	4828      	ldr	r0, [pc, #160]	; (8001658 <main+0x130>)
 80015b6:	f001 fc2b 	bl	8002e10 <HAL_GPIO_WritePin>
	  		select_ADC_CH12();
 80015ba:	f000 faa7 	bl	8001b0c <select_ADC_CH12>
	  		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80015be:	4b24      	ldr	r3, [pc, #144]	; (8001650 <main+0x128>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2200      	movs	r2, #0
 80015c4:	635a      	str	r2, [r3, #52]	; 0x34
	  	}
	  	count++;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	3301      	adds	r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]

	  	HAL_ADC_Start(&hadc1);
 80015cc:	4825      	ldr	r0, [pc, #148]	; (8001664 <main+0x13c>)
 80015ce:	f000 fdeb 	bl	80021a8 <HAL_ADC_Start>
	  	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80015d2:	f04f 31ff 	mov.w	r1, #4294967295
 80015d6:	4823      	ldr	r0, [pc, #140]	; (8001664 <main+0x13c>)
 80015d8:	f000 fecd 	bl	8002376 <HAL_ADC_PollForConversion>
	  	sample = HAL_ADC_GetValue(&hadc1);
 80015dc:	4821      	ldr	r0, [pc, #132]	; (8001664 <main+0x13c>)
 80015de:	f000 ff55 	bl	800248c <HAL_ADC_GetValue>
 80015e2:	60b8      	str	r0, [r7, #8]

	  	HAL_ADC_Stop(&hadc1);
 80015e4:	481f      	ldr	r0, [pc, #124]	; (8001664 <main+0x13c>)
 80015e6:	f000 fe93 	bl	8002310 <HAL_ADC_Stop>
	  	batteryVoltage = (float)sample*12.0/255.0;
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f4:	ee17 0a90 	vmov	r0, s15
 80015f8:	f7fe ffae 	bl	8000558 <__aeabi_f2d>
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <main+0x140>)
 8001602:	f7ff f801 	bl	8000608 <__aeabi_dmul>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	a30e      	add	r3, pc, #56	; (adr r3, 8001648 <main+0x120>)
 8001610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001614:	f7ff f922 	bl	800085c <__aeabi_ddiv>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff faea 	bl	8000bf8 <__aeabi_d2f>
 8001624:	4603      	mov	r3, r0
 8001626:	607b      	str	r3, [r7, #4]

	  	lcd16x2_2ndLine();
 8001628:	f7ff ff46 	bl	80014b8 <lcd16x2_2ndLine>
	  	lcd16x2_printf("%.5f", batteryVoltage);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7fe ff93 	bl	8000558 <__aeabi_f2d>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	480d      	ldr	r0, [pc, #52]	; (800166c <main+0x144>)
 8001638:	f7ff ff46 	bl	80014c8 <lcd16x2_printf>
	  	HAL_Delay(1000);
 800163c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001640:	f000 fd4a 	bl	80020d8 <HAL_Delay>
	  if (count%2 == 0) {
 8001644:	e7a0      	b.n	8001588 <main+0x60>
 8001646:	bf00      	nop
 8001648:	00000000 	.word	0x00000000
 800164c:	406fe000 	.word	0x406fe000
 8001650:	200002bc 	.word	0x200002bc
 8001654:	2000022c 	.word	0x2000022c
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400
 8001660:	08009078 	.word	0x08009078
 8001664:	20000274 	.word	0x20000274
 8001668:	40280000 	.word	0x40280000
 800166c:	08009084 	.word	0x08009084

08001670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b094      	sub	sp, #80	; 0x50
 8001674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001676:	f107 0320 	add.w	r3, r7, #32
 800167a:	2230      	movs	r2, #48	; 0x30
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f003 f8a0 	bl	80047c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	4b23      	ldr	r3, [pc, #140]	; (8001728 <SystemClock_Config+0xb8>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169c:	4a22      	ldr	r2, [pc, #136]	; (8001728 <SystemClock_Config+0xb8>)
 800169e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a2:	6413      	str	r3, [r2, #64]	; 0x40
 80016a4:	4b20      	ldr	r3, [pc, #128]	; (8001728 <SystemClock_Config+0xb8>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016b0:	2300      	movs	r3, #0
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	4b1d      	ldr	r3, [pc, #116]	; (800172c <SystemClock_Config+0xbc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016bc:	4a1b      	ldr	r2, [pc, #108]	; (800172c <SystemClock_Config+0xbc>)
 80016be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <SystemClock_Config+0xbc>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016d0:	2302      	movs	r3, #2
 80016d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016d4:	2301      	movs	r3, #1
 80016d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d8:	2310      	movs	r3, #16
 80016da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016dc:	2300      	movs	r3, #0
 80016de:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e0:	f107 0320 	add.w	r3, r7, #32
 80016e4:	4618      	mov	r0, r3
 80016e6:	f001 fbad 	bl	8002e44 <HAL_RCC_OscConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80016f0:	f000 fa2c 	bl	8001b4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f4:	230f      	movs	r3, #15
 80016f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f001 fe10 	bl	8003334 <HAL_RCC_ClockConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800171a:	f000 fa17 	bl	8001b4c <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3750      	adds	r7, #80	; 0x50
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800
 800172c:	40007000 	.word	0x40007000

08001730 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001736:	463b      	mov	r3, r7
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001742:	4b22      	ldr	r3, [pc, #136]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001744:	4a22      	ldr	r2, [pc, #136]	; (80017d0 <MX_ADC1_Init+0xa0>)
 8001746:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001748:	4b20      	ldr	r3, [pc, #128]	; (80017cc <MX_ADC1_Init+0x9c>)
 800174a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800174e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001752:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001756:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001758:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_ADC1_Init+0x9c>)
 800175a:	2200      	movs	r2, #0
 800175c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800175e:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001760:	2200      	movs	r2, #0
 8001762:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MX_ADC1_Init+0x9c>)
 800176e:	2200      	movs	r2, #0
 8001770:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001774:	4a17      	ldr	r2, [pc, #92]	; (80017d4 <MX_ADC1_Init+0xa4>)
 8001776:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001778:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_ADC1_Init+0x9c>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001780:	2201      	movs	r2, #1
 8001782:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_ADC1_Init+0x9c>)
 800178e:	2201      	movs	r2, #1
 8001790:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001792:	480e      	ldr	r0, [pc, #56]	; (80017cc <MX_ADC1_Init+0x9c>)
 8001794:	f000 fcc4 	bl	8002120 <HAL_ADC_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800179e:	f000 f9d5 	bl	8001b4c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80017a2:	230a      	movs	r3, #10
 80017a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017a6:	2301      	movs	r3, #1
 80017a8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ae:	463b      	mov	r3, r7
 80017b0:	4619      	mov	r1, r3
 80017b2:	4806      	ldr	r0, [pc, #24]	; (80017cc <MX_ADC1_Init+0x9c>)
 80017b4:	f000 fe78 	bl	80024a8 <HAL_ADC_ConfigChannel>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80017be:	f000 f9c5 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000274 	.word	0x20000274
 80017d0:	40012000 	.word	0x40012000
 80017d4:	0f000001 	.word	0x0f000001

080017d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	; 0x38
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	615a      	str	r2, [r3, #20]
 8001806:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001808:	4b38      	ldr	r3, [pc, #224]	; (80018ec <MX_TIM2_Init+0x114>)
 800180a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800180e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 8001810:	4b36      	ldr	r3, [pc, #216]	; (80018ec <MX_TIM2_Init+0x114>)
 8001812:	229f      	movs	r2, #159	; 0x9f
 8001814:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b35      	ldr	r3, [pc, #212]	; (80018ec <MX_TIM2_Init+0x114>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <MX_TIM2_Init+0x114>)
 800181e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001822:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001824:	4b31      	ldr	r3, [pc, #196]	; (80018ec <MX_TIM2_Init+0x114>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b30      	ldr	r3, [pc, #192]	; (80018ec <MX_TIM2_Init+0x114>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001830:	482e      	ldr	r0, [pc, #184]	; (80018ec <MX_TIM2_Init+0x114>)
 8001832:	f001 ff27 	bl	8003684 <HAL_TIM_Base_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800183c:	f000 f986 	bl	8001b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001846:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800184a:	4619      	mov	r1, r3
 800184c:	4827      	ldr	r0, [pc, #156]	; (80018ec <MX_TIM2_Init+0x114>)
 800184e:	f002 fb4b 	bl	8003ee8 <HAL_TIM_ConfigClockSource>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001858:	f000 f978 	bl	8001b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800185c:	4823      	ldr	r0, [pc, #140]	; (80018ec <MX_TIM2_Init+0x114>)
 800185e:	f002 f81c 	bl	800389a <HAL_TIM_PWM_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001868:	f000 f970 	bl	8001b4c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800186c:	481f      	ldr	r0, [pc, #124]	; (80018ec <MX_TIM2_Init+0x114>)
 800186e:	f001 ffbb 	bl	80037e8 <HAL_TIM_OC_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8001878:	f000 f968 	bl	8001b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	4619      	mov	r1, r3
 800188a:	4818      	ldr	r0, [pc, #96]	; (80018ec <MX_TIM2_Init+0x114>)
 800188c:	f002 feee 	bl	800466c <HAL_TIMEx_MasterConfigSynchronization>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 8001896:	f000 f959 	bl	8001b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800189a:	2360      	movs	r3, #96	; 0x60
 800189c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800189e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	2200      	movs	r2, #0
 80018b0:	4619      	mov	r1, r3
 80018b2:	480e      	ldr	r0, [pc, #56]	; (80018ec <MX_TIM2_Init+0x114>)
 80018b4:	f002 fa5a 	bl	8003d6c <HAL_TIM_PWM_ConfigChannel>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 80018be:	f000 f945 	bl	8001b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	2204      	movs	r2, #4
 80018ca:	4619      	mov	r1, r3
 80018cc:	4807      	ldr	r0, [pc, #28]	; (80018ec <MX_TIM2_Init+0x114>)
 80018ce:	f002 f9f5 	bl	8003cbc <HAL_TIM_OC_ConfigChannel>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80018d8:	f000 f938 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018dc:	4803      	ldr	r0, [pc, #12]	; (80018ec <MX_TIM2_Init+0x114>)
 80018de:	f000 f9eb 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 80018e2:	bf00      	nop
 80018e4:	3738      	adds	r7, #56	; 0x38
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200002bc 	.word	0x200002bc

080018f0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	; 0x38
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
 800191c:	615a      	str	r2, [r3, #20]
 800191e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001922:	4a2e      	ldr	r2, [pc, #184]	; (80019dc <MX_TIM5_Init+0xec>)
 8001924:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 159;
 8001926:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001928:	229f      	movs	r2, #159	; 0x9f
 800192a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192c:	4b2a      	ldr	r3, [pc, #168]	; (80019d8 <MX_TIM5_Init+0xe8>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001932:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001934:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001938:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193a:	4b27      	ldr	r3, [pc, #156]	; (80019d8 <MX_TIM5_Init+0xe8>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001940:	4b25      	ldr	r3, [pc, #148]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001946:	4824      	ldr	r0, [pc, #144]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001948:	f001 fe9c 	bl	8003684 <HAL_TIM_Base_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001952:	f000 f8fb 	bl	8001b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800195c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001960:	4619      	mov	r1, r3
 8001962:	481d      	ldr	r0, [pc, #116]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001964:	f002 fac0 	bl	8003ee8 <HAL_TIM_ConfigClockSource>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800196e:	f000 f8ed 	bl	8001b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001972:	4819      	ldr	r0, [pc, #100]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001974:	f001 ff91 	bl	800389a <HAL_TIM_PWM_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800197e:	f000 f8e5 	bl	8001b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001982:	2300      	movs	r3, #0
 8001984:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800198a:	f107 0320 	add.w	r3, r7, #32
 800198e:	4619      	mov	r1, r3
 8001990:	4811      	ldr	r0, [pc, #68]	; (80019d8 <MX_TIM5_Init+0xe8>)
 8001992:	f002 fe6b 	bl	800466c <HAL_TIMEx_MasterConfigSynchronization>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800199c:	f000 f8d6 	bl	8001b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a0:	2360      	movs	r3, #96	; 0x60
 80019a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80019a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2204      	movs	r2, #4
 80019b6:	4619      	mov	r1, r3
 80019b8:	4807      	ldr	r0, [pc, #28]	; (80019d8 <MX_TIM5_Init+0xe8>)
 80019ba:	f002 f9d7 	bl	8003d6c <HAL_TIM_PWM_ConfigChannel>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80019c4:	f000 f8c2 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80019c8:	4803      	ldr	r0, [pc, #12]	; (80019d8 <MX_TIM5_Init+0xe8>)
 80019ca:	f000 f975 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 80019ce:	bf00      	nop
 80019d0:	3738      	adds	r7, #56	; 0x38
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	2000022c 	.word	0x2000022c
 80019dc:	40000c00 	.word	0x40000c00

080019e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 030c 	add.w	r3, r7, #12
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	4b30      	ldr	r3, [pc, #192]	; (8001abc <MX_GPIO_Init+0xdc>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a2f      	ldr	r2, [pc, #188]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b2d      	ldr	r3, [pc, #180]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	4b29      	ldr	r3, [pc, #164]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a28      	ldr	r2, [pc, #160]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b26      	ldr	r3, [pc, #152]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	603b      	str	r3, [r7, #0]
 8001a32:	4b22      	ldr	r3, [pc, #136]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a21      	ldr	r2, [pc, #132]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b1f      	ldr	r3, [pc, #124]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8001a50:	481b      	ldr	r0, [pc, #108]	; (8001ac0 <MX_GPIO_Init+0xe0>)
 8001a52:	f001 f9dd 	bl	8002e10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2107      	movs	r1, #7
 8001a5a:	481a      	ldr	r0, [pc, #104]	; (8001ac4 <MX_GPIO_Init+0xe4>)
 8001a5c:	f001 f9d8 	bl	8002e10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001a60:	f44f 733c 	mov.w	r3, #752	; 0x2f0
 8001a64:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 030c 	add.w	r3, r7, #12
 8001a76:	4619      	mov	r1, r3
 8001a78:	4811      	ldr	r0, [pc, #68]	; (8001ac0 <MX_GPIO_Init+0xe0>)
 8001a7a:	f001 f845 	bl	8002b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001a7e:	2307      	movs	r3, #7
 8001a80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a82:	2301      	movs	r3, #1
 8001a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	4619      	mov	r1, r3
 8001a94:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <MX_GPIO_Init+0xe4>)
 8001a96:	f001 f837 	bl	8002b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <MX_GPIO_Init+0xe8>)
 8001aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	4619      	mov	r1, r3
 8001aae:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <MX_GPIO_Init+0xe0>)
 8001ab0:	f001 f82a 	bl	8002b08 <HAL_GPIO_Init>

}
 8001ab4:	bf00      	nop
 8001ab6:	3720      	adds	r7, #32
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40020400 	.word	0x40020400
 8001ac8:	10110000 	.word	0x10110000

08001acc <select_ADC_CH11>:
  {
	Error_Handler();
  }
}

void select_ADC_CH11(void) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
  sConfig.Channel = ADC_CHANNEL_11;
 8001ade:	230b      	movs	r3, #11
 8001ae0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aea:	463b      	mov	r3, r7
 8001aec:	4619      	mov	r1, r3
 8001aee:	4806      	ldr	r0, [pc, #24]	; (8001b08 <select_ADC_CH11+0x3c>)
 8001af0:	f000 fcda 	bl	80024a8 <HAL_ADC_ConfigChannel>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <select_ADC_CH11+0x32>
  {
	Error_Handler();
 8001afa:	f000 f827 	bl	8001b4c <Error_Handler>
  }
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000274 	.word	0x20000274

08001b0c <select_ADC_CH12>:

void select_ADC_CH12(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b12:	463b      	mov	r3, r7
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
  sConfig.Channel = ADC_CHANNEL_12;
 8001b1e:	230c      	movs	r3, #12
 8001b20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b22:	2301      	movs	r3, #1
 8001b24:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b2a:	463b      	mov	r3, r7
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4806      	ldr	r0, [pc, #24]	; (8001b48 <select_ADC_CH12+0x3c>)
 8001b30:	f000 fcba 	bl	80024a8 <HAL_ADC_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <select_ADC_CH12+0x32>
  {
	Error_Handler();
 8001b3a:	f000 f807 	bl	8001b4c <Error_Handler>
  }
}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000274 	.word	0x20000274

08001b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b50:	b672      	cpsid	i
}
 8001b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <Error_Handler+0x8>
	...

08001b58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b66:	4a0f      	ldr	r2, [pc, #60]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	603b      	str	r3, [r7, #0]
 8001b7e:	4b09      	ldr	r3, [pc, #36]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a08      	ldr	r2, [pc, #32]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <HAL_MspInit+0x4c>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800

08001ba8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	; 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a17      	ldr	r2, [pc, #92]	; (8001c24 <HAL_ADC_MspInit+0x7c>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d127      	bne.n	8001c1a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b16      	ldr	r3, [pc, #88]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	4a15      	ldr	r2, [pc, #84]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bda:	4b13      	ldr	r3, [pc, #76]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_ADC_MspInit+0x80>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c02:	2307      	movs	r3, #7
 8001c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c06:	2303      	movs	r3, #3
 8001c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	4805      	ldr	r0, [pc, #20]	; (8001c2c <HAL_ADC_MspInit+0x84>)
 8001c16:	f000 ff77 	bl	8002b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c1a:	bf00      	nop
 8001c1c:	3728      	adds	r7, #40	; 0x28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40012000 	.word	0x40012000
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40020800 	.word	0x40020800

08001c30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c40:	d116      	bne.n	8001c70 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	4a19      	ldr	r2, [pc, #100]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6413      	str	r3, [r2, #64]	; 0x40
 8001c52:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2100      	movs	r1, #0
 8001c62:	201c      	movs	r0, #28
 8001c64:	f000 ff19 	bl	8002a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c68:	201c      	movs	r0, #28
 8001c6a:	f000 ff32 	bl	8002ad2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001c6e:	e01a      	b.n	8001ca6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM5)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <HAL_TIM_Base_MspInit+0x84>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d115      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	4a0b      	ldr	r2, [pc, #44]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c84:	f043 0308 	orr.w	r3, r3, #8
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0x80>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	f003 0308 	and.w	r3, r3, #8
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2100      	movs	r1, #0
 8001c9a:	2032      	movs	r0, #50	; 0x32
 8001c9c:	f000 fefd 	bl	8002a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001ca0:	2032      	movs	r0, #50	; 0x32
 8001ca2:	f000 ff16 	bl	8002ad2 <HAL_NVIC_EnableIRQ>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40000c00 	.word	0x40000c00

08001cb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd8:	d11e      	bne.n	8001d18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b22      	ldr	r3, [pc, #136]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a21      	ldr	r2, [pc, #132]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d06:	2301      	movs	r3, #1
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0a:	f107 0314 	add.w	r3, r7, #20
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4816      	ldr	r0, [pc, #88]	; (8001d6c <HAL_TIM_MspPostInit+0xb4>)
 8001d12:	f000 fef9 	bl	8002b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001d16:	e022      	b.n	8001d5e <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM5)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <HAL_TIM_MspPostInit+0xb8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d11d      	bne.n	8001d5e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a0f      	ldr	r2, [pc, #60]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <HAL_TIM_MspPostInit+0xb0>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4619      	mov	r1, r3
 8001d58:	4804      	ldr	r0, [pc, #16]	; (8001d6c <HAL_TIM_MspPostInit+0xb4>)
 8001d5a:	f000 fed5 	bl	8002b08 <HAL_GPIO_Init>
}
 8001d5e:	bf00      	nop
 8001d60:	3728      	adds	r7, #40	; 0x28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40020000 	.word	0x40020000
 8001d70:	40000c00 	.word	0x40000c00

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <NMI_Handler+0x4>

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <MemManage_Handler+0x4>

08001d86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc0:	f000 f96a 	bl	8002098 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <TIM2_IRQHandler+0x10>)
 8001dce:	f001 fe6d 	bl	8003aac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200002bc 	.word	0x200002bc

08001ddc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001de0:	4802      	ldr	r0, [pc, #8]	; (8001dec <TIM5_IRQHandler+0x10>)
 8001de2:	f001 fe63 	bl	8003aac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	2000022c 	.word	0x2000022c

08001df0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
	return 1;
 8001df4:	2301      	movs	r3, #1
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_kill>:

int _kill(int pid, int sig)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e0a:	f002 fcb1 	bl	8004770 <__errno>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2216      	movs	r2, #22
 8001e12:	601a      	str	r2, [r3, #0]
	return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <_exit>:

void _exit (int status)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e28:	f04f 31ff 	mov.w	r1, #4294967295
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ffe7 	bl	8001e00 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e32:	e7fe      	b.n	8001e32 <_exit+0x12>

08001e34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	e00a      	b.n	8001e5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e46:	f3af 8000 	nop.w
 8001e4a:	4601      	mov	r1, r0
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	1c5a      	adds	r2, r3, #1
 8001e50:	60ba      	str	r2, [r7, #8]
 8001e52:	b2ca      	uxtb	r2, r1
 8001e54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	dbf0      	blt.n	8001e46 <_read+0x12>
	}

return len;
 8001e64:	687b      	ldr	r3, [r7, #4]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3718      	adds	r7, #24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	60f8      	str	r0, [r7, #12]
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	e009      	b.n	8001e94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	60ba      	str	r2, [r7, #8]
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3301      	adds	r3, #1
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	dbf1      	blt.n	8001e80 <_write+0x12>
	}
	return len;
 8001e9c:	687b      	ldr	r3, [r7, #4]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <_close>:

int _close(int file)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
	return -1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ece:	605a      	str	r2, [r3, #4]
	return 0;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <_isatty>:

int _isatty(int file)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
	return 1;
 8001ee6:	2301      	movs	r3, #1
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
	return 0;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
	...

08001f10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f18:	4a14      	ldr	r2, [pc, #80]	; (8001f6c <_sbrk+0x5c>)
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <_sbrk+0x60>)
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f24:	4b13      	ldr	r3, [pc, #76]	; (8001f74 <_sbrk+0x64>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d102      	bne.n	8001f32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <_sbrk+0x64>)
 8001f2e:	4a12      	ldr	r2, [pc, #72]	; (8001f78 <_sbrk+0x68>)
 8001f30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <_sbrk+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4413      	add	r3, r2
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d207      	bcs.n	8001f50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f40:	f002 fc16 	bl	8004770 <__errno>
 8001f44:	4603      	mov	r3, r0
 8001f46:	220c      	movs	r2, #12
 8001f48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4e:	e009      	b.n	8001f64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <_sbrk+0x64>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f56:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <_sbrk+0x64>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	4a05      	ldr	r2, [pc, #20]	; (8001f74 <_sbrk+0x64>)
 8001f60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f62:	68fb      	ldr	r3, [r7, #12]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20018000 	.word	0x20018000
 8001f70:	00000400 	.word	0x00000400
 8001f74:	20000220 	.word	0x20000220
 8001f78:	20000318 	.word	0x20000318

08001f7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <SystemInit+0x20>)
 8001f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f86:	4a05      	ldr	r2, [pc, #20]	; (8001f9c <SystemInit+0x20>)
 8001f88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa4:	480d      	ldr	r0, [pc, #52]	; (8001fdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fa6:	490e      	ldr	r1, [pc, #56]	; (8001fe0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fa8:	4a0e      	ldr	r2, [pc, #56]	; (8001fe4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fac:	e002      	b.n	8001fb4 <LoopCopyDataInit>

08001fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb2:	3304      	adds	r3, #4

08001fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb8:	d3f9      	bcc.n	8001fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fba:	4a0b      	ldr	r2, [pc, #44]	; (8001fe8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fbc:	4c0b      	ldr	r4, [pc, #44]	; (8001fec <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc0:	e001      	b.n	8001fc6 <LoopFillZerobss>

08001fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc4:	3204      	adds	r2, #4

08001fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc8:	d3fb      	bcc.n	8001fc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fca:	f7ff ffd7 	bl	8001f7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fce:	f002 fbd5 	bl	800477c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fd2:	f7ff faa9 	bl	8001528 <main>
  bx  lr    
 8001fd6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fd8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001fe4:	08009564 	.word	0x08009564
  ldr r2, =_sbss
 8001fe8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001fec:	20000318 	.word	0x20000318

08001ff0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ff0:	e7fe      	b.n	8001ff0 <ADC_IRQHandler>
	...

08001ff4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <HAL_Init+0x40>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <HAL_Init+0x40>)
 8001ffe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002002:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_Init+0x40>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0a      	ldr	r2, [pc, #40]	; (8002034 <HAL_Init+0x40>)
 800200a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800200e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <HAL_Init+0x40>)
 8002016:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800201c:	2003      	movs	r0, #3
 800201e:	f000 fd31 	bl	8002a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 f808 	bl	8002038 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002028:	f7ff fd96 	bl	8001b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40023c00 	.word	0x40023c00

08002038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <HAL_InitTick+0x54>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_InitTick+0x58>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800204e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002052:	fbb2 f3f3 	udiv	r3, r2, r3
 8002056:	4618      	mov	r0, r3
 8002058:	f000 fd49 	bl	8002aee <HAL_SYSTICK_Config>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e00e      	b.n	8002084 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b0f      	cmp	r3, #15
 800206a:	d80a      	bhi.n	8002082 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800206c:	2200      	movs	r2, #0
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	f04f 30ff 	mov.w	r0, #4294967295
 8002074:	f000 fd11 	bl	8002a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002078:	4a06      	ldr	r2, [pc, #24]	; (8002094 <HAL_InitTick+0x5c>)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	e000      	b.n	8002084 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
}
 8002084:	4618      	mov	r0, r3
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000004 	.word	0x20000004
 8002090:	2000000c 	.word	0x2000000c
 8002094:	20000008 	.word	0x20000008

08002098 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_IncTick+0x20>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_IncTick+0x24>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4413      	add	r3, r2
 80020a8:	4a04      	ldr	r2, [pc, #16]	; (80020bc <HAL_IncTick+0x24>)
 80020aa:	6013      	str	r3, [r2, #0]
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	2000000c 	.word	0x2000000c
 80020bc:	20000304 	.word	0x20000304

080020c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return uwTick;
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <HAL_GetTick+0x14>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000304 	.word	0x20000304

080020d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e0:	f7ff ffee 	bl	80020c0 <HAL_GetTick>
 80020e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f0:	d005      	beq.n	80020fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f2:	4b0a      	ldr	r3, [pc, #40]	; (800211c <HAL_Delay+0x44>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020fe:	bf00      	nop
 8002100:	f7ff ffde 	bl	80020c0 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	429a      	cmp	r2, r3
 800210e:	d8f7      	bhi.n	8002100 <HAL_Delay+0x28>
  {
  }
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	2000000c 	.word	0x2000000c

08002120 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e033      	b.n	800219e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d109      	bne.n	8002152 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff fd32 	bl	8001ba8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	2b00      	cmp	r3, #0
 800215c:	d118      	bne.n	8002190 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002166:	f023 0302 	bic.w	r3, r3, #2
 800216a:	f043 0202 	orr.w	r2, r3, #2
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 faba 	bl	80026ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f023 0303 	bic.w	r3, r3, #3
 8002186:	f043 0201 	orr.w	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	641a      	str	r2, [r3, #64]	; 0x40
 800218e:	e001      	b.n	8002194 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800219c:	7bfb      	ldrb	r3, [r7, #15]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
	...

080021a8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d101      	bne.n	80021c2 <HAL_ADC_Start+0x1a>
 80021be:	2302      	movs	r3, #2
 80021c0:	e097      	b.n	80022f2 <HAL_ADC_Start+0x14a>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d018      	beq.n	800220a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021e8:	4b45      	ldr	r3, [pc, #276]	; (8002300 <HAL_ADC_Start+0x158>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a45      	ldr	r2, [pc, #276]	; (8002304 <HAL_ADC_Start+0x15c>)
 80021ee:	fba2 2303 	umull	r2, r3, r2, r3
 80021f2:	0c9a      	lsrs	r2, r3, #18
 80021f4:	4613      	mov	r3, r2
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	4413      	add	r3, r2
 80021fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80021fc:	e002      	b.n	8002204 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3b01      	subs	r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f9      	bne.n	80021fe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b01      	cmp	r3, #1
 8002216:	d15f      	bne.n	80022d8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002236:	2b00      	cmp	r3, #0
 8002238:	d007      	beq.n	800224a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002242:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002256:	d106      	bne.n	8002266 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225c:	f023 0206 	bic.w	r2, r3, #6
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	645a      	str	r2, [r3, #68]	; 0x44
 8002264:	e002      	b.n	800226c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002274:	4b24      	ldr	r3, [pc, #144]	; (8002308 <HAL_ADC_Start+0x160>)
 8002276:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002280:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10f      	bne.n	80022ae <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d129      	bne.n	80022f0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	e020      	b.n	80022f0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a16      	ldr	r2, [pc, #88]	; (800230c <HAL_ADC_Start+0x164>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d11b      	bne.n	80022f0 <HAL_ADC_Start+0x148>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d114      	bne.n	80022f0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	e00b      	b.n	80022f0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	f043 0210 	orr.w	r2, r3, #16
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e8:	f043 0201 	orr.w	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	20000004 	.word	0x20000004
 8002304:	431bde83 	.word	0x431bde83
 8002308:	40012300 	.word	0x40012300
 800230c:	40012000 	.word	0x40012000

08002310 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_ADC_Stop+0x16>
 8002322:	2302      	movs	r3, #2
 8002324:	e021      	b.n	800236a <HAL_ADC_Stop+0x5a>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2201      	movs	r2, #1
 800232a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0201 	bic.w	r2, r2, #1
 800233c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b00      	cmp	r3, #0
 800234a:	d109      	bne.n	8002360 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	f043 0201 	orr.w	r2, r3, #1
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b084      	sub	sp, #16
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
 800237e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800238e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002392:	d113      	bne.n	80023bc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800239e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023a2:	d10b      	bne.n	80023bc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f043 0220 	orr.w	r2, r3, #32
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e063      	b.n	8002484 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80023bc:	f7ff fe80 	bl	80020c0 <HAL_GetTick>
 80023c0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023c2:	e021      	b.n	8002408 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ca:	d01d      	beq.n	8002408 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d007      	beq.n	80023e2 <HAL_ADC_PollForConversion+0x6c>
 80023d2:	f7ff fe75 	bl	80020c0 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d212      	bcs.n	8002408 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d00b      	beq.n	8002408 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f4:	f043 0204 	orr.w	r2, r3, #4
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e03d      	b.n	8002484 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d1d6      	bne.n	80023c4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f06f 0212 	mvn.w	r2, #18
 800241e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d123      	bne.n	8002482 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d11f      	bne.n	8002482 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800244c:	2b00      	cmp	r3, #0
 800244e:	d006      	beq.n	800245e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800245a:	2b00      	cmp	r3, #0
 800245c:	d111      	bne.n	8002482 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d105      	bne.n	8002482 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d101      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x1c>
 80024c0:	2302      	movs	r3, #2
 80024c2:	e105      	b.n	80026d0 <HAL_ADC_ConfigChannel+0x228>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b09      	cmp	r3, #9
 80024d2:	d925      	bls.n	8002520 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68d9      	ldr	r1, [r3, #12]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	461a      	mov	r2, r3
 80024e2:	4613      	mov	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4413      	add	r3, r2
 80024e8:	3b1e      	subs	r3, #30
 80024ea:	2207      	movs	r2, #7
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	43da      	mvns	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	400a      	ands	r2, r1
 80024f8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68d9      	ldr	r1, [r3, #12]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	b29b      	uxth	r3, r3
 800250a:	4618      	mov	r0, r3
 800250c:	4603      	mov	r3, r0
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4403      	add	r3, r0
 8002512:	3b1e      	subs	r3, #30
 8002514:	409a      	lsls	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	e022      	b.n	8002566 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6919      	ldr	r1, [r3, #16]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	b29b      	uxth	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	2207      	movs	r2, #7
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	400a      	ands	r2, r1
 8002542:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6919      	ldr	r1, [r3, #16]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	b29b      	uxth	r3, r3
 8002554:	4618      	mov	r0, r3
 8002556:	4603      	mov	r3, r0
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	4403      	add	r3, r0
 800255c:	409a      	lsls	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b06      	cmp	r3, #6
 800256c:	d824      	bhi.n	80025b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	3b05      	subs	r3, #5
 8002580:	221f      	movs	r2, #31
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	400a      	ands	r2, r1
 800258e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	b29b      	uxth	r3, r3
 800259c:	4618      	mov	r0, r3
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	3b05      	subs	r3, #5
 80025aa:	fa00 f203 	lsl.w	r2, r0, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	635a      	str	r2, [r3, #52]	; 0x34
 80025b6:	e04c      	b.n	8002652 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b0c      	cmp	r3, #12
 80025be:	d824      	bhi.n	800260a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	3b23      	subs	r3, #35	; 0x23
 80025d2:	221f      	movs	r2, #31
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43da      	mvns	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	400a      	ands	r2, r1
 80025e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	3b23      	subs	r3, #35	; 0x23
 80025fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	631a      	str	r2, [r3, #48]	; 0x30
 8002608:	e023      	b.n	8002652 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	3b41      	subs	r3, #65	; 0x41
 800261c:	221f      	movs	r2, #31
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	400a      	ands	r2, r1
 800262a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	3b41      	subs	r3, #65	; 0x41
 8002646:	fa00 f203 	lsl.w	r2, r0, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002652:	4b22      	ldr	r3, [pc, #136]	; (80026dc <HAL_ADC_ConfigChannel+0x234>)
 8002654:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a21      	ldr	r2, [pc, #132]	; (80026e0 <HAL_ADC_ConfigChannel+0x238>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d109      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1cc>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b12      	cmp	r3, #18
 8002666:	d105      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a19      	ldr	r2, [pc, #100]	; (80026e0 <HAL_ADC_ConfigChannel+0x238>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d123      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x21e>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b10      	cmp	r3, #16
 8002684:	d003      	beq.n	800268e <HAL_ADC_ConfigChannel+0x1e6>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b11      	cmp	r3, #17
 800268c:	d11b      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2b10      	cmp	r3, #16
 80026a0:	d111      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026a2:	4b10      	ldr	r3, [pc, #64]	; (80026e4 <HAL_ADC_ConfigChannel+0x23c>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a10      	ldr	r2, [pc, #64]	; (80026e8 <HAL_ADC_ConfigChannel+0x240>)
 80026a8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ac:	0c9a      	lsrs	r2, r3, #18
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80026b8:	e002      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	3b01      	subs	r3, #1
 80026be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f9      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	40012300 	.word	0x40012300
 80026e0:	40012000 	.word	0x40012000
 80026e4:	20000004 	.word	0x20000004
 80026e8:	431bde83 	.word	0x431bde83

080026ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026f4:	4b79      	ldr	r3, [pc, #484]	; (80028dc <ADC_Init+0x1f0>)
 80026f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	431a      	orrs	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002720:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6859      	ldr	r1, [r3, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	021a      	lsls	r2, r3, #8
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002744:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002766:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6899      	ldr	r1, [r3, #8]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	430a      	orrs	r2, r1
 8002778:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277e:	4a58      	ldr	r2, [pc, #352]	; (80028e0 <ADC_Init+0x1f4>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d022      	beq.n	80027ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002792:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6899      	ldr	r1, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6899      	ldr	r1, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	e00f      	b.n	80027ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0202 	bic.w	r2, r2, #2
 80027f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6899      	ldr	r1, [r3, #8]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	7e1b      	ldrb	r3, [r3, #24]
 8002804:	005a      	lsls	r2, r3, #1
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d01b      	beq.n	8002850 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002826:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002836:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6859      	ldr	r1, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	3b01      	subs	r3, #1
 8002844:	035a      	lsls	r2, r3, #13
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	e007      	b.n	8002860 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800285e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800286e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	3b01      	subs	r3, #1
 800287c:	051a      	lsls	r2, r3, #20
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	430a      	orrs	r2, r1
 8002884:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002894:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6899      	ldr	r1, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028a2:	025a      	lsls	r2, r3, #9
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6899      	ldr	r1, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	029a      	lsls	r2, r3, #10
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	609a      	str	r2, [r3, #8]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	40012300 	.word	0x40012300
 80028e0:	0f000001 	.word	0x0f000001

080028e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028f4:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <__NVIC_SetPriorityGrouping+0x44>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002900:	4013      	ands	r3, r2
 8002902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800290c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002916:	4a04      	ldr	r2, [pc, #16]	; (8002928 <__NVIC_SetPriorityGrouping+0x44>)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	60d3      	str	r3, [r2, #12]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002930:	4b04      	ldr	r3, [pc, #16]	; (8002944 <__NVIC_GetPriorityGrouping+0x18>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	0a1b      	lsrs	r3, r3, #8
 8002936:	f003 0307 	and.w	r3, r3, #7
}
 800293a:	4618      	mov	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	2b00      	cmp	r3, #0
 8002958:	db0b      	blt.n	8002972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	f003 021f 	and.w	r2, r3, #31
 8002960:	4907      	ldr	r1, [pc, #28]	; (8002980 <__NVIC_EnableIRQ+0x38>)
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	2001      	movs	r0, #1
 800296a:	fa00 f202 	lsl.w	r2, r0, r2
 800296e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	e000e100 	.word	0xe000e100

08002984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	6039      	str	r1, [r7, #0]
 800298e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002994:	2b00      	cmp	r3, #0
 8002996:	db0a      	blt.n	80029ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	490c      	ldr	r1, [pc, #48]	; (80029d0 <__NVIC_SetPriority+0x4c>)
 800299e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a2:	0112      	lsls	r2, r2, #4
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	440b      	add	r3, r1
 80029a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029ac:	e00a      	b.n	80029c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	4908      	ldr	r1, [pc, #32]	; (80029d4 <__NVIC_SetPriority+0x50>)
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	3b04      	subs	r3, #4
 80029bc:	0112      	lsls	r2, r2, #4
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	440b      	add	r3, r1
 80029c2:	761a      	strb	r2, [r3, #24]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	e000e100 	.word	0xe000e100
 80029d4:	e000ed00 	.word	0xe000ed00

080029d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d8:	b480      	push	{r7}
 80029da:	b089      	sub	sp, #36	; 0x24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f1c3 0307 	rsb	r3, r3, #7
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	bf28      	it	cs
 80029f6:	2304      	movcs	r3, #4
 80029f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3304      	adds	r3, #4
 80029fe:	2b06      	cmp	r3, #6
 8002a00:	d902      	bls.n	8002a08 <NVIC_EncodePriority+0x30>
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3b03      	subs	r3, #3
 8002a06:	e000      	b.n	8002a0a <NVIC_EncodePriority+0x32>
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43da      	mvns	r2, r3
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	401a      	ands	r2, r3
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a20:	f04f 31ff 	mov.w	r1, #4294967295
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43d9      	mvns	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a30:	4313      	orrs	r3, r2
         );
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3724      	adds	r7, #36	; 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
	...

08002a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a50:	d301      	bcc.n	8002a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a52:	2301      	movs	r3, #1
 8002a54:	e00f      	b.n	8002a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a56:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <SysTick_Config+0x40>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a5e:	210f      	movs	r1, #15
 8002a60:	f04f 30ff 	mov.w	r0, #4294967295
 8002a64:	f7ff ff8e 	bl	8002984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a68:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <SysTick_Config+0x40>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a6e:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <SysTick_Config+0x40>)
 8002a70:	2207      	movs	r2, #7
 8002a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	e000e010 	.word	0xe000e010

08002a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff ff29 	bl	80028e4 <__NVIC_SetPriorityGrouping>
}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b086      	sub	sp, #24
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aac:	f7ff ff3e 	bl	800292c <__NVIC_GetPriorityGrouping>
 8002ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	6978      	ldr	r0, [r7, #20]
 8002ab8:	f7ff ff8e 	bl	80029d8 <NVIC_EncodePriority>
 8002abc:	4602      	mov	r2, r0
 8002abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff ff5d 	bl	8002984 <__NVIC_SetPriority>
}
 8002aca:	bf00      	nop
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	4603      	mov	r3, r0
 8002ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff ff31 	bl	8002948 <__NVIC_EnableIRQ>
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b082      	sub	sp, #8
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7ff ffa2 	bl	8002a40 <SysTick_Config>
 8002afc:	4603      	mov	r3, r0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b089      	sub	sp, #36	; 0x24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b12:	2300      	movs	r3, #0
 8002b14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
 8002b22:	e159      	b.n	8002dd8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b24:	2201      	movs	r2, #1
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4013      	ands	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	f040 8148 	bne.w	8002dd2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d005      	beq.n	8002b5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d130      	bne.n	8002bbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	2203      	movs	r2, #3
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b90:	2201      	movs	r2, #1
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f003 0201 	and.w	r2, r3, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 0303 	and.w	r3, r3, #3
 8002bc4:	2b03      	cmp	r3, #3
 8002bc6:	d017      	beq.n	8002bf8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f003 0303 	and.w	r3, r3, #3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d123      	bne.n	8002c4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	08da      	lsrs	r2, r3, #3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3208      	adds	r2, #8
 8002c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	220f      	movs	r2, #15
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	08da      	lsrs	r2, r3, #3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3208      	adds	r2, #8
 8002c46:	69b9      	ldr	r1, [r7, #24]
 8002c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	2203      	movs	r2, #3
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4013      	ands	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f003 0203 	and.w	r2, r3, #3
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 80a2 	beq.w	8002dd2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	4b57      	ldr	r3, [pc, #348]	; (8002df0 <HAL_GPIO_Init+0x2e8>)
 8002c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c96:	4a56      	ldr	r2, [pc, #344]	; (8002df0 <HAL_GPIO_Init+0x2e8>)
 8002c98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c9e:	4b54      	ldr	r3, [pc, #336]	; (8002df0 <HAL_GPIO_Init+0x2e8>)
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002caa:	4a52      	ldr	r2, [pc, #328]	; (8002df4 <HAL_GPIO_Init+0x2ec>)
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	089b      	lsrs	r3, r3, #2
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	220f      	movs	r2, #15
 8002cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a49      	ldr	r2, [pc, #292]	; (8002df8 <HAL_GPIO_Init+0x2f0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d019      	beq.n	8002d0a <HAL_GPIO_Init+0x202>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a48      	ldr	r2, [pc, #288]	; (8002dfc <HAL_GPIO_Init+0x2f4>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d013      	beq.n	8002d06 <HAL_GPIO_Init+0x1fe>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a47      	ldr	r2, [pc, #284]	; (8002e00 <HAL_GPIO_Init+0x2f8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d00d      	beq.n	8002d02 <HAL_GPIO_Init+0x1fa>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a46      	ldr	r2, [pc, #280]	; (8002e04 <HAL_GPIO_Init+0x2fc>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d007      	beq.n	8002cfe <HAL_GPIO_Init+0x1f6>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a45      	ldr	r2, [pc, #276]	; (8002e08 <HAL_GPIO_Init+0x300>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d101      	bne.n	8002cfa <HAL_GPIO_Init+0x1f2>
 8002cf6:	2304      	movs	r3, #4
 8002cf8:	e008      	b.n	8002d0c <HAL_GPIO_Init+0x204>
 8002cfa:	2307      	movs	r3, #7
 8002cfc:	e006      	b.n	8002d0c <HAL_GPIO_Init+0x204>
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e004      	b.n	8002d0c <HAL_GPIO_Init+0x204>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e002      	b.n	8002d0c <HAL_GPIO_Init+0x204>
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <HAL_GPIO_Init+0x204>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	69fa      	ldr	r2, [r7, #28]
 8002d0e:	f002 0203 	and.w	r2, r2, #3
 8002d12:	0092      	lsls	r2, r2, #2
 8002d14:	4093      	lsls	r3, r2
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d1c:	4935      	ldr	r1, [pc, #212]	; (8002df4 <HAL_GPIO_Init+0x2ec>)
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	089b      	lsrs	r3, r3, #2
 8002d22:	3302      	adds	r3, #2
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d2a:	4b38      	ldr	r3, [pc, #224]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	43db      	mvns	r3, r3
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	4013      	ands	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d4e:	4a2f      	ldr	r2, [pc, #188]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4013      	ands	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d78:	4a24      	ldr	r2, [pc, #144]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7e:	4b23      	ldr	r3, [pc, #140]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002da2:	4a1a      	ldr	r2, [pc, #104]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da8:	4b18      	ldr	r3, [pc, #96]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	43db      	mvns	r3, r3
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4013      	ands	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dcc:	4a0f      	ldr	r2, [pc, #60]	; (8002e0c <HAL_GPIO_Init+0x304>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	61fb      	str	r3, [r7, #28]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	2b0f      	cmp	r3, #15
 8002ddc:	f67f aea2 	bls.w	8002b24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002de0:	bf00      	nop
 8002de2:	bf00      	nop
 8002de4:	3724      	adds	r7, #36	; 0x24
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40013800 	.word	0x40013800
 8002df8:	40020000 	.word	0x40020000
 8002dfc:	40020400 	.word	0x40020400
 8002e00:	40020800 	.word	0x40020800
 8002e04:	40020c00 	.word	0x40020c00
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40013c00 	.word	0x40013c00

08002e10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	807b      	strh	r3, [r7, #2]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e20:	787b      	ldrb	r3, [r7, #1]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e26:	887a      	ldrh	r2, [r7, #2]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e2c:	e003      	b.n	8002e36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e2e:	887b      	ldrh	r3, [r7, #2]
 8002e30:	041a      	lsls	r2, r3, #16
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	619a      	str	r2, [r3, #24]
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e264      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d075      	beq.n	8002f4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e62:	4ba3      	ldr	r3, [pc, #652]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 030c 	and.w	r3, r3, #12
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d00c      	beq.n	8002e88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e6e:	4ba0      	ldr	r3, [pc, #640]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d112      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e7a:	4b9d      	ldr	r3, [pc, #628]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e86:	d10b      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e88:	4b99      	ldr	r3, [pc, #612]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d05b      	beq.n	8002f4c <HAL_RCC_OscConfig+0x108>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d157      	bne.n	8002f4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e23f      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea8:	d106      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x74>
 8002eaa:	4b91      	ldr	r3, [pc, #580]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a90      	ldr	r2, [pc, #576]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e01d      	b.n	8002ef4 <HAL_RCC_OscConfig+0xb0>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ec0:	d10c      	bne.n	8002edc <HAL_RCC_OscConfig+0x98>
 8002ec2:	4b8b      	ldr	r3, [pc, #556]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a8a      	ldr	r2, [pc, #552]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ec8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	4b88      	ldr	r3, [pc, #544]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a87      	ldr	r2, [pc, #540]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e00b      	b.n	8002ef4 <HAL_RCC_OscConfig+0xb0>
 8002edc:	4b84      	ldr	r3, [pc, #528]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a83      	ldr	r2, [pc, #524]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]
 8002ee8:	4b81      	ldr	r3, [pc, #516]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a80      	ldr	r2, [pc, #512]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d013      	beq.n	8002f24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efc:	f7ff f8e0 	bl	80020c0 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f04:	f7ff f8dc 	bl	80020c0 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	; 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e204      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f16:	4b76      	ldr	r3, [pc, #472]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0f0      	beq.n	8002f04 <HAL_RCC_OscConfig+0xc0>
 8002f22:	e014      	b.n	8002f4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f24:	f7ff f8cc 	bl	80020c0 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f2c:	f7ff f8c8 	bl	80020c0 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	; 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e1f0      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f3e:	4b6c      	ldr	r3, [pc, #432]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f0      	bne.n	8002f2c <HAL_RCC_OscConfig+0xe8>
 8002f4a:	e000      	b.n	8002f4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d063      	beq.n	8003022 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f5a:	4b65      	ldr	r3, [pc, #404]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00b      	beq.n	8002f7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f66:	4b62      	ldr	r3, [pc, #392]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d11c      	bne.n	8002fac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f72:	4b5f      	ldr	r3, [pc, #380]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d116      	bne.n	8002fac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f7e:	4b5c      	ldr	r3, [pc, #368]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <HAL_RCC_OscConfig+0x152>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d001      	beq.n	8002f96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e1c4      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f96:	4b56      	ldr	r3, [pc, #344]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4952      	ldr	r1, [pc, #328]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002faa:	e03a      	b.n	8003022 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d020      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb4:	4b4f      	ldr	r3, [pc, #316]	; (80030f4 <HAL_RCC_OscConfig+0x2b0>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fba:	f7ff f881 	bl	80020c0 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc2:	f7ff f87d 	bl	80020c0 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e1a5      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd4:	4b46      	ldr	r3, [pc, #280]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe0:	4b43      	ldr	r3, [pc, #268]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4940      	ldr	r1, [pc, #256]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	600b      	str	r3, [r1, #0]
 8002ff4:	e015      	b.n	8003022 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ff6:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <HAL_RCC_OscConfig+0x2b0>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffc:	f7ff f860 	bl	80020c0 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003004:	f7ff f85c 	bl	80020c0 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e184      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003016:	4b36      	ldr	r3, [pc, #216]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d030      	beq.n	8003090 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d016      	beq.n	8003064 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003036:	4b30      	ldr	r3, [pc, #192]	; (80030f8 <HAL_RCC_OscConfig+0x2b4>)
 8003038:	2201      	movs	r2, #1
 800303a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800303c:	f7ff f840 	bl	80020c0 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003044:	f7ff f83c 	bl	80020c0 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e164      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003056:	4b26      	ldr	r3, [pc, #152]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8003058:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d0f0      	beq.n	8003044 <HAL_RCC_OscConfig+0x200>
 8003062:	e015      	b.n	8003090 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003064:	4b24      	ldr	r3, [pc, #144]	; (80030f8 <HAL_RCC_OscConfig+0x2b4>)
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800306a:	f7ff f829 	bl	80020c0 <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003072:	f7ff f825 	bl	80020c0 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e14d      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003084:	4b1a      	ldr	r3, [pc, #104]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 8003086:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f0      	bne.n	8003072 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a0 	beq.w	80031de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800309e:	2300      	movs	r3, #0
 80030a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030a2:	4b13      	ldr	r3, [pc, #76]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10f      	bne.n	80030ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 80030b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030bc:	6413      	str	r3, [r2, #64]	; 0x40
 80030be:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <HAL_RCC_OscConfig+0x2ac>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c6:	60bb      	str	r3, [r7, #8]
 80030c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ca:	2301      	movs	r3, #1
 80030cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ce:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_RCC_OscConfig+0x2b8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d121      	bne.n	800311e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030da:	4b08      	ldr	r3, [pc, #32]	; (80030fc <HAL_RCC_OscConfig+0x2b8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a07      	ldr	r2, [pc, #28]	; (80030fc <HAL_RCC_OscConfig+0x2b8>)
 80030e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e6:	f7fe ffeb 	bl	80020c0 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ec:	e011      	b.n	8003112 <HAL_RCC_OscConfig+0x2ce>
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	42470000 	.word	0x42470000
 80030f8:	42470e80 	.word	0x42470e80
 80030fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003100:	f7fe ffde 	bl	80020c0 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e106      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003112:	4b85      	ldr	r3, [pc, #532]	; (8003328 <HAL_RCC_OscConfig+0x4e4>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d106      	bne.n	8003134 <HAL_RCC_OscConfig+0x2f0>
 8003126:	4b81      	ldr	r3, [pc, #516]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312a:	4a80      	ldr	r2, [pc, #512]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6713      	str	r3, [r2, #112]	; 0x70
 8003132:	e01c      	b.n	800316e <HAL_RCC_OscConfig+0x32a>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b05      	cmp	r3, #5
 800313a:	d10c      	bne.n	8003156 <HAL_RCC_OscConfig+0x312>
 800313c:	4b7b      	ldr	r3, [pc, #492]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800313e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003140:	4a7a      	ldr	r2, [pc, #488]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003142:	f043 0304 	orr.w	r3, r3, #4
 8003146:	6713      	str	r3, [r2, #112]	; 0x70
 8003148:	4b78      	ldr	r3, [pc, #480]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314c:	4a77      	ldr	r2, [pc, #476]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6713      	str	r3, [r2, #112]	; 0x70
 8003154:	e00b      	b.n	800316e <HAL_RCC_OscConfig+0x32a>
 8003156:	4b75      	ldr	r3, [pc, #468]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315a:	4a74      	ldr	r2, [pc, #464]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800315c:	f023 0301 	bic.w	r3, r3, #1
 8003160:	6713      	str	r3, [r2, #112]	; 0x70
 8003162:	4b72      	ldr	r3, [pc, #456]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003166:	4a71      	ldr	r2, [pc, #452]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003168:	f023 0304 	bic.w	r3, r3, #4
 800316c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d015      	beq.n	80031a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003176:	f7fe ffa3 	bl	80020c0 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317c:	e00a      	b.n	8003194 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800317e:	f7fe ff9f 	bl	80020c0 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e0c5      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003194:	4b65      	ldr	r3, [pc, #404]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0ee      	beq.n	800317e <HAL_RCC_OscConfig+0x33a>
 80031a0:	e014      	b.n	80031cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a2:	f7fe ff8d 	bl	80020c0 <HAL_GetTick>
 80031a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a8:	e00a      	b.n	80031c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031aa:	f7fe ff89 	bl	80020c0 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e0af      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c0:	4b5a      	ldr	r3, [pc, #360]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80031c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1ee      	bne.n	80031aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031cc:	7dfb      	ldrb	r3, [r7, #23]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d105      	bne.n	80031de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d2:	4b56      	ldr	r3, [pc, #344]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	4a55      	ldr	r2, [pc, #340]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80031d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 809b 	beq.w	800331e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 030c 	and.w	r3, r3, #12
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d05c      	beq.n	80032ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d141      	bne.n	8003280 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031fc:	4b4c      	ldr	r3, [pc, #304]	; (8003330 <HAL_RCC_OscConfig+0x4ec>)
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003202:	f7fe ff5d 	bl	80020c0 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800320a:	f7fe ff59 	bl	80020c0 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e081      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321c:	4b43      	ldr	r3, [pc, #268]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1f0      	bne.n	800320a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	69da      	ldr	r2, [r3, #28]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	019b      	lsls	r3, r3, #6
 8003238:	431a      	orrs	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323e:	085b      	lsrs	r3, r3, #1
 8003240:	3b01      	subs	r3, #1
 8003242:	041b      	lsls	r3, r3, #16
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324a:	061b      	lsls	r3, r3, #24
 800324c:	4937      	ldr	r1, [pc, #220]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 800324e:	4313      	orrs	r3, r2
 8003250:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003252:	4b37      	ldr	r3, [pc, #220]	; (8003330 <HAL_RCC_OscConfig+0x4ec>)
 8003254:	2201      	movs	r2, #1
 8003256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fe ff32 	bl	80020c0 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003260:	f7fe ff2e 	bl	80020c0 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e056      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003272:	4b2e      	ldr	r3, [pc, #184]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d0f0      	beq.n	8003260 <HAL_RCC_OscConfig+0x41c>
 800327e:	e04e      	b.n	800331e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003280:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <HAL_RCC_OscConfig+0x4ec>)
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003286:	f7fe ff1b 	bl	80020c0 <HAL_GetTick>
 800328a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800328c:	e008      	b.n	80032a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800328e:	f7fe ff17 	bl	80020c0 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d901      	bls.n	80032a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e03f      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a0:	4b22      	ldr	r3, [pc, #136]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f0      	bne.n	800328e <HAL_RCC_OscConfig+0x44a>
 80032ac:	e037      	b.n	800331e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e032      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032ba:	4b1c      	ldr	r3, [pc, #112]	; (800332c <HAL_RCC_OscConfig+0x4e8>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d028      	beq.n	800331a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d121      	bne.n	800331a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d11a      	bne.n	800331a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032ea:	4013      	ands	r3, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032f0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d111      	bne.n	800331a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003300:	085b      	lsrs	r3, r3, #1
 8003302:	3b01      	subs	r3, #1
 8003304:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003306:	429a      	cmp	r2, r3
 8003308:	d107      	bne.n	800331a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003314:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003316:	429a      	cmp	r2, r3
 8003318:	d001      	beq.n	800331e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40007000 	.word	0x40007000
 800332c:	40023800 	.word	0x40023800
 8003330:	42470060 	.word	0x42470060

08003334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e0cc      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003348:	4b68      	ldr	r3, [pc, #416]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0307 	and.w	r3, r3, #7
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	429a      	cmp	r2, r3
 8003354:	d90c      	bls.n	8003370 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003356:	4b65      	ldr	r3, [pc, #404]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	b2d2      	uxtb	r2, r2
 800335c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800335e:	4b63      	ldr	r3, [pc, #396]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d001      	beq.n	8003370 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e0b8      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d020      	beq.n	80033be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003388:	4b59      	ldr	r3, [pc, #356]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	4a58      	ldr	r2, [pc, #352]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003392:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b00      	cmp	r3, #0
 800339e:	d005      	beq.n	80033ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033a0:	4b53      	ldr	r3, [pc, #332]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4a52      	ldr	r2, [pc, #328]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ac:	4b50      	ldr	r3, [pc, #320]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	494d      	ldr	r1, [pc, #308]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d044      	beq.n	8003454 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d107      	bne.n	80033e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d2:	4b47      	ldr	r3, [pc, #284]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d119      	bne.n	8003412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e07f      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d003      	beq.n	80033f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ee:	2b03      	cmp	r3, #3
 80033f0:	d107      	bne.n	8003402 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f2:	4b3f      	ldr	r3, [pc, #252]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d109      	bne.n	8003412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e06f      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003402:	4b3b      	ldr	r3, [pc, #236]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e067      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003412:	4b37      	ldr	r3, [pc, #220]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f023 0203 	bic.w	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4934      	ldr	r1, [pc, #208]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003420:	4313      	orrs	r3, r2
 8003422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003424:	f7fe fe4c 	bl	80020c0 <HAL_GetTick>
 8003428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800342a:	e00a      	b.n	8003442 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800342c:	f7fe fe48 	bl	80020c0 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	f241 3288 	movw	r2, #5000	; 0x1388
 800343a:	4293      	cmp	r3, r2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e04f      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003442:	4b2b      	ldr	r3, [pc, #172]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f003 020c 	and.w	r2, r3, #12
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	429a      	cmp	r2, r3
 8003452:	d1eb      	bne.n	800342c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003454:	4b25      	ldr	r3, [pc, #148]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d20c      	bcs.n	800347c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003462:	4b22      	ldr	r3, [pc, #136]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	b2d2      	uxtb	r2, r2
 8003468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800346a:	4b20      	ldr	r3, [pc, #128]	; (80034ec <HAL_RCC_ClockConfig+0x1b8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d001      	beq.n	800347c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e032      	b.n	80034e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0304 	and.w	r3, r3, #4
 8003484:	2b00      	cmp	r3, #0
 8003486:	d008      	beq.n	800349a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003488:	4b19      	ldr	r3, [pc, #100]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	4916      	ldr	r1, [pc, #88]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003496:	4313      	orrs	r3, r2
 8003498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0308 	and.w	r3, r3, #8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d009      	beq.n	80034ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034a6:	4b12      	ldr	r3, [pc, #72]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	490e      	ldr	r1, [pc, #56]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034ba:	f000 f821 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 80034be:	4602      	mov	r2, r0
 80034c0:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	091b      	lsrs	r3, r3, #4
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	490a      	ldr	r1, [pc, #40]	; (80034f4 <HAL_RCC_ClockConfig+0x1c0>)
 80034cc:	5ccb      	ldrb	r3, [r1, r3]
 80034ce:	fa22 f303 	lsr.w	r3, r2, r3
 80034d2:	4a09      	ldr	r2, [pc, #36]	; (80034f8 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034d6:	4b09      	ldr	r3, [pc, #36]	; (80034fc <HAL_RCC_ClockConfig+0x1c8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe fdac 	bl	8002038 <HAL_InitTick>

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40023c00 	.word	0x40023c00
 80034f0:	40023800 	.word	0x40023800
 80034f4:	0800908c 	.word	0x0800908c
 80034f8:	20000004 	.word	0x20000004
 80034fc:	20000008 	.word	0x20000008

08003500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003500:	b5b0      	push	{r4, r5, r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003506:	2100      	movs	r1, #0
 8003508:	6079      	str	r1, [r7, #4]
 800350a:	2100      	movs	r1, #0
 800350c:	60f9      	str	r1, [r7, #12]
 800350e:	2100      	movs	r1, #0
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003512:	2100      	movs	r1, #0
 8003514:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003516:	4952      	ldr	r1, [pc, #328]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 8003518:	6889      	ldr	r1, [r1, #8]
 800351a:	f001 010c 	and.w	r1, r1, #12
 800351e:	2908      	cmp	r1, #8
 8003520:	d00d      	beq.n	800353e <HAL_RCC_GetSysClockFreq+0x3e>
 8003522:	2908      	cmp	r1, #8
 8003524:	f200 8094 	bhi.w	8003650 <HAL_RCC_GetSysClockFreq+0x150>
 8003528:	2900      	cmp	r1, #0
 800352a:	d002      	beq.n	8003532 <HAL_RCC_GetSysClockFreq+0x32>
 800352c:	2904      	cmp	r1, #4
 800352e:	d003      	beq.n	8003538 <HAL_RCC_GetSysClockFreq+0x38>
 8003530:	e08e      	b.n	8003650 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003532:	4b4c      	ldr	r3, [pc, #304]	; (8003664 <HAL_RCC_GetSysClockFreq+0x164>)
 8003534:	60bb      	str	r3, [r7, #8]
       break;
 8003536:	e08e      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003538:	4b4b      	ldr	r3, [pc, #300]	; (8003668 <HAL_RCC_GetSysClockFreq+0x168>)
 800353a:	60bb      	str	r3, [r7, #8]
      break;
 800353c:	e08b      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800353e:	4948      	ldr	r1, [pc, #288]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 8003540:	6849      	ldr	r1, [r1, #4]
 8003542:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003546:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003548:	4945      	ldr	r1, [pc, #276]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 800354a:	6849      	ldr	r1, [r1, #4]
 800354c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003550:	2900      	cmp	r1, #0
 8003552:	d024      	beq.n	800359e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003554:	4942      	ldr	r1, [pc, #264]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 8003556:	6849      	ldr	r1, [r1, #4]
 8003558:	0989      	lsrs	r1, r1, #6
 800355a:	4608      	mov	r0, r1
 800355c:	f04f 0100 	mov.w	r1, #0
 8003560:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003564:	f04f 0500 	mov.w	r5, #0
 8003568:	ea00 0204 	and.w	r2, r0, r4
 800356c:	ea01 0305 	and.w	r3, r1, r5
 8003570:	493d      	ldr	r1, [pc, #244]	; (8003668 <HAL_RCC_GetSysClockFreq+0x168>)
 8003572:	fb01 f003 	mul.w	r0, r1, r3
 8003576:	2100      	movs	r1, #0
 8003578:	fb01 f102 	mul.w	r1, r1, r2
 800357c:	1844      	adds	r4, r0, r1
 800357e:	493a      	ldr	r1, [pc, #232]	; (8003668 <HAL_RCC_GetSysClockFreq+0x168>)
 8003580:	fba2 0101 	umull	r0, r1, r2, r1
 8003584:	1863      	adds	r3, r4, r1
 8003586:	4619      	mov	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	461a      	mov	r2, r3
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	f7fd fb82 	bl	8000c98 <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4613      	mov	r3, r2
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	e04a      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800359e:	4b30      	ldr	r3, [pc, #192]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	099b      	lsrs	r3, r3, #6
 80035a4:	461a      	mov	r2, r3
 80035a6:	f04f 0300 	mov.w	r3, #0
 80035aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80035ae:	f04f 0100 	mov.w	r1, #0
 80035b2:	ea02 0400 	and.w	r4, r2, r0
 80035b6:	ea03 0501 	and.w	r5, r3, r1
 80035ba:	4620      	mov	r0, r4
 80035bc:	4629      	mov	r1, r5
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	f04f 0300 	mov.w	r3, #0
 80035c6:	014b      	lsls	r3, r1, #5
 80035c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80035cc:	0142      	lsls	r2, r0, #5
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	1b00      	subs	r0, r0, r4
 80035d4:	eb61 0105 	sbc.w	r1, r1, r5
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	f04f 0300 	mov.w	r3, #0
 80035e0:	018b      	lsls	r3, r1, #6
 80035e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80035e6:	0182      	lsls	r2, r0, #6
 80035e8:	1a12      	subs	r2, r2, r0
 80035ea:	eb63 0301 	sbc.w	r3, r3, r1
 80035ee:	f04f 0000 	mov.w	r0, #0
 80035f2:	f04f 0100 	mov.w	r1, #0
 80035f6:	00d9      	lsls	r1, r3, #3
 80035f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80035fc:	00d0      	lsls	r0, r2, #3
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	1912      	adds	r2, r2, r4
 8003604:	eb45 0303 	adc.w	r3, r5, r3
 8003608:	f04f 0000 	mov.w	r0, #0
 800360c:	f04f 0100 	mov.w	r1, #0
 8003610:	0299      	lsls	r1, r3, #10
 8003612:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003616:	0290      	lsls	r0, r2, #10
 8003618:	4602      	mov	r2, r0
 800361a:	460b      	mov	r3, r1
 800361c:	4610      	mov	r0, r2
 800361e:	4619      	mov	r1, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	461a      	mov	r2, r3
 8003624:	f04f 0300 	mov.w	r3, #0
 8003628:	f7fd fb36 	bl	8000c98 <__aeabi_uldivmod>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4613      	mov	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003634:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <HAL_RCC_GetSysClockFreq+0x160>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	3301      	adds	r3, #1
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	fbb2 f3f3 	udiv	r3, r2, r3
 800364c:	60bb      	str	r3, [r7, #8]
      break;
 800364e:	e002      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003650:	4b04      	ldr	r3, [pc, #16]	; (8003664 <HAL_RCC_GetSysClockFreq+0x164>)
 8003652:	60bb      	str	r3, [r7, #8]
      break;
 8003654:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003656:	68bb      	ldr	r3, [r7, #8]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bdb0      	pop	{r4, r5, r7, pc}
 8003660:	40023800 	.word	0x40023800
 8003664:	00f42400 	.word	0x00f42400
 8003668:	017d7840 	.word	0x017d7840

0800366c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003670:	4b03      	ldr	r3, [pc, #12]	; (8003680 <HAL_RCC_GetHCLKFreq+0x14>)
 8003672:	681b      	ldr	r3, [r3, #0]
}
 8003674:	4618      	mov	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	20000004 	.word	0x20000004

08003684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e041      	b.n	800371a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d106      	bne.n	80036b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7fe fac0 	bl	8001c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3304      	adds	r3, #4
 80036c0:	4619      	mov	r1, r3
 80036c2:	4610      	mov	r0, r2
 80036c4:	f000 fd06 	bl	80040d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d001      	beq.n	800373c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e044      	b.n	80037c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a1e      	ldr	r2, [pc, #120]	; (80037d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d018      	beq.n	8003790 <HAL_TIM_Base_Start_IT+0x6c>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003766:	d013      	beq.n	8003790 <HAL_TIM_Base_Start_IT+0x6c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1a      	ldr	r2, [pc, #104]	; (80037d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00e      	beq.n	8003790 <HAL_TIM_Base_Start_IT+0x6c>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a19      	ldr	r2, [pc, #100]	; (80037dc <HAL_TIM_Base_Start_IT+0xb8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d009      	beq.n	8003790 <HAL_TIM_Base_Start_IT+0x6c>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a17      	ldr	r2, [pc, #92]	; (80037e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d004      	beq.n	8003790 <HAL_TIM_Base_Start_IT+0x6c>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a16      	ldr	r2, [pc, #88]	; (80037e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d111      	bne.n	80037b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2b06      	cmp	r3, #6
 80037a0:	d010      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0201 	orr.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037b2:	e007      	b.n	80037c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40010000 	.word	0x40010000
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40014000 	.word	0x40014000

080037e8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e041      	b.n	800387e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d106      	bne.n	8003814 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f839 	bl	8003886 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3304      	adds	r3, #4
 8003824:	4619      	mov	r1, r3
 8003826:	4610      	mov	r0, r2
 8003828:	f000 fc54 	bl	80040d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003886:	b480      	push	{r7}
 8003888:	b083      	sub	sp, #12
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e041      	b.n	8003930 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d106      	bne.n	80038c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f839 	bl	8003938 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4619      	mov	r1, r3
 80038d8:	4610      	mov	r0, r2
 80038da:	f000 fbfb 	bl	80040d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d109      	bne.n	8003970 <HAL_TIM_PWM_Start+0x24>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b01      	cmp	r3, #1
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e022      	b.n	80039b6 <HAL_TIM_PWM_Start+0x6a>
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d109      	bne.n	800398a <HAL_TIM_PWM_Start+0x3e>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b01      	cmp	r3, #1
 8003980:	bf14      	ite	ne
 8003982:	2301      	movne	r3, #1
 8003984:	2300      	moveq	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	e015      	b.n	80039b6 <HAL_TIM_PWM_Start+0x6a>
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b08      	cmp	r3, #8
 800398e:	d109      	bne.n	80039a4 <HAL_TIM_PWM_Start+0x58>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b01      	cmp	r3, #1
 800399a:	bf14      	ite	ne
 800399c:	2301      	movne	r3, #1
 800399e:	2300      	moveq	r3, #0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	e008      	b.n	80039b6 <HAL_TIM_PWM_Start+0x6a>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	bf14      	ite	ne
 80039b0:	2301      	movne	r3, #1
 80039b2:	2300      	moveq	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e068      	b.n	8003a90 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d104      	bne.n	80039ce <HAL_TIM_PWM_Start+0x82>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039cc:	e013      	b.n	80039f6 <HAL_TIM_PWM_Start+0xaa>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d104      	bne.n	80039de <HAL_TIM_PWM_Start+0x92>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039dc:	e00b      	b.n	80039f6 <HAL_TIM_PWM_Start+0xaa>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d104      	bne.n	80039ee <HAL_TIM_PWM_Start+0xa2>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039ec:	e003      	b.n	80039f6 <HAL_TIM_PWM_Start+0xaa>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2201      	movs	r2, #1
 80039fc:	6839      	ldr	r1, [r7, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fe0e 	bl	8004620 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a23      	ldr	r2, [pc, #140]	; (8003a98 <HAL_TIM_PWM_Start+0x14c>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d107      	bne.n	8003a1e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <HAL_TIM_PWM_Start+0x14c>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d018      	beq.n	8003a5a <HAL_TIM_PWM_Start+0x10e>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a30:	d013      	beq.n	8003a5a <HAL_TIM_PWM_Start+0x10e>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a19      	ldr	r2, [pc, #100]	; (8003a9c <HAL_TIM_PWM_Start+0x150>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d00e      	beq.n	8003a5a <HAL_TIM_PWM_Start+0x10e>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a17      	ldr	r2, [pc, #92]	; (8003aa0 <HAL_TIM_PWM_Start+0x154>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d009      	beq.n	8003a5a <HAL_TIM_PWM_Start+0x10e>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a16      	ldr	r2, [pc, #88]	; (8003aa4 <HAL_TIM_PWM_Start+0x158>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d004      	beq.n	8003a5a <HAL_TIM_PWM_Start+0x10e>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a14      	ldr	r2, [pc, #80]	; (8003aa8 <HAL_TIM_PWM_Start+0x15c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d111      	bne.n	8003a7e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2b06      	cmp	r3, #6
 8003a6a:	d010      	beq.n	8003a8e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f042 0201 	orr.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7c:	e007      	b.n	8003a8e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3710      	adds	r7, #16
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40010000 	.word	0x40010000
 8003a9c:	40000400 	.word	0x40000400
 8003aa0:	40000800 	.word	0x40000800
 8003aa4:	40000c00 	.word	0x40000c00
 8003aa8:	40014000 	.word	0x40014000

08003aac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d122      	bne.n	8003b08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d11b      	bne.n	8003b08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0202 	mvn.w	r2, #2
 8003ad8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d003      	beq.n	8003af6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 fad2 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003af4:	e005      	b.n	8003b02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fac4 	bl	8004084 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 fad5 	bl	80040ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d122      	bne.n	8003b5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d11b      	bne.n	8003b5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f06f 0204 	mvn.w	r2, #4
 8003b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2202      	movs	r2, #2
 8003b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 faa8 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003b48:	e005      	b.n	8003b56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fa9a 	bl	8004084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 faab 	bl	80040ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d122      	bne.n	8003bb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d11b      	bne.n	8003bb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f06f 0208 	mvn.w	r2, #8
 8003b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2204      	movs	r2, #4
 8003b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fa7e 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003b9c:	e005      	b.n	8003baa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fa70 	bl	8004084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 fa81 	bl	80040ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d122      	bne.n	8003c04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b10      	cmp	r3, #16
 8003bca:	d11b      	bne.n	8003c04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f06f 0210 	mvn.w	r2, #16
 8003bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2208      	movs	r2, #8
 8003bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 fa54 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003bf0:	e005      	b.n	8003bfe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 fa46 	bl	8004084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 fa57 	bl	80040ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d10e      	bne.n	8003c30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d107      	bne.n	8003c30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f06f 0201 	mvn.w	r2, #1
 8003c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fa20 	bl	8004070 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3a:	2b80      	cmp	r3, #128	; 0x80
 8003c3c:	d10e      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c48:	2b80      	cmp	r3, #128	; 0x80
 8003c4a:	d107      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 fd80 	bl	800475c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c66:	2b40      	cmp	r3, #64	; 0x40
 8003c68:	d10e      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c74:	2b40      	cmp	r3, #64	; 0x40
 8003c76:	d107      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa1c 	bl	80040c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	d10e      	bne.n	8003cb4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f003 0320 	and.w	r3, r3, #32
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	d107      	bne.n	8003cb4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f06f 0220 	mvn.w	r2, #32
 8003cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 fd4a 	bl	8004748 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d101      	bne.n	8003cd6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	e046      	b.n	8003d64 <HAL_TIM_OC_ConfigChannel+0xa8>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	d839      	bhi.n	8003d58 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003ce4:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <HAL_TIM_OC_ConfigChannel+0x30>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003d21 	.word	0x08003d21
 8003cf0:	08003d59 	.word	0x08003d59
 8003cf4:	08003d59 	.word	0x08003d59
 8003cf8:	08003d59 	.word	0x08003d59
 8003cfc:	08003d2f 	.word	0x08003d2f
 8003d00:	08003d59 	.word	0x08003d59
 8003d04:	08003d59 	.word	0x08003d59
 8003d08:	08003d59 	.word	0x08003d59
 8003d0c:	08003d3d 	.word	0x08003d3d
 8003d10:	08003d59 	.word	0x08003d59
 8003d14:	08003d59 	.word	0x08003d59
 8003d18:	08003d59 	.word	0x08003d59
 8003d1c:	08003d4b 	.word	0x08003d4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68b9      	ldr	r1, [r7, #8]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 fa54 	bl	80041d4 <TIM_OC1_SetConfig>
      break;
 8003d2c:	e015      	b.n	8003d5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68b9      	ldr	r1, [r7, #8]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 fab3 	bl	80042a0 <TIM_OC2_SetConfig>
      break;
 8003d3a:	e00e      	b.n	8003d5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fb18 	bl	8004378 <TIM_OC3_SetConfig>
      break;
 8003d48:	e007      	b.n	8003d5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68b9      	ldr	r1, [r7, #8]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fb7b 	bl	800444c <TIM_OC4_SetConfig>
      break;
 8003d56:	e000      	b.n	8003d5a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8003d58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e0ac      	b.n	8003ee0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b0c      	cmp	r3, #12
 8003d92:	f200 809f 	bhi.w	8003ed4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003d96:	a201      	add	r2, pc, #4	; (adr r2, 8003d9c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9c:	08003dd1 	.word	0x08003dd1
 8003da0:	08003ed5 	.word	0x08003ed5
 8003da4:	08003ed5 	.word	0x08003ed5
 8003da8:	08003ed5 	.word	0x08003ed5
 8003dac:	08003e11 	.word	0x08003e11
 8003db0:	08003ed5 	.word	0x08003ed5
 8003db4:	08003ed5 	.word	0x08003ed5
 8003db8:	08003ed5 	.word	0x08003ed5
 8003dbc:	08003e53 	.word	0x08003e53
 8003dc0:	08003ed5 	.word	0x08003ed5
 8003dc4:	08003ed5 	.word	0x08003ed5
 8003dc8:	08003ed5 	.word	0x08003ed5
 8003dcc:	08003e93 	.word	0x08003e93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68b9      	ldr	r1, [r7, #8]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f9fc 	bl	80041d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0208 	orr.w	r2, r2, #8
 8003dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699a      	ldr	r2, [r3, #24]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0204 	bic.w	r2, r2, #4
 8003dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6999      	ldr	r1, [r3, #24]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	691a      	ldr	r2, [r3, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	619a      	str	r2, [r3, #24]
      break;
 8003e0e:	e062      	b.n	8003ed6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fa42 	bl	80042a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699a      	ldr	r2, [r3, #24]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6999      	ldr	r1, [r3, #24]
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	021a      	lsls	r2, r3, #8
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	619a      	str	r2, [r3, #24]
      break;
 8003e50:	e041      	b.n	8003ed6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68b9      	ldr	r1, [r7, #8]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fa8d 	bl	8004378 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	69da      	ldr	r2, [r3, #28]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 0208 	orr.w	r2, r2, #8
 8003e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	69da      	ldr	r2, [r3, #28]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0204 	bic.w	r2, r2, #4
 8003e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	69d9      	ldr	r1, [r3, #28]
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	61da      	str	r2, [r3, #28]
      break;
 8003e90:	e021      	b.n	8003ed6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 fad7 	bl	800444c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	69da      	ldr	r2, [r3, #28]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69d9      	ldr	r1, [r3, #28]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	021a      	lsls	r2, r3, #8
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	61da      	str	r2, [r3, #28]
      break;
 8003ed2:	e000      	b.n	8003ed6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003ed4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d101      	bne.n	8003f00 <HAL_TIM_ConfigClockSource+0x18>
 8003efc:	2302      	movs	r3, #2
 8003efe:	e0b3      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x180>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f38:	d03e      	beq.n	8003fb8 <HAL_TIM_ConfigClockSource+0xd0>
 8003f3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f3e:	f200 8087 	bhi.w	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f46:	f000 8085 	beq.w	8004054 <HAL_TIM_ConfigClockSource+0x16c>
 8003f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f4e:	d87f      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f50:	2b70      	cmp	r3, #112	; 0x70
 8003f52:	d01a      	beq.n	8003f8a <HAL_TIM_ConfigClockSource+0xa2>
 8003f54:	2b70      	cmp	r3, #112	; 0x70
 8003f56:	d87b      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f58:	2b60      	cmp	r3, #96	; 0x60
 8003f5a:	d050      	beq.n	8003ffe <HAL_TIM_ConfigClockSource+0x116>
 8003f5c:	2b60      	cmp	r3, #96	; 0x60
 8003f5e:	d877      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f60:	2b50      	cmp	r3, #80	; 0x50
 8003f62:	d03c      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0xf6>
 8003f64:	2b50      	cmp	r3, #80	; 0x50
 8003f66:	d873      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f68:	2b40      	cmp	r3, #64	; 0x40
 8003f6a:	d058      	beq.n	800401e <HAL_TIM_ConfigClockSource+0x136>
 8003f6c:	2b40      	cmp	r3, #64	; 0x40
 8003f6e:	d86f      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f70:	2b30      	cmp	r3, #48	; 0x30
 8003f72:	d064      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x156>
 8003f74:	2b30      	cmp	r3, #48	; 0x30
 8003f76:	d86b      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	d060      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x156>
 8003f7c:	2b20      	cmp	r3, #32
 8003f7e:	d867      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d05c      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x156>
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d05a      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003f88:	e062      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	6899      	ldr	r1, [r3, #8]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f000 fb21 	bl	80045e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	609a      	str	r2, [r3, #8]
      break;
 8003fb6:	e04e      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6818      	ldr	r0, [r3, #0]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	6899      	ldr	r1, [r3, #8]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f000 fb0a 	bl	80045e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fda:	609a      	str	r2, [r3, #8]
      break;
 8003fdc:	e03b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	461a      	mov	r2, r3
 8003fec:	f000 fa7e 	bl	80044ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2150      	movs	r1, #80	; 0x50
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fad7 	bl	80045aa <TIM_ITRx_SetConfig>
      break;
 8003ffc:	e02b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	6859      	ldr	r1, [r3, #4]
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	461a      	mov	r2, r3
 800400c:	f000 fa9d 	bl	800454a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2160      	movs	r1, #96	; 0x60
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fac7 	bl	80045aa <TIM_ITRx_SetConfig>
      break;
 800401c:	e01b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	6859      	ldr	r1, [r3, #4]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	461a      	mov	r2, r3
 800402c:	f000 fa5e 	bl	80044ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2140      	movs	r1, #64	; 0x40
 8004036:	4618      	mov	r0, r3
 8004038:	f000 fab7 	bl	80045aa <TIM_ITRx_SetConfig>
      break;
 800403c:	e00b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4619      	mov	r1, r3
 8004048:	4610      	mov	r0, r2
 800404a:	f000 faae 	bl	80045aa <TIM_ITRx_SetConfig>
        break;
 800404e:	e002      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004050:	bf00      	nop
 8004052:	e000      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004054:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a34      	ldr	r2, [pc, #208]	; (80041b8 <TIM_Base_SetConfig+0xe4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00f      	beq.n	800410c <TIM_Base_SetConfig+0x38>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f2:	d00b      	beq.n	800410c <TIM_Base_SetConfig+0x38>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a31      	ldr	r2, [pc, #196]	; (80041bc <TIM_Base_SetConfig+0xe8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d007      	beq.n	800410c <TIM_Base_SetConfig+0x38>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a30      	ldr	r2, [pc, #192]	; (80041c0 <TIM_Base_SetConfig+0xec>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_Base_SetConfig+0x38>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a2f      	ldr	r2, [pc, #188]	; (80041c4 <TIM_Base_SetConfig+0xf0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d108      	bne.n	800411e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a25      	ldr	r2, [pc, #148]	; (80041b8 <TIM_Base_SetConfig+0xe4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d01b      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412c:	d017      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a22      	ldr	r2, [pc, #136]	; (80041bc <TIM_Base_SetConfig+0xe8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d013      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a21      	ldr	r2, [pc, #132]	; (80041c0 <TIM_Base_SetConfig+0xec>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00f      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a20      	ldr	r2, [pc, #128]	; (80041c4 <TIM_Base_SetConfig+0xf0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d00b      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a1f      	ldr	r2, [pc, #124]	; (80041c8 <TIM_Base_SetConfig+0xf4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d007      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a1e      	ldr	r2, [pc, #120]	; (80041cc <TIM_Base_SetConfig+0xf8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d003      	beq.n	800415e <TIM_Base_SetConfig+0x8a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a1d      	ldr	r2, [pc, #116]	; (80041d0 <TIM_Base_SetConfig+0xfc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d108      	bne.n	8004170 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	4313      	orrs	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	689a      	ldr	r2, [r3, #8]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a08      	ldr	r2, [pc, #32]	; (80041b8 <TIM_Base_SetConfig+0xe4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d103      	bne.n	80041a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	615a      	str	r2, [r3, #20]
}
 80041aa:	bf00      	nop
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40010000 	.word	0x40010000
 80041bc:	40000400 	.word	0x40000400
 80041c0:	40000800 	.word	0x40000800
 80041c4:	40000c00 	.word	0x40000c00
 80041c8:	40014000 	.word	0x40014000
 80041cc:	40014400 	.word	0x40014400
 80041d0:	40014800 	.word	0x40014800

080041d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f023 0201 	bic.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0303 	bic.w	r3, r3, #3
 800420a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f023 0302 	bic.w	r3, r3, #2
 800421c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a1c      	ldr	r2, [pc, #112]	; (800429c <TIM_OC1_SetConfig+0xc8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d10c      	bne.n	800424a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f023 0308 	bic.w	r3, r3, #8
 8004236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f023 0304 	bic.w	r3, r3, #4
 8004248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a13      	ldr	r2, [pc, #76]	; (800429c <TIM_OC1_SetConfig+0xc8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d111      	bne.n	8004276 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	621a      	str	r2, [r3, #32]
}
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	40010000 	.word	0x40010000

080042a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	f023 0210 	bic.w	r2, r3, #16
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f023 0320 	bic.w	r3, r3, #32
 80042ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a1e      	ldr	r2, [pc, #120]	; (8004374 <TIM_OC2_SetConfig+0xd4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d10d      	bne.n	800431c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	4313      	orrs	r3, r2
 8004312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800431a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a15      	ldr	r2, [pc, #84]	; (8004374 <TIM_OC2_SetConfig+0xd4>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d113      	bne.n	800434c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800432a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004332:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	621a      	str	r2, [r3, #32]
}
 8004366:	bf00      	nop
 8004368:	371c      	adds	r7, #28
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	40010000 	.word	0x40010000

08004378 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0303 	bic.w	r3, r3, #3
 80043ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	021b      	lsls	r3, r3, #8
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a1d      	ldr	r2, [pc, #116]	; (8004448 <TIM_OC3_SetConfig+0xd0>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d10d      	bne.n	80043f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a14      	ldr	r2, [pc, #80]	; (8004448 <TIM_OC3_SetConfig+0xd0>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d113      	bne.n	8004422 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	693a      	ldr	r2, [r7, #16]
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	621a      	str	r2, [r3, #32]
}
 800443c:	bf00      	nop
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	40010000 	.word	0x40010000

0800444c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a1b      	ldr	r3, [r3, #32]
 800445a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800447a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	021b      	lsls	r3, r3, #8
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	031b      	lsls	r3, r3, #12
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a10      	ldr	r2, [pc, #64]	; (80044e8 <TIM_OC4_SetConfig+0x9c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d109      	bne.n	80044c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	019b      	lsls	r3, r3, #6
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	621a      	str	r2, [r3, #32]
}
 80044da:	bf00      	nop
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	40010000 	.word	0x40010000

080044ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f023 0201 	bic.w	r2, r3, #1
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	4313      	orrs	r3, r2
 8004520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f023 030a 	bic.w	r3, r3, #10
 8004528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
 8004530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	621a      	str	r2, [r3, #32]
}
 800453e:	bf00      	nop
 8004540:	371c      	adds	r7, #28
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800454a:	b480      	push	{r7}
 800454c:	b087      	sub	sp, #28
 800454e:	af00      	add	r7, sp, #0
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	f023 0210 	bic.w	r2, r3, #16
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004574:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	031b      	lsls	r3, r3, #12
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	4313      	orrs	r3, r2
 800457e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004586:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	621a      	str	r2, [r3, #32]
}
 800459e:	bf00      	nop
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b085      	sub	sp, #20
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f043 0307 	orr.w	r3, r3, #7
 80045cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	609a      	str	r2, [r3, #8]
}
 80045d4:	bf00      	nop
 80045d6:	3714      	adds	r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
 80045ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	021a      	lsls	r2, r3, #8
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	431a      	orrs	r2, r3
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	4313      	orrs	r3, r2
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	609a      	str	r2, [r3, #8]
}
 8004614:	bf00      	nop
 8004616:	371c      	adds	r7, #28
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 031f 	and.w	r3, r3, #31
 8004632:	2201      	movs	r2, #1
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a1a      	ldr	r2, [r3, #32]
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	43db      	mvns	r3, r3
 8004642:	401a      	ands	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a1a      	ldr	r2, [r3, #32]
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 031f 	and.w	r3, r3, #31
 8004652:	6879      	ldr	r1, [r7, #4]
 8004654:	fa01 f303 	lsl.w	r3, r1, r3
 8004658:	431a      	orrs	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	621a      	str	r2, [r3, #32]
}
 800465e:	bf00      	nop
 8004660:	371c      	adds	r7, #28
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
	...

0800466c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004680:	2302      	movs	r3, #2
 8004682:	e050      	b.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a1c      	ldr	r2, [pc, #112]	; (8004734 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d018      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d0:	d013      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a18      	ldr	r2, [pc, #96]	; (8004738 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00e      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a16      	ldr	r2, [pc, #88]	; (800473c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d009      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a15      	ldr	r2, [pc, #84]	; (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d004      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a13      	ldr	r2, [pc, #76]	; (8004744 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d10c      	bne.n	8004714 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004700:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	4313      	orrs	r3, r2
 800470a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40010000 	.word	0x40010000
 8004738:	40000400 	.word	0x40000400
 800473c:	40000800 	.word	0x40000800
 8004740:	40000c00 	.word	0x40000c00
 8004744:	40014000 	.word	0x40014000

08004748 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <__errno>:
 8004770:	4b01      	ldr	r3, [pc, #4]	; (8004778 <__errno+0x8>)
 8004772:	6818      	ldr	r0, [r3, #0]
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000010 	.word	0x20000010

0800477c <__libc_init_array>:
 800477c:	b570      	push	{r4, r5, r6, lr}
 800477e:	4d0d      	ldr	r5, [pc, #52]	; (80047b4 <__libc_init_array+0x38>)
 8004780:	4c0d      	ldr	r4, [pc, #52]	; (80047b8 <__libc_init_array+0x3c>)
 8004782:	1b64      	subs	r4, r4, r5
 8004784:	10a4      	asrs	r4, r4, #2
 8004786:	2600      	movs	r6, #0
 8004788:	42a6      	cmp	r6, r4
 800478a:	d109      	bne.n	80047a0 <__libc_init_array+0x24>
 800478c:	4d0b      	ldr	r5, [pc, #44]	; (80047bc <__libc_init_array+0x40>)
 800478e:	4c0c      	ldr	r4, [pc, #48]	; (80047c0 <__libc_init_array+0x44>)
 8004790:	f004 fc66 	bl	8009060 <_init>
 8004794:	1b64      	subs	r4, r4, r5
 8004796:	10a4      	asrs	r4, r4, #2
 8004798:	2600      	movs	r6, #0
 800479a:	42a6      	cmp	r6, r4
 800479c:	d105      	bne.n	80047aa <__libc_init_array+0x2e>
 800479e:	bd70      	pop	{r4, r5, r6, pc}
 80047a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047a4:	4798      	blx	r3
 80047a6:	3601      	adds	r6, #1
 80047a8:	e7ee      	b.n	8004788 <__libc_init_array+0xc>
 80047aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80047ae:	4798      	blx	r3
 80047b0:	3601      	adds	r6, #1
 80047b2:	e7f2      	b.n	800479a <__libc_init_array+0x1e>
 80047b4:	0800955c 	.word	0x0800955c
 80047b8:	0800955c 	.word	0x0800955c
 80047bc:	0800955c 	.word	0x0800955c
 80047c0:	08009560 	.word	0x08009560

080047c4 <memset>:
 80047c4:	4402      	add	r2, r0
 80047c6:	4603      	mov	r3, r0
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d100      	bne.n	80047ce <memset+0xa>
 80047cc:	4770      	bx	lr
 80047ce:	f803 1b01 	strb.w	r1, [r3], #1
 80047d2:	e7f9      	b.n	80047c8 <memset+0x4>

080047d4 <__cvt>:
 80047d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047d8:	ec55 4b10 	vmov	r4, r5, d0
 80047dc:	2d00      	cmp	r5, #0
 80047de:	460e      	mov	r6, r1
 80047e0:	4619      	mov	r1, r3
 80047e2:	462b      	mov	r3, r5
 80047e4:	bfbb      	ittet	lt
 80047e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80047ea:	461d      	movlt	r5, r3
 80047ec:	2300      	movge	r3, #0
 80047ee:	232d      	movlt	r3, #45	; 0x2d
 80047f0:	700b      	strb	r3, [r1, #0]
 80047f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80047f8:	4691      	mov	r9, r2
 80047fa:	f023 0820 	bic.w	r8, r3, #32
 80047fe:	bfbc      	itt	lt
 8004800:	4622      	movlt	r2, r4
 8004802:	4614      	movlt	r4, r2
 8004804:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004808:	d005      	beq.n	8004816 <__cvt+0x42>
 800480a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800480e:	d100      	bne.n	8004812 <__cvt+0x3e>
 8004810:	3601      	adds	r6, #1
 8004812:	2102      	movs	r1, #2
 8004814:	e000      	b.n	8004818 <__cvt+0x44>
 8004816:	2103      	movs	r1, #3
 8004818:	ab03      	add	r3, sp, #12
 800481a:	9301      	str	r3, [sp, #4]
 800481c:	ab02      	add	r3, sp, #8
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	ec45 4b10 	vmov	d0, r4, r5
 8004824:	4653      	mov	r3, sl
 8004826:	4632      	mov	r2, r6
 8004828:	f001 fdd6 	bl	80063d8 <_dtoa_r>
 800482c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004830:	4607      	mov	r7, r0
 8004832:	d102      	bne.n	800483a <__cvt+0x66>
 8004834:	f019 0f01 	tst.w	r9, #1
 8004838:	d022      	beq.n	8004880 <__cvt+0xac>
 800483a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800483e:	eb07 0906 	add.w	r9, r7, r6
 8004842:	d110      	bne.n	8004866 <__cvt+0x92>
 8004844:	783b      	ldrb	r3, [r7, #0]
 8004846:	2b30      	cmp	r3, #48	; 0x30
 8004848:	d10a      	bne.n	8004860 <__cvt+0x8c>
 800484a:	2200      	movs	r2, #0
 800484c:	2300      	movs	r3, #0
 800484e:	4620      	mov	r0, r4
 8004850:	4629      	mov	r1, r5
 8004852:	f7fc f941 	bl	8000ad8 <__aeabi_dcmpeq>
 8004856:	b918      	cbnz	r0, 8004860 <__cvt+0x8c>
 8004858:	f1c6 0601 	rsb	r6, r6, #1
 800485c:	f8ca 6000 	str.w	r6, [sl]
 8004860:	f8da 3000 	ldr.w	r3, [sl]
 8004864:	4499      	add	r9, r3
 8004866:	2200      	movs	r2, #0
 8004868:	2300      	movs	r3, #0
 800486a:	4620      	mov	r0, r4
 800486c:	4629      	mov	r1, r5
 800486e:	f7fc f933 	bl	8000ad8 <__aeabi_dcmpeq>
 8004872:	b108      	cbz	r0, 8004878 <__cvt+0xa4>
 8004874:	f8cd 900c 	str.w	r9, [sp, #12]
 8004878:	2230      	movs	r2, #48	; 0x30
 800487a:	9b03      	ldr	r3, [sp, #12]
 800487c:	454b      	cmp	r3, r9
 800487e:	d307      	bcc.n	8004890 <__cvt+0xbc>
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004884:	1bdb      	subs	r3, r3, r7
 8004886:	4638      	mov	r0, r7
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	b004      	add	sp, #16
 800488c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004890:	1c59      	adds	r1, r3, #1
 8004892:	9103      	str	r1, [sp, #12]
 8004894:	701a      	strb	r2, [r3, #0]
 8004896:	e7f0      	b.n	800487a <__cvt+0xa6>

08004898 <__exponent>:
 8004898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800489a:	4603      	mov	r3, r0
 800489c:	2900      	cmp	r1, #0
 800489e:	bfb8      	it	lt
 80048a0:	4249      	neglt	r1, r1
 80048a2:	f803 2b02 	strb.w	r2, [r3], #2
 80048a6:	bfb4      	ite	lt
 80048a8:	222d      	movlt	r2, #45	; 0x2d
 80048aa:	222b      	movge	r2, #43	; 0x2b
 80048ac:	2909      	cmp	r1, #9
 80048ae:	7042      	strb	r2, [r0, #1]
 80048b0:	dd2a      	ble.n	8004908 <__exponent+0x70>
 80048b2:	f10d 0407 	add.w	r4, sp, #7
 80048b6:	46a4      	mov	ip, r4
 80048b8:	270a      	movs	r7, #10
 80048ba:	46a6      	mov	lr, r4
 80048bc:	460a      	mov	r2, r1
 80048be:	fb91 f6f7 	sdiv	r6, r1, r7
 80048c2:	fb07 1516 	mls	r5, r7, r6, r1
 80048c6:	3530      	adds	r5, #48	; 0x30
 80048c8:	2a63      	cmp	r2, #99	; 0x63
 80048ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80048ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80048d2:	4631      	mov	r1, r6
 80048d4:	dcf1      	bgt.n	80048ba <__exponent+0x22>
 80048d6:	3130      	adds	r1, #48	; 0x30
 80048d8:	f1ae 0502 	sub.w	r5, lr, #2
 80048dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80048e0:	1c44      	adds	r4, r0, #1
 80048e2:	4629      	mov	r1, r5
 80048e4:	4561      	cmp	r1, ip
 80048e6:	d30a      	bcc.n	80048fe <__exponent+0x66>
 80048e8:	f10d 0209 	add.w	r2, sp, #9
 80048ec:	eba2 020e 	sub.w	r2, r2, lr
 80048f0:	4565      	cmp	r5, ip
 80048f2:	bf88      	it	hi
 80048f4:	2200      	movhi	r2, #0
 80048f6:	4413      	add	r3, r2
 80048f8:	1a18      	subs	r0, r3, r0
 80048fa:	b003      	add	sp, #12
 80048fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004902:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004906:	e7ed      	b.n	80048e4 <__exponent+0x4c>
 8004908:	2330      	movs	r3, #48	; 0x30
 800490a:	3130      	adds	r1, #48	; 0x30
 800490c:	7083      	strb	r3, [r0, #2]
 800490e:	70c1      	strb	r1, [r0, #3]
 8004910:	1d03      	adds	r3, r0, #4
 8004912:	e7f1      	b.n	80048f8 <__exponent+0x60>

08004914 <_printf_float>:
 8004914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004918:	ed2d 8b02 	vpush	{d8}
 800491c:	b08d      	sub	sp, #52	; 0x34
 800491e:	460c      	mov	r4, r1
 8004920:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004924:	4616      	mov	r6, r2
 8004926:	461f      	mov	r7, r3
 8004928:	4605      	mov	r5, r0
 800492a:	f002 feb1 	bl	8007690 <_localeconv_r>
 800492e:	f8d0 a000 	ldr.w	sl, [r0]
 8004932:	4650      	mov	r0, sl
 8004934:	f7fb fc54 	bl	80001e0 <strlen>
 8004938:	2300      	movs	r3, #0
 800493a:	930a      	str	r3, [sp, #40]	; 0x28
 800493c:	6823      	ldr	r3, [r4, #0]
 800493e:	9305      	str	r3, [sp, #20]
 8004940:	f8d8 3000 	ldr.w	r3, [r8]
 8004944:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004948:	3307      	adds	r3, #7
 800494a:	f023 0307 	bic.w	r3, r3, #7
 800494e:	f103 0208 	add.w	r2, r3, #8
 8004952:	f8c8 2000 	str.w	r2, [r8]
 8004956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800495e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004962:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004966:	9307      	str	r3, [sp, #28]
 8004968:	f8cd 8018 	str.w	r8, [sp, #24]
 800496c:	ee08 0a10 	vmov	s16, r0
 8004970:	4b9f      	ldr	r3, [pc, #636]	; (8004bf0 <_printf_float+0x2dc>)
 8004972:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004976:	f04f 32ff 	mov.w	r2, #4294967295
 800497a:	f7fc f8df 	bl	8000b3c <__aeabi_dcmpun>
 800497e:	bb88      	cbnz	r0, 80049e4 <_printf_float+0xd0>
 8004980:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004984:	4b9a      	ldr	r3, [pc, #616]	; (8004bf0 <_printf_float+0x2dc>)
 8004986:	f04f 32ff 	mov.w	r2, #4294967295
 800498a:	f7fc f8b9 	bl	8000b00 <__aeabi_dcmple>
 800498e:	bb48      	cbnz	r0, 80049e4 <_printf_float+0xd0>
 8004990:	2200      	movs	r2, #0
 8004992:	2300      	movs	r3, #0
 8004994:	4640      	mov	r0, r8
 8004996:	4649      	mov	r1, r9
 8004998:	f7fc f8a8 	bl	8000aec <__aeabi_dcmplt>
 800499c:	b110      	cbz	r0, 80049a4 <_printf_float+0x90>
 800499e:	232d      	movs	r3, #45	; 0x2d
 80049a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049a4:	4b93      	ldr	r3, [pc, #588]	; (8004bf4 <_printf_float+0x2e0>)
 80049a6:	4894      	ldr	r0, [pc, #592]	; (8004bf8 <_printf_float+0x2e4>)
 80049a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80049ac:	bf94      	ite	ls
 80049ae:	4698      	movls	r8, r3
 80049b0:	4680      	movhi	r8, r0
 80049b2:	2303      	movs	r3, #3
 80049b4:	6123      	str	r3, [r4, #16]
 80049b6:	9b05      	ldr	r3, [sp, #20]
 80049b8:	f023 0204 	bic.w	r2, r3, #4
 80049bc:	6022      	str	r2, [r4, #0]
 80049be:	f04f 0900 	mov.w	r9, #0
 80049c2:	9700      	str	r7, [sp, #0]
 80049c4:	4633      	mov	r3, r6
 80049c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80049c8:	4621      	mov	r1, r4
 80049ca:	4628      	mov	r0, r5
 80049cc:	f000 f9d8 	bl	8004d80 <_printf_common>
 80049d0:	3001      	adds	r0, #1
 80049d2:	f040 8090 	bne.w	8004af6 <_printf_float+0x1e2>
 80049d6:	f04f 30ff 	mov.w	r0, #4294967295
 80049da:	b00d      	add	sp, #52	; 0x34
 80049dc:	ecbd 8b02 	vpop	{d8}
 80049e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049e4:	4642      	mov	r2, r8
 80049e6:	464b      	mov	r3, r9
 80049e8:	4640      	mov	r0, r8
 80049ea:	4649      	mov	r1, r9
 80049ec:	f7fc f8a6 	bl	8000b3c <__aeabi_dcmpun>
 80049f0:	b140      	cbz	r0, 8004a04 <_printf_float+0xf0>
 80049f2:	464b      	mov	r3, r9
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	bfbc      	itt	lt
 80049f8:	232d      	movlt	r3, #45	; 0x2d
 80049fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80049fe:	487f      	ldr	r0, [pc, #508]	; (8004bfc <_printf_float+0x2e8>)
 8004a00:	4b7f      	ldr	r3, [pc, #508]	; (8004c00 <_printf_float+0x2ec>)
 8004a02:	e7d1      	b.n	80049a8 <_printf_float+0x94>
 8004a04:	6863      	ldr	r3, [r4, #4]
 8004a06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004a0a:	9206      	str	r2, [sp, #24]
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	d13f      	bne.n	8004a90 <_printf_float+0x17c>
 8004a10:	2306      	movs	r3, #6
 8004a12:	6063      	str	r3, [r4, #4]
 8004a14:	9b05      	ldr	r3, [sp, #20]
 8004a16:	6861      	ldr	r1, [r4, #4]
 8004a18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	9303      	str	r3, [sp, #12]
 8004a20:	ab0a      	add	r3, sp, #40	; 0x28
 8004a22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004a26:	ab09      	add	r3, sp, #36	; 0x24
 8004a28:	ec49 8b10 	vmov	d0, r8, r9
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	6022      	str	r2, [r4, #0]
 8004a30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a34:	4628      	mov	r0, r5
 8004a36:	f7ff fecd 	bl	80047d4 <__cvt>
 8004a3a:	9b06      	ldr	r3, [sp, #24]
 8004a3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a3e:	2b47      	cmp	r3, #71	; 0x47
 8004a40:	4680      	mov	r8, r0
 8004a42:	d108      	bne.n	8004a56 <_printf_float+0x142>
 8004a44:	1cc8      	adds	r0, r1, #3
 8004a46:	db02      	blt.n	8004a4e <_printf_float+0x13a>
 8004a48:	6863      	ldr	r3, [r4, #4]
 8004a4a:	4299      	cmp	r1, r3
 8004a4c:	dd41      	ble.n	8004ad2 <_printf_float+0x1be>
 8004a4e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004a52:	fa5f fb8b 	uxtb.w	fp, fp
 8004a56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004a5a:	d820      	bhi.n	8004a9e <_printf_float+0x18a>
 8004a5c:	3901      	subs	r1, #1
 8004a5e:	465a      	mov	r2, fp
 8004a60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a64:	9109      	str	r1, [sp, #36]	; 0x24
 8004a66:	f7ff ff17 	bl	8004898 <__exponent>
 8004a6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a6c:	1813      	adds	r3, r2, r0
 8004a6e:	2a01      	cmp	r2, #1
 8004a70:	4681      	mov	r9, r0
 8004a72:	6123      	str	r3, [r4, #16]
 8004a74:	dc02      	bgt.n	8004a7c <_printf_float+0x168>
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	07d2      	lsls	r2, r2, #31
 8004a7a:	d501      	bpl.n	8004a80 <_printf_float+0x16c>
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	6123      	str	r3, [r4, #16]
 8004a80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d09c      	beq.n	80049c2 <_printf_float+0xae>
 8004a88:	232d      	movs	r3, #45	; 0x2d
 8004a8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a8e:	e798      	b.n	80049c2 <_printf_float+0xae>
 8004a90:	9a06      	ldr	r2, [sp, #24]
 8004a92:	2a47      	cmp	r2, #71	; 0x47
 8004a94:	d1be      	bne.n	8004a14 <_printf_float+0x100>
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1bc      	bne.n	8004a14 <_printf_float+0x100>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e7b9      	b.n	8004a12 <_printf_float+0xfe>
 8004a9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004aa2:	d118      	bne.n	8004ad6 <_printf_float+0x1c2>
 8004aa4:	2900      	cmp	r1, #0
 8004aa6:	6863      	ldr	r3, [r4, #4]
 8004aa8:	dd0b      	ble.n	8004ac2 <_printf_float+0x1ae>
 8004aaa:	6121      	str	r1, [r4, #16]
 8004aac:	b913      	cbnz	r3, 8004ab4 <_printf_float+0x1a0>
 8004aae:	6822      	ldr	r2, [r4, #0]
 8004ab0:	07d0      	lsls	r0, r2, #31
 8004ab2:	d502      	bpl.n	8004aba <_printf_float+0x1a6>
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	440b      	add	r3, r1
 8004ab8:	6123      	str	r3, [r4, #16]
 8004aba:	65a1      	str	r1, [r4, #88]	; 0x58
 8004abc:	f04f 0900 	mov.w	r9, #0
 8004ac0:	e7de      	b.n	8004a80 <_printf_float+0x16c>
 8004ac2:	b913      	cbnz	r3, 8004aca <_printf_float+0x1b6>
 8004ac4:	6822      	ldr	r2, [r4, #0]
 8004ac6:	07d2      	lsls	r2, r2, #31
 8004ac8:	d501      	bpl.n	8004ace <_printf_float+0x1ba>
 8004aca:	3302      	adds	r3, #2
 8004acc:	e7f4      	b.n	8004ab8 <_printf_float+0x1a4>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e7f2      	b.n	8004ab8 <_printf_float+0x1a4>
 8004ad2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ad8:	4299      	cmp	r1, r3
 8004ada:	db05      	blt.n	8004ae8 <_printf_float+0x1d4>
 8004adc:	6823      	ldr	r3, [r4, #0]
 8004ade:	6121      	str	r1, [r4, #16]
 8004ae0:	07d8      	lsls	r0, r3, #31
 8004ae2:	d5ea      	bpl.n	8004aba <_printf_float+0x1a6>
 8004ae4:	1c4b      	adds	r3, r1, #1
 8004ae6:	e7e7      	b.n	8004ab8 <_printf_float+0x1a4>
 8004ae8:	2900      	cmp	r1, #0
 8004aea:	bfd4      	ite	le
 8004aec:	f1c1 0202 	rsble	r2, r1, #2
 8004af0:	2201      	movgt	r2, #1
 8004af2:	4413      	add	r3, r2
 8004af4:	e7e0      	b.n	8004ab8 <_printf_float+0x1a4>
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	055a      	lsls	r2, r3, #21
 8004afa:	d407      	bmi.n	8004b0c <_printf_float+0x1f8>
 8004afc:	6923      	ldr	r3, [r4, #16]
 8004afe:	4642      	mov	r2, r8
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b8      	blx	r7
 8004b06:	3001      	adds	r0, #1
 8004b08:	d12c      	bne.n	8004b64 <_printf_float+0x250>
 8004b0a:	e764      	b.n	80049d6 <_printf_float+0xc2>
 8004b0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b10:	f240 80e0 	bls.w	8004cd4 <_printf_float+0x3c0>
 8004b14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b18:	2200      	movs	r2, #0
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	f7fb ffdc 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	d034      	beq.n	8004b8e <_printf_float+0x27a>
 8004b24:	4a37      	ldr	r2, [pc, #220]	; (8004c04 <_printf_float+0x2f0>)
 8004b26:	2301      	movs	r3, #1
 8004b28:	4631      	mov	r1, r6
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b8      	blx	r7
 8004b2e:	3001      	adds	r0, #1
 8004b30:	f43f af51 	beq.w	80049d6 <_printf_float+0xc2>
 8004b34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	db02      	blt.n	8004b42 <_printf_float+0x22e>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	07d8      	lsls	r0, r3, #31
 8004b40:	d510      	bpl.n	8004b64 <_printf_float+0x250>
 8004b42:	ee18 3a10 	vmov	r3, s16
 8004b46:	4652      	mov	r2, sl
 8004b48:	4631      	mov	r1, r6
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	47b8      	blx	r7
 8004b4e:	3001      	adds	r0, #1
 8004b50:	f43f af41 	beq.w	80049d6 <_printf_float+0xc2>
 8004b54:	f04f 0800 	mov.w	r8, #0
 8004b58:	f104 091a 	add.w	r9, r4, #26
 8004b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	4543      	cmp	r3, r8
 8004b62:	dc09      	bgt.n	8004b78 <_printf_float+0x264>
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	079b      	lsls	r3, r3, #30
 8004b68:	f100 8105 	bmi.w	8004d76 <_printf_float+0x462>
 8004b6c:	68e0      	ldr	r0, [r4, #12]
 8004b6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b70:	4298      	cmp	r0, r3
 8004b72:	bfb8      	it	lt
 8004b74:	4618      	movlt	r0, r3
 8004b76:	e730      	b.n	80049da <_printf_float+0xc6>
 8004b78:	2301      	movs	r3, #1
 8004b7a:	464a      	mov	r2, r9
 8004b7c:	4631      	mov	r1, r6
 8004b7e:	4628      	mov	r0, r5
 8004b80:	47b8      	blx	r7
 8004b82:	3001      	adds	r0, #1
 8004b84:	f43f af27 	beq.w	80049d6 <_printf_float+0xc2>
 8004b88:	f108 0801 	add.w	r8, r8, #1
 8004b8c:	e7e6      	b.n	8004b5c <_printf_float+0x248>
 8004b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	dc39      	bgt.n	8004c08 <_printf_float+0x2f4>
 8004b94:	4a1b      	ldr	r2, [pc, #108]	; (8004c04 <_printf_float+0x2f0>)
 8004b96:	2301      	movs	r3, #1
 8004b98:	4631      	mov	r1, r6
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	47b8      	blx	r7
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	f43f af19 	beq.w	80049d6 <_printf_float+0xc2>
 8004ba4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	d102      	bne.n	8004bb2 <_printf_float+0x29e>
 8004bac:	6823      	ldr	r3, [r4, #0]
 8004bae:	07d9      	lsls	r1, r3, #31
 8004bb0:	d5d8      	bpl.n	8004b64 <_printf_float+0x250>
 8004bb2:	ee18 3a10 	vmov	r3, s16
 8004bb6:	4652      	mov	r2, sl
 8004bb8:	4631      	mov	r1, r6
 8004bba:	4628      	mov	r0, r5
 8004bbc:	47b8      	blx	r7
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	f43f af09 	beq.w	80049d6 <_printf_float+0xc2>
 8004bc4:	f04f 0900 	mov.w	r9, #0
 8004bc8:	f104 0a1a 	add.w	sl, r4, #26
 8004bcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bce:	425b      	negs	r3, r3
 8004bd0:	454b      	cmp	r3, r9
 8004bd2:	dc01      	bgt.n	8004bd8 <_printf_float+0x2c4>
 8004bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bd6:	e792      	b.n	8004afe <_printf_float+0x1ea>
 8004bd8:	2301      	movs	r3, #1
 8004bda:	4652      	mov	r2, sl
 8004bdc:	4631      	mov	r1, r6
 8004bde:	4628      	mov	r0, r5
 8004be0:	47b8      	blx	r7
 8004be2:	3001      	adds	r0, #1
 8004be4:	f43f aef7 	beq.w	80049d6 <_printf_float+0xc2>
 8004be8:	f109 0901 	add.w	r9, r9, #1
 8004bec:	e7ee      	b.n	8004bcc <_printf_float+0x2b8>
 8004bee:	bf00      	nop
 8004bf0:	7fefffff 	.word	0x7fefffff
 8004bf4:	080090a0 	.word	0x080090a0
 8004bf8:	080090a4 	.word	0x080090a4
 8004bfc:	080090ac 	.word	0x080090ac
 8004c00:	080090a8 	.word	0x080090a8
 8004c04:	080090b0 	.word	0x080090b0
 8004c08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	bfa8      	it	ge
 8004c10:	461a      	movge	r2, r3
 8004c12:	2a00      	cmp	r2, #0
 8004c14:	4691      	mov	r9, r2
 8004c16:	dc37      	bgt.n	8004c88 <_printf_float+0x374>
 8004c18:	f04f 0b00 	mov.w	fp, #0
 8004c1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c20:	f104 021a 	add.w	r2, r4, #26
 8004c24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c26:	9305      	str	r3, [sp, #20]
 8004c28:	eba3 0309 	sub.w	r3, r3, r9
 8004c2c:	455b      	cmp	r3, fp
 8004c2e:	dc33      	bgt.n	8004c98 <_printf_float+0x384>
 8004c30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c34:	429a      	cmp	r2, r3
 8004c36:	db3b      	blt.n	8004cb0 <_printf_float+0x39c>
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	07da      	lsls	r2, r3, #31
 8004c3c:	d438      	bmi.n	8004cb0 <_printf_float+0x39c>
 8004c3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c40:	9b05      	ldr	r3, [sp, #20]
 8004c42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	eba2 0901 	sub.w	r9, r2, r1
 8004c4a:	4599      	cmp	r9, r3
 8004c4c:	bfa8      	it	ge
 8004c4e:	4699      	movge	r9, r3
 8004c50:	f1b9 0f00 	cmp.w	r9, #0
 8004c54:	dc35      	bgt.n	8004cc2 <_printf_float+0x3ae>
 8004c56:	f04f 0800 	mov.w	r8, #0
 8004c5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c5e:	f104 0a1a 	add.w	sl, r4, #26
 8004c62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c66:	1a9b      	subs	r3, r3, r2
 8004c68:	eba3 0309 	sub.w	r3, r3, r9
 8004c6c:	4543      	cmp	r3, r8
 8004c6e:	f77f af79 	ble.w	8004b64 <_printf_float+0x250>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4652      	mov	r2, sl
 8004c76:	4631      	mov	r1, r6
 8004c78:	4628      	mov	r0, r5
 8004c7a:	47b8      	blx	r7
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	f43f aeaa 	beq.w	80049d6 <_printf_float+0xc2>
 8004c82:	f108 0801 	add.w	r8, r8, #1
 8004c86:	e7ec      	b.n	8004c62 <_printf_float+0x34e>
 8004c88:	4613      	mov	r3, r2
 8004c8a:	4631      	mov	r1, r6
 8004c8c:	4642      	mov	r2, r8
 8004c8e:	4628      	mov	r0, r5
 8004c90:	47b8      	blx	r7
 8004c92:	3001      	adds	r0, #1
 8004c94:	d1c0      	bne.n	8004c18 <_printf_float+0x304>
 8004c96:	e69e      	b.n	80049d6 <_printf_float+0xc2>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	4631      	mov	r1, r6
 8004c9c:	4628      	mov	r0, r5
 8004c9e:	9205      	str	r2, [sp, #20]
 8004ca0:	47b8      	blx	r7
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	f43f ae97 	beq.w	80049d6 <_printf_float+0xc2>
 8004ca8:	9a05      	ldr	r2, [sp, #20]
 8004caa:	f10b 0b01 	add.w	fp, fp, #1
 8004cae:	e7b9      	b.n	8004c24 <_printf_float+0x310>
 8004cb0:	ee18 3a10 	vmov	r3, s16
 8004cb4:	4652      	mov	r2, sl
 8004cb6:	4631      	mov	r1, r6
 8004cb8:	4628      	mov	r0, r5
 8004cba:	47b8      	blx	r7
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	d1be      	bne.n	8004c3e <_printf_float+0x32a>
 8004cc0:	e689      	b.n	80049d6 <_printf_float+0xc2>
 8004cc2:	9a05      	ldr	r2, [sp, #20]
 8004cc4:	464b      	mov	r3, r9
 8004cc6:	4442      	add	r2, r8
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d1c1      	bne.n	8004c56 <_printf_float+0x342>
 8004cd2:	e680      	b.n	80049d6 <_printf_float+0xc2>
 8004cd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cd6:	2a01      	cmp	r2, #1
 8004cd8:	dc01      	bgt.n	8004cde <_printf_float+0x3ca>
 8004cda:	07db      	lsls	r3, r3, #31
 8004cdc:	d538      	bpl.n	8004d50 <_printf_float+0x43c>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f ae74 	beq.w	80049d6 <_printf_float+0xc2>
 8004cee:	ee18 3a10 	vmov	r3, s16
 8004cf2:	4652      	mov	r2, sl
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f ae6b 	beq.w	80049d6 <_printf_float+0xc2>
 8004d00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d04:	2200      	movs	r2, #0
 8004d06:	2300      	movs	r3, #0
 8004d08:	f7fb fee6 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d0c:	b9d8      	cbnz	r0, 8004d46 <_printf_float+0x432>
 8004d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d10:	f108 0201 	add.w	r2, r8, #1
 8004d14:	3b01      	subs	r3, #1
 8004d16:	4631      	mov	r1, r6
 8004d18:	4628      	mov	r0, r5
 8004d1a:	47b8      	blx	r7
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	d10e      	bne.n	8004d3e <_printf_float+0x42a>
 8004d20:	e659      	b.n	80049d6 <_printf_float+0xc2>
 8004d22:	2301      	movs	r3, #1
 8004d24:	4652      	mov	r2, sl
 8004d26:	4631      	mov	r1, r6
 8004d28:	4628      	mov	r0, r5
 8004d2a:	47b8      	blx	r7
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	f43f ae52 	beq.w	80049d6 <_printf_float+0xc2>
 8004d32:	f108 0801 	add.w	r8, r8, #1
 8004d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	4543      	cmp	r3, r8
 8004d3c:	dcf1      	bgt.n	8004d22 <_printf_float+0x40e>
 8004d3e:	464b      	mov	r3, r9
 8004d40:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d44:	e6dc      	b.n	8004b00 <_printf_float+0x1ec>
 8004d46:	f04f 0800 	mov.w	r8, #0
 8004d4a:	f104 0a1a 	add.w	sl, r4, #26
 8004d4e:	e7f2      	b.n	8004d36 <_printf_float+0x422>
 8004d50:	2301      	movs	r3, #1
 8004d52:	4642      	mov	r2, r8
 8004d54:	e7df      	b.n	8004d16 <_printf_float+0x402>
 8004d56:	2301      	movs	r3, #1
 8004d58:	464a      	mov	r2, r9
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b8      	blx	r7
 8004d60:	3001      	adds	r0, #1
 8004d62:	f43f ae38 	beq.w	80049d6 <_printf_float+0xc2>
 8004d66:	f108 0801 	add.w	r8, r8, #1
 8004d6a:	68e3      	ldr	r3, [r4, #12]
 8004d6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d6e:	1a5b      	subs	r3, r3, r1
 8004d70:	4543      	cmp	r3, r8
 8004d72:	dcf0      	bgt.n	8004d56 <_printf_float+0x442>
 8004d74:	e6fa      	b.n	8004b6c <_printf_float+0x258>
 8004d76:	f04f 0800 	mov.w	r8, #0
 8004d7a:	f104 0919 	add.w	r9, r4, #25
 8004d7e:	e7f4      	b.n	8004d6a <_printf_float+0x456>

08004d80 <_printf_common>:
 8004d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d84:	4616      	mov	r6, r2
 8004d86:	4699      	mov	r9, r3
 8004d88:	688a      	ldr	r2, [r1, #8]
 8004d8a:	690b      	ldr	r3, [r1, #16]
 8004d8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d90:	4293      	cmp	r3, r2
 8004d92:	bfb8      	it	lt
 8004d94:	4613      	movlt	r3, r2
 8004d96:	6033      	str	r3, [r6, #0]
 8004d98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d9c:	4607      	mov	r7, r0
 8004d9e:	460c      	mov	r4, r1
 8004da0:	b10a      	cbz	r2, 8004da6 <_printf_common+0x26>
 8004da2:	3301      	adds	r3, #1
 8004da4:	6033      	str	r3, [r6, #0]
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	0699      	lsls	r1, r3, #26
 8004daa:	bf42      	ittt	mi
 8004dac:	6833      	ldrmi	r3, [r6, #0]
 8004dae:	3302      	addmi	r3, #2
 8004db0:	6033      	strmi	r3, [r6, #0]
 8004db2:	6825      	ldr	r5, [r4, #0]
 8004db4:	f015 0506 	ands.w	r5, r5, #6
 8004db8:	d106      	bne.n	8004dc8 <_printf_common+0x48>
 8004dba:	f104 0a19 	add.w	sl, r4, #25
 8004dbe:	68e3      	ldr	r3, [r4, #12]
 8004dc0:	6832      	ldr	r2, [r6, #0]
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	42ab      	cmp	r3, r5
 8004dc6:	dc26      	bgt.n	8004e16 <_printf_common+0x96>
 8004dc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004dcc:	1e13      	subs	r3, r2, #0
 8004dce:	6822      	ldr	r2, [r4, #0]
 8004dd0:	bf18      	it	ne
 8004dd2:	2301      	movne	r3, #1
 8004dd4:	0692      	lsls	r2, r2, #26
 8004dd6:	d42b      	bmi.n	8004e30 <_printf_common+0xb0>
 8004dd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ddc:	4649      	mov	r1, r9
 8004dde:	4638      	mov	r0, r7
 8004de0:	47c0      	blx	r8
 8004de2:	3001      	adds	r0, #1
 8004de4:	d01e      	beq.n	8004e24 <_printf_common+0xa4>
 8004de6:	6823      	ldr	r3, [r4, #0]
 8004de8:	68e5      	ldr	r5, [r4, #12]
 8004dea:	6832      	ldr	r2, [r6, #0]
 8004dec:	f003 0306 	and.w	r3, r3, #6
 8004df0:	2b04      	cmp	r3, #4
 8004df2:	bf08      	it	eq
 8004df4:	1aad      	subeq	r5, r5, r2
 8004df6:	68a3      	ldr	r3, [r4, #8]
 8004df8:	6922      	ldr	r2, [r4, #16]
 8004dfa:	bf0c      	ite	eq
 8004dfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e00:	2500      	movne	r5, #0
 8004e02:	4293      	cmp	r3, r2
 8004e04:	bfc4      	itt	gt
 8004e06:	1a9b      	subgt	r3, r3, r2
 8004e08:	18ed      	addgt	r5, r5, r3
 8004e0a:	2600      	movs	r6, #0
 8004e0c:	341a      	adds	r4, #26
 8004e0e:	42b5      	cmp	r5, r6
 8004e10:	d11a      	bne.n	8004e48 <_printf_common+0xc8>
 8004e12:	2000      	movs	r0, #0
 8004e14:	e008      	b.n	8004e28 <_printf_common+0xa8>
 8004e16:	2301      	movs	r3, #1
 8004e18:	4652      	mov	r2, sl
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	4638      	mov	r0, r7
 8004e1e:	47c0      	blx	r8
 8004e20:	3001      	adds	r0, #1
 8004e22:	d103      	bne.n	8004e2c <_printf_common+0xac>
 8004e24:	f04f 30ff 	mov.w	r0, #4294967295
 8004e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e2c:	3501      	adds	r5, #1
 8004e2e:	e7c6      	b.n	8004dbe <_printf_common+0x3e>
 8004e30:	18e1      	adds	r1, r4, r3
 8004e32:	1c5a      	adds	r2, r3, #1
 8004e34:	2030      	movs	r0, #48	; 0x30
 8004e36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e3a:	4422      	add	r2, r4
 8004e3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e44:	3302      	adds	r3, #2
 8004e46:	e7c7      	b.n	8004dd8 <_printf_common+0x58>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	4622      	mov	r2, r4
 8004e4c:	4649      	mov	r1, r9
 8004e4e:	4638      	mov	r0, r7
 8004e50:	47c0      	blx	r8
 8004e52:	3001      	adds	r0, #1
 8004e54:	d0e6      	beq.n	8004e24 <_printf_common+0xa4>
 8004e56:	3601      	adds	r6, #1
 8004e58:	e7d9      	b.n	8004e0e <_printf_common+0x8e>
	...

08004e5c <_printf_i>:
 8004e5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e60:	460c      	mov	r4, r1
 8004e62:	4691      	mov	r9, r2
 8004e64:	7e27      	ldrb	r7, [r4, #24]
 8004e66:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e68:	2f78      	cmp	r7, #120	; 0x78
 8004e6a:	4680      	mov	r8, r0
 8004e6c:	469a      	mov	sl, r3
 8004e6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e72:	d807      	bhi.n	8004e84 <_printf_i+0x28>
 8004e74:	2f62      	cmp	r7, #98	; 0x62
 8004e76:	d80a      	bhi.n	8004e8e <_printf_i+0x32>
 8004e78:	2f00      	cmp	r7, #0
 8004e7a:	f000 80d8 	beq.w	800502e <_printf_i+0x1d2>
 8004e7e:	2f58      	cmp	r7, #88	; 0x58
 8004e80:	f000 80a3 	beq.w	8004fca <_printf_i+0x16e>
 8004e84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004e88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e8c:	e03a      	b.n	8004f04 <_printf_i+0xa8>
 8004e8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e92:	2b15      	cmp	r3, #21
 8004e94:	d8f6      	bhi.n	8004e84 <_printf_i+0x28>
 8004e96:	a001      	add	r0, pc, #4	; (adr r0, 8004e9c <_printf_i+0x40>)
 8004e98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004e9c:	08004ef5 	.word	0x08004ef5
 8004ea0:	08004f09 	.word	0x08004f09
 8004ea4:	08004e85 	.word	0x08004e85
 8004ea8:	08004e85 	.word	0x08004e85
 8004eac:	08004e85 	.word	0x08004e85
 8004eb0:	08004e85 	.word	0x08004e85
 8004eb4:	08004f09 	.word	0x08004f09
 8004eb8:	08004e85 	.word	0x08004e85
 8004ebc:	08004e85 	.word	0x08004e85
 8004ec0:	08004e85 	.word	0x08004e85
 8004ec4:	08004e85 	.word	0x08004e85
 8004ec8:	08005015 	.word	0x08005015
 8004ecc:	08004f39 	.word	0x08004f39
 8004ed0:	08004ff7 	.word	0x08004ff7
 8004ed4:	08004e85 	.word	0x08004e85
 8004ed8:	08004e85 	.word	0x08004e85
 8004edc:	08005037 	.word	0x08005037
 8004ee0:	08004e85 	.word	0x08004e85
 8004ee4:	08004f39 	.word	0x08004f39
 8004ee8:	08004e85 	.word	0x08004e85
 8004eec:	08004e85 	.word	0x08004e85
 8004ef0:	08004fff 	.word	0x08004fff
 8004ef4:	680b      	ldr	r3, [r1, #0]
 8004ef6:	1d1a      	adds	r2, r3, #4
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	600a      	str	r2, [r1, #0]
 8004efc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0a3      	b.n	8005050 <_printf_i+0x1f4>
 8004f08:	6825      	ldr	r5, [r4, #0]
 8004f0a:	6808      	ldr	r0, [r1, #0]
 8004f0c:	062e      	lsls	r6, r5, #24
 8004f0e:	f100 0304 	add.w	r3, r0, #4
 8004f12:	d50a      	bpl.n	8004f2a <_printf_i+0xce>
 8004f14:	6805      	ldr	r5, [r0, #0]
 8004f16:	600b      	str	r3, [r1, #0]
 8004f18:	2d00      	cmp	r5, #0
 8004f1a:	da03      	bge.n	8004f24 <_printf_i+0xc8>
 8004f1c:	232d      	movs	r3, #45	; 0x2d
 8004f1e:	426d      	negs	r5, r5
 8004f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f24:	485e      	ldr	r0, [pc, #376]	; (80050a0 <_printf_i+0x244>)
 8004f26:	230a      	movs	r3, #10
 8004f28:	e019      	b.n	8004f5e <_printf_i+0x102>
 8004f2a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f2e:	6805      	ldr	r5, [r0, #0]
 8004f30:	600b      	str	r3, [r1, #0]
 8004f32:	bf18      	it	ne
 8004f34:	b22d      	sxthne	r5, r5
 8004f36:	e7ef      	b.n	8004f18 <_printf_i+0xbc>
 8004f38:	680b      	ldr	r3, [r1, #0]
 8004f3a:	6825      	ldr	r5, [r4, #0]
 8004f3c:	1d18      	adds	r0, r3, #4
 8004f3e:	6008      	str	r0, [r1, #0]
 8004f40:	0628      	lsls	r0, r5, #24
 8004f42:	d501      	bpl.n	8004f48 <_printf_i+0xec>
 8004f44:	681d      	ldr	r5, [r3, #0]
 8004f46:	e002      	b.n	8004f4e <_printf_i+0xf2>
 8004f48:	0669      	lsls	r1, r5, #25
 8004f4a:	d5fb      	bpl.n	8004f44 <_printf_i+0xe8>
 8004f4c:	881d      	ldrh	r5, [r3, #0]
 8004f4e:	4854      	ldr	r0, [pc, #336]	; (80050a0 <_printf_i+0x244>)
 8004f50:	2f6f      	cmp	r7, #111	; 0x6f
 8004f52:	bf0c      	ite	eq
 8004f54:	2308      	moveq	r3, #8
 8004f56:	230a      	movne	r3, #10
 8004f58:	2100      	movs	r1, #0
 8004f5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f5e:	6866      	ldr	r6, [r4, #4]
 8004f60:	60a6      	str	r6, [r4, #8]
 8004f62:	2e00      	cmp	r6, #0
 8004f64:	bfa2      	ittt	ge
 8004f66:	6821      	ldrge	r1, [r4, #0]
 8004f68:	f021 0104 	bicge.w	r1, r1, #4
 8004f6c:	6021      	strge	r1, [r4, #0]
 8004f6e:	b90d      	cbnz	r5, 8004f74 <_printf_i+0x118>
 8004f70:	2e00      	cmp	r6, #0
 8004f72:	d04d      	beq.n	8005010 <_printf_i+0x1b4>
 8004f74:	4616      	mov	r6, r2
 8004f76:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f7a:	fb03 5711 	mls	r7, r3, r1, r5
 8004f7e:	5dc7      	ldrb	r7, [r0, r7]
 8004f80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f84:	462f      	mov	r7, r5
 8004f86:	42bb      	cmp	r3, r7
 8004f88:	460d      	mov	r5, r1
 8004f8a:	d9f4      	bls.n	8004f76 <_printf_i+0x11a>
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d10b      	bne.n	8004fa8 <_printf_i+0x14c>
 8004f90:	6823      	ldr	r3, [r4, #0]
 8004f92:	07df      	lsls	r7, r3, #31
 8004f94:	d508      	bpl.n	8004fa8 <_printf_i+0x14c>
 8004f96:	6923      	ldr	r3, [r4, #16]
 8004f98:	6861      	ldr	r1, [r4, #4]
 8004f9a:	4299      	cmp	r1, r3
 8004f9c:	bfde      	ittt	le
 8004f9e:	2330      	movle	r3, #48	; 0x30
 8004fa0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fa4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fa8:	1b92      	subs	r2, r2, r6
 8004faa:	6122      	str	r2, [r4, #16]
 8004fac:	f8cd a000 	str.w	sl, [sp]
 8004fb0:	464b      	mov	r3, r9
 8004fb2:	aa03      	add	r2, sp, #12
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	f7ff fee2 	bl	8004d80 <_printf_common>
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d14c      	bne.n	800505a <_printf_i+0x1fe>
 8004fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc4:	b004      	add	sp, #16
 8004fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fca:	4835      	ldr	r0, [pc, #212]	; (80050a0 <_printf_i+0x244>)
 8004fcc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	680e      	ldr	r6, [r1, #0]
 8004fd4:	061f      	lsls	r7, r3, #24
 8004fd6:	f856 5b04 	ldr.w	r5, [r6], #4
 8004fda:	600e      	str	r6, [r1, #0]
 8004fdc:	d514      	bpl.n	8005008 <_printf_i+0x1ac>
 8004fde:	07d9      	lsls	r1, r3, #31
 8004fe0:	bf44      	itt	mi
 8004fe2:	f043 0320 	orrmi.w	r3, r3, #32
 8004fe6:	6023      	strmi	r3, [r4, #0]
 8004fe8:	b91d      	cbnz	r5, 8004ff2 <_printf_i+0x196>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	f023 0320 	bic.w	r3, r3, #32
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	2310      	movs	r3, #16
 8004ff4:	e7b0      	b.n	8004f58 <_printf_i+0xfc>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	f043 0320 	orr.w	r3, r3, #32
 8004ffc:	6023      	str	r3, [r4, #0]
 8004ffe:	2378      	movs	r3, #120	; 0x78
 8005000:	4828      	ldr	r0, [pc, #160]	; (80050a4 <_printf_i+0x248>)
 8005002:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005006:	e7e3      	b.n	8004fd0 <_printf_i+0x174>
 8005008:	065e      	lsls	r6, r3, #25
 800500a:	bf48      	it	mi
 800500c:	b2ad      	uxthmi	r5, r5
 800500e:	e7e6      	b.n	8004fde <_printf_i+0x182>
 8005010:	4616      	mov	r6, r2
 8005012:	e7bb      	b.n	8004f8c <_printf_i+0x130>
 8005014:	680b      	ldr	r3, [r1, #0]
 8005016:	6826      	ldr	r6, [r4, #0]
 8005018:	6960      	ldr	r0, [r4, #20]
 800501a:	1d1d      	adds	r5, r3, #4
 800501c:	600d      	str	r5, [r1, #0]
 800501e:	0635      	lsls	r5, r6, #24
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	d501      	bpl.n	8005028 <_printf_i+0x1cc>
 8005024:	6018      	str	r0, [r3, #0]
 8005026:	e002      	b.n	800502e <_printf_i+0x1d2>
 8005028:	0671      	lsls	r1, r6, #25
 800502a:	d5fb      	bpl.n	8005024 <_printf_i+0x1c8>
 800502c:	8018      	strh	r0, [r3, #0]
 800502e:	2300      	movs	r3, #0
 8005030:	6123      	str	r3, [r4, #16]
 8005032:	4616      	mov	r6, r2
 8005034:	e7ba      	b.n	8004fac <_printf_i+0x150>
 8005036:	680b      	ldr	r3, [r1, #0]
 8005038:	1d1a      	adds	r2, r3, #4
 800503a:	600a      	str	r2, [r1, #0]
 800503c:	681e      	ldr	r6, [r3, #0]
 800503e:	6862      	ldr	r2, [r4, #4]
 8005040:	2100      	movs	r1, #0
 8005042:	4630      	mov	r0, r6
 8005044:	f7fb f8d4 	bl	80001f0 <memchr>
 8005048:	b108      	cbz	r0, 800504e <_printf_i+0x1f2>
 800504a:	1b80      	subs	r0, r0, r6
 800504c:	6060      	str	r0, [r4, #4]
 800504e:	6863      	ldr	r3, [r4, #4]
 8005050:	6123      	str	r3, [r4, #16]
 8005052:	2300      	movs	r3, #0
 8005054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005058:	e7a8      	b.n	8004fac <_printf_i+0x150>
 800505a:	6923      	ldr	r3, [r4, #16]
 800505c:	4632      	mov	r2, r6
 800505e:	4649      	mov	r1, r9
 8005060:	4640      	mov	r0, r8
 8005062:	47d0      	blx	sl
 8005064:	3001      	adds	r0, #1
 8005066:	d0ab      	beq.n	8004fc0 <_printf_i+0x164>
 8005068:	6823      	ldr	r3, [r4, #0]
 800506a:	079b      	lsls	r3, r3, #30
 800506c:	d413      	bmi.n	8005096 <_printf_i+0x23a>
 800506e:	68e0      	ldr	r0, [r4, #12]
 8005070:	9b03      	ldr	r3, [sp, #12]
 8005072:	4298      	cmp	r0, r3
 8005074:	bfb8      	it	lt
 8005076:	4618      	movlt	r0, r3
 8005078:	e7a4      	b.n	8004fc4 <_printf_i+0x168>
 800507a:	2301      	movs	r3, #1
 800507c:	4632      	mov	r2, r6
 800507e:	4649      	mov	r1, r9
 8005080:	4640      	mov	r0, r8
 8005082:	47d0      	blx	sl
 8005084:	3001      	adds	r0, #1
 8005086:	d09b      	beq.n	8004fc0 <_printf_i+0x164>
 8005088:	3501      	adds	r5, #1
 800508a:	68e3      	ldr	r3, [r4, #12]
 800508c:	9903      	ldr	r1, [sp, #12]
 800508e:	1a5b      	subs	r3, r3, r1
 8005090:	42ab      	cmp	r3, r5
 8005092:	dcf2      	bgt.n	800507a <_printf_i+0x21e>
 8005094:	e7eb      	b.n	800506e <_printf_i+0x212>
 8005096:	2500      	movs	r5, #0
 8005098:	f104 0619 	add.w	r6, r4, #25
 800509c:	e7f5      	b.n	800508a <_printf_i+0x22e>
 800509e:	bf00      	nop
 80050a0:	080090b2 	.word	0x080090b2
 80050a4:	080090c3 	.word	0x080090c3

080050a8 <_scanf_float>:
 80050a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ac:	b087      	sub	sp, #28
 80050ae:	4617      	mov	r7, r2
 80050b0:	9303      	str	r3, [sp, #12]
 80050b2:	688b      	ldr	r3, [r1, #8]
 80050b4:	1e5a      	subs	r2, r3, #1
 80050b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80050ba:	bf83      	ittte	hi
 80050bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80050c0:	195b      	addhi	r3, r3, r5
 80050c2:	9302      	strhi	r3, [sp, #8]
 80050c4:	2300      	movls	r3, #0
 80050c6:	bf86      	itte	hi
 80050c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80050cc:	608b      	strhi	r3, [r1, #8]
 80050ce:	9302      	strls	r3, [sp, #8]
 80050d0:	680b      	ldr	r3, [r1, #0]
 80050d2:	468b      	mov	fp, r1
 80050d4:	2500      	movs	r5, #0
 80050d6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80050da:	f84b 3b1c 	str.w	r3, [fp], #28
 80050de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80050e2:	4680      	mov	r8, r0
 80050e4:	460c      	mov	r4, r1
 80050e6:	465e      	mov	r6, fp
 80050e8:	46aa      	mov	sl, r5
 80050ea:	46a9      	mov	r9, r5
 80050ec:	9501      	str	r5, [sp, #4]
 80050ee:	68a2      	ldr	r2, [r4, #8]
 80050f0:	b152      	cbz	r2, 8005108 <_scanf_float+0x60>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	2b4e      	cmp	r3, #78	; 0x4e
 80050f8:	d864      	bhi.n	80051c4 <_scanf_float+0x11c>
 80050fa:	2b40      	cmp	r3, #64	; 0x40
 80050fc:	d83c      	bhi.n	8005178 <_scanf_float+0xd0>
 80050fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005102:	b2c8      	uxtb	r0, r1
 8005104:	280e      	cmp	r0, #14
 8005106:	d93a      	bls.n	800517e <_scanf_float+0xd6>
 8005108:	f1b9 0f00 	cmp.w	r9, #0
 800510c:	d003      	beq.n	8005116 <_scanf_float+0x6e>
 800510e:	6823      	ldr	r3, [r4, #0]
 8005110:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005114:	6023      	str	r3, [r4, #0]
 8005116:	f10a 3aff 	add.w	sl, sl, #4294967295
 800511a:	f1ba 0f01 	cmp.w	sl, #1
 800511e:	f200 8113 	bhi.w	8005348 <_scanf_float+0x2a0>
 8005122:	455e      	cmp	r6, fp
 8005124:	f200 8105 	bhi.w	8005332 <_scanf_float+0x28a>
 8005128:	2501      	movs	r5, #1
 800512a:	4628      	mov	r0, r5
 800512c:	b007      	add	sp, #28
 800512e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005132:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005136:	2a0d      	cmp	r2, #13
 8005138:	d8e6      	bhi.n	8005108 <_scanf_float+0x60>
 800513a:	a101      	add	r1, pc, #4	; (adr r1, 8005140 <_scanf_float+0x98>)
 800513c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005140:	0800527f 	.word	0x0800527f
 8005144:	08005109 	.word	0x08005109
 8005148:	08005109 	.word	0x08005109
 800514c:	08005109 	.word	0x08005109
 8005150:	080052df 	.word	0x080052df
 8005154:	080052b7 	.word	0x080052b7
 8005158:	08005109 	.word	0x08005109
 800515c:	08005109 	.word	0x08005109
 8005160:	0800528d 	.word	0x0800528d
 8005164:	08005109 	.word	0x08005109
 8005168:	08005109 	.word	0x08005109
 800516c:	08005109 	.word	0x08005109
 8005170:	08005109 	.word	0x08005109
 8005174:	08005245 	.word	0x08005245
 8005178:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800517c:	e7db      	b.n	8005136 <_scanf_float+0x8e>
 800517e:	290e      	cmp	r1, #14
 8005180:	d8c2      	bhi.n	8005108 <_scanf_float+0x60>
 8005182:	a001      	add	r0, pc, #4	; (adr r0, 8005188 <_scanf_float+0xe0>)
 8005184:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005188:	08005237 	.word	0x08005237
 800518c:	08005109 	.word	0x08005109
 8005190:	08005237 	.word	0x08005237
 8005194:	080052cb 	.word	0x080052cb
 8005198:	08005109 	.word	0x08005109
 800519c:	080051e5 	.word	0x080051e5
 80051a0:	08005221 	.word	0x08005221
 80051a4:	08005221 	.word	0x08005221
 80051a8:	08005221 	.word	0x08005221
 80051ac:	08005221 	.word	0x08005221
 80051b0:	08005221 	.word	0x08005221
 80051b4:	08005221 	.word	0x08005221
 80051b8:	08005221 	.word	0x08005221
 80051bc:	08005221 	.word	0x08005221
 80051c0:	08005221 	.word	0x08005221
 80051c4:	2b6e      	cmp	r3, #110	; 0x6e
 80051c6:	d809      	bhi.n	80051dc <_scanf_float+0x134>
 80051c8:	2b60      	cmp	r3, #96	; 0x60
 80051ca:	d8b2      	bhi.n	8005132 <_scanf_float+0x8a>
 80051cc:	2b54      	cmp	r3, #84	; 0x54
 80051ce:	d077      	beq.n	80052c0 <_scanf_float+0x218>
 80051d0:	2b59      	cmp	r3, #89	; 0x59
 80051d2:	d199      	bne.n	8005108 <_scanf_float+0x60>
 80051d4:	2d07      	cmp	r5, #7
 80051d6:	d197      	bne.n	8005108 <_scanf_float+0x60>
 80051d8:	2508      	movs	r5, #8
 80051da:	e029      	b.n	8005230 <_scanf_float+0x188>
 80051dc:	2b74      	cmp	r3, #116	; 0x74
 80051de:	d06f      	beq.n	80052c0 <_scanf_float+0x218>
 80051e0:	2b79      	cmp	r3, #121	; 0x79
 80051e2:	e7f6      	b.n	80051d2 <_scanf_float+0x12a>
 80051e4:	6821      	ldr	r1, [r4, #0]
 80051e6:	05c8      	lsls	r0, r1, #23
 80051e8:	d51a      	bpl.n	8005220 <_scanf_float+0x178>
 80051ea:	9b02      	ldr	r3, [sp, #8]
 80051ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80051f0:	6021      	str	r1, [r4, #0]
 80051f2:	f109 0901 	add.w	r9, r9, #1
 80051f6:	b11b      	cbz	r3, 8005200 <_scanf_float+0x158>
 80051f8:	3b01      	subs	r3, #1
 80051fa:	3201      	adds	r2, #1
 80051fc:	9302      	str	r3, [sp, #8]
 80051fe:	60a2      	str	r2, [r4, #8]
 8005200:	68a3      	ldr	r3, [r4, #8]
 8005202:	3b01      	subs	r3, #1
 8005204:	60a3      	str	r3, [r4, #8]
 8005206:	6923      	ldr	r3, [r4, #16]
 8005208:	3301      	adds	r3, #1
 800520a:	6123      	str	r3, [r4, #16]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3b01      	subs	r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	607b      	str	r3, [r7, #4]
 8005214:	f340 8084 	ble.w	8005320 <_scanf_float+0x278>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	3301      	adds	r3, #1
 800521c:	603b      	str	r3, [r7, #0]
 800521e:	e766      	b.n	80050ee <_scanf_float+0x46>
 8005220:	eb1a 0f05 	cmn.w	sl, r5
 8005224:	f47f af70 	bne.w	8005108 <_scanf_float+0x60>
 8005228:	6822      	ldr	r2, [r4, #0]
 800522a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800522e:	6022      	str	r2, [r4, #0]
 8005230:	f806 3b01 	strb.w	r3, [r6], #1
 8005234:	e7e4      	b.n	8005200 <_scanf_float+0x158>
 8005236:	6822      	ldr	r2, [r4, #0]
 8005238:	0610      	lsls	r0, r2, #24
 800523a:	f57f af65 	bpl.w	8005108 <_scanf_float+0x60>
 800523e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005242:	e7f4      	b.n	800522e <_scanf_float+0x186>
 8005244:	f1ba 0f00 	cmp.w	sl, #0
 8005248:	d10e      	bne.n	8005268 <_scanf_float+0x1c0>
 800524a:	f1b9 0f00 	cmp.w	r9, #0
 800524e:	d10e      	bne.n	800526e <_scanf_float+0x1c6>
 8005250:	6822      	ldr	r2, [r4, #0]
 8005252:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005256:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800525a:	d108      	bne.n	800526e <_scanf_float+0x1c6>
 800525c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005260:	6022      	str	r2, [r4, #0]
 8005262:	f04f 0a01 	mov.w	sl, #1
 8005266:	e7e3      	b.n	8005230 <_scanf_float+0x188>
 8005268:	f1ba 0f02 	cmp.w	sl, #2
 800526c:	d055      	beq.n	800531a <_scanf_float+0x272>
 800526e:	2d01      	cmp	r5, #1
 8005270:	d002      	beq.n	8005278 <_scanf_float+0x1d0>
 8005272:	2d04      	cmp	r5, #4
 8005274:	f47f af48 	bne.w	8005108 <_scanf_float+0x60>
 8005278:	3501      	adds	r5, #1
 800527a:	b2ed      	uxtb	r5, r5
 800527c:	e7d8      	b.n	8005230 <_scanf_float+0x188>
 800527e:	f1ba 0f01 	cmp.w	sl, #1
 8005282:	f47f af41 	bne.w	8005108 <_scanf_float+0x60>
 8005286:	f04f 0a02 	mov.w	sl, #2
 800528a:	e7d1      	b.n	8005230 <_scanf_float+0x188>
 800528c:	b97d      	cbnz	r5, 80052ae <_scanf_float+0x206>
 800528e:	f1b9 0f00 	cmp.w	r9, #0
 8005292:	f47f af3c 	bne.w	800510e <_scanf_float+0x66>
 8005296:	6822      	ldr	r2, [r4, #0]
 8005298:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800529c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052a0:	f47f af39 	bne.w	8005116 <_scanf_float+0x6e>
 80052a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80052a8:	6022      	str	r2, [r4, #0]
 80052aa:	2501      	movs	r5, #1
 80052ac:	e7c0      	b.n	8005230 <_scanf_float+0x188>
 80052ae:	2d03      	cmp	r5, #3
 80052b0:	d0e2      	beq.n	8005278 <_scanf_float+0x1d0>
 80052b2:	2d05      	cmp	r5, #5
 80052b4:	e7de      	b.n	8005274 <_scanf_float+0x1cc>
 80052b6:	2d02      	cmp	r5, #2
 80052b8:	f47f af26 	bne.w	8005108 <_scanf_float+0x60>
 80052bc:	2503      	movs	r5, #3
 80052be:	e7b7      	b.n	8005230 <_scanf_float+0x188>
 80052c0:	2d06      	cmp	r5, #6
 80052c2:	f47f af21 	bne.w	8005108 <_scanf_float+0x60>
 80052c6:	2507      	movs	r5, #7
 80052c8:	e7b2      	b.n	8005230 <_scanf_float+0x188>
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	0591      	lsls	r1, r2, #22
 80052ce:	f57f af1b 	bpl.w	8005108 <_scanf_float+0x60>
 80052d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80052d6:	6022      	str	r2, [r4, #0]
 80052d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80052dc:	e7a8      	b.n	8005230 <_scanf_float+0x188>
 80052de:	6822      	ldr	r2, [r4, #0]
 80052e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80052e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80052e8:	d006      	beq.n	80052f8 <_scanf_float+0x250>
 80052ea:	0550      	lsls	r0, r2, #21
 80052ec:	f57f af0c 	bpl.w	8005108 <_scanf_float+0x60>
 80052f0:	f1b9 0f00 	cmp.w	r9, #0
 80052f4:	f43f af0f 	beq.w	8005116 <_scanf_float+0x6e>
 80052f8:	0591      	lsls	r1, r2, #22
 80052fa:	bf58      	it	pl
 80052fc:	9901      	ldrpl	r1, [sp, #4]
 80052fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005302:	bf58      	it	pl
 8005304:	eba9 0101 	subpl.w	r1, r9, r1
 8005308:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800530c:	bf58      	it	pl
 800530e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005312:	6022      	str	r2, [r4, #0]
 8005314:	f04f 0900 	mov.w	r9, #0
 8005318:	e78a      	b.n	8005230 <_scanf_float+0x188>
 800531a:	f04f 0a03 	mov.w	sl, #3
 800531e:	e787      	b.n	8005230 <_scanf_float+0x188>
 8005320:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005324:	4639      	mov	r1, r7
 8005326:	4640      	mov	r0, r8
 8005328:	4798      	blx	r3
 800532a:	2800      	cmp	r0, #0
 800532c:	f43f aedf 	beq.w	80050ee <_scanf_float+0x46>
 8005330:	e6ea      	b.n	8005108 <_scanf_float+0x60>
 8005332:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005336:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800533a:	463a      	mov	r2, r7
 800533c:	4640      	mov	r0, r8
 800533e:	4798      	blx	r3
 8005340:	6923      	ldr	r3, [r4, #16]
 8005342:	3b01      	subs	r3, #1
 8005344:	6123      	str	r3, [r4, #16]
 8005346:	e6ec      	b.n	8005122 <_scanf_float+0x7a>
 8005348:	1e6b      	subs	r3, r5, #1
 800534a:	2b06      	cmp	r3, #6
 800534c:	d825      	bhi.n	800539a <_scanf_float+0x2f2>
 800534e:	2d02      	cmp	r5, #2
 8005350:	d836      	bhi.n	80053c0 <_scanf_float+0x318>
 8005352:	455e      	cmp	r6, fp
 8005354:	f67f aee8 	bls.w	8005128 <_scanf_float+0x80>
 8005358:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800535c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005360:	463a      	mov	r2, r7
 8005362:	4640      	mov	r0, r8
 8005364:	4798      	blx	r3
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	3b01      	subs	r3, #1
 800536a:	6123      	str	r3, [r4, #16]
 800536c:	e7f1      	b.n	8005352 <_scanf_float+0x2aa>
 800536e:	9802      	ldr	r0, [sp, #8]
 8005370:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005374:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005378:	9002      	str	r0, [sp, #8]
 800537a:	463a      	mov	r2, r7
 800537c:	4640      	mov	r0, r8
 800537e:	4798      	blx	r3
 8005380:	6923      	ldr	r3, [r4, #16]
 8005382:	3b01      	subs	r3, #1
 8005384:	6123      	str	r3, [r4, #16]
 8005386:	f10a 3aff 	add.w	sl, sl, #4294967295
 800538a:	fa5f fa8a 	uxtb.w	sl, sl
 800538e:	f1ba 0f02 	cmp.w	sl, #2
 8005392:	d1ec      	bne.n	800536e <_scanf_float+0x2c6>
 8005394:	3d03      	subs	r5, #3
 8005396:	b2ed      	uxtb	r5, r5
 8005398:	1b76      	subs	r6, r6, r5
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	05da      	lsls	r2, r3, #23
 800539e:	d52f      	bpl.n	8005400 <_scanf_float+0x358>
 80053a0:	055b      	lsls	r3, r3, #21
 80053a2:	d510      	bpl.n	80053c6 <_scanf_float+0x31e>
 80053a4:	455e      	cmp	r6, fp
 80053a6:	f67f aebf 	bls.w	8005128 <_scanf_float+0x80>
 80053aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053b2:	463a      	mov	r2, r7
 80053b4:	4640      	mov	r0, r8
 80053b6:	4798      	blx	r3
 80053b8:	6923      	ldr	r3, [r4, #16]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	6123      	str	r3, [r4, #16]
 80053be:	e7f1      	b.n	80053a4 <_scanf_float+0x2fc>
 80053c0:	46aa      	mov	sl, r5
 80053c2:	9602      	str	r6, [sp, #8]
 80053c4:	e7df      	b.n	8005386 <_scanf_float+0x2de>
 80053c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80053ca:	6923      	ldr	r3, [r4, #16]
 80053cc:	2965      	cmp	r1, #101	; 0x65
 80053ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80053d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	d00c      	beq.n	80053f4 <_scanf_float+0x34c>
 80053da:	2945      	cmp	r1, #69	; 0x45
 80053dc:	d00a      	beq.n	80053f4 <_scanf_float+0x34c>
 80053de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053e2:	463a      	mov	r2, r7
 80053e4:	4640      	mov	r0, r8
 80053e6:	4798      	blx	r3
 80053e8:	6923      	ldr	r3, [r4, #16]
 80053ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	1eb5      	subs	r5, r6, #2
 80053f2:	6123      	str	r3, [r4, #16]
 80053f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053f8:	463a      	mov	r2, r7
 80053fa:	4640      	mov	r0, r8
 80053fc:	4798      	blx	r3
 80053fe:	462e      	mov	r6, r5
 8005400:	6825      	ldr	r5, [r4, #0]
 8005402:	f015 0510 	ands.w	r5, r5, #16
 8005406:	d158      	bne.n	80054ba <_scanf_float+0x412>
 8005408:	7035      	strb	r5, [r6, #0]
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005414:	d11c      	bne.n	8005450 <_scanf_float+0x3a8>
 8005416:	9b01      	ldr	r3, [sp, #4]
 8005418:	454b      	cmp	r3, r9
 800541a:	eba3 0209 	sub.w	r2, r3, r9
 800541e:	d124      	bne.n	800546a <_scanf_float+0x3c2>
 8005420:	2200      	movs	r2, #0
 8005422:	4659      	mov	r1, fp
 8005424:	4640      	mov	r0, r8
 8005426:	f000 fe9d 	bl	8006164 <_strtod_r>
 800542a:	9b03      	ldr	r3, [sp, #12]
 800542c:	6821      	ldr	r1, [r4, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f011 0f02 	tst.w	r1, #2
 8005434:	ec57 6b10 	vmov	r6, r7, d0
 8005438:	f103 0204 	add.w	r2, r3, #4
 800543c:	d020      	beq.n	8005480 <_scanf_float+0x3d8>
 800543e:	9903      	ldr	r1, [sp, #12]
 8005440:	600a      	str	r2, [r1, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	e9c3 6700 	strd	r6, r7, [r3]
 8005448:	68e3      	ldr	r3, [r4, #12]
 800544a:	3301      	adds	r3, #1
 800544c:	60e3      	str	r3, [r4, #12]
 800544e:	e66c      	b.n	800512a <_scanf_float+0x82>
 8005450:	9b04      	ldr	r3, [sp, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d0e4      	beq.n	8005420 <_scanf_float+0x378>
 8005456:	9905      	ldr	r1, [sp, #20]
 8005458:	230a      	movs	r3, #10
 800545a:	462a      	mov	r2, r5
 800545c:	3101      	adds	r1, #1
 800545e:	4640      	mov	r0, r8
 8005460:	f000 ff0a 	bl	8006278 <_strtol_r>
 8005464:	9b04      	ldr	r3, [sp, #16]
 8005466:	9e05      	ldr	r6, [sp, #20]
 8005468:	1ac2      	subs	r2, r0, r3
 800546a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800546e:	429e      	cmp	r6, r3
 8005470:	bf28      	it	cs
 8005472:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005476:	4912      	ldr	r1, [pc, #72]	; (80054c0 <_scanf_float+0x418>)
 8005478:	4630      	mov	r0, r6
 800547a:	f000 f82b 	bl	80054d4 <siprintf>
 800547e:	e7cf      	b.n	8005420 <_scanf_float+0x378>
 8005480:	f011 0f04 	tst.w	r1, #4
 8005484:	9903      	ldr	r1, [sp, #12]
 8005486:	600a      	str	r2, [r1, #0]
 8005488:	d1db      	bne.n	8005442 <_scanf_float+0x39a>
 800548a:	f8d3 8000 	ldr.w	r8, [r3]
 800548e:	ee10 2a10 	vmov	r2, s0
 8005492:	ee10 0a10 	vmov	r0, s0
 8005496:	463b      	mov	r3, r7
 8005498:	4639      	mov	r1, r7
 800549a:	f7fb fb4f 	bl	8000b3c <__aeabi_dcmpun>
 800549e:	b128      	cbz	r0, 80054ac <_scanf_float+0x404>
 80054a0:	4808      	ldr	r0, [pc, #32]	; (80054c4 <_scanf_float+0x41c>)
 80054a2:	f000 f811 	bl	80054c8 <nanf>
 80054a6:	ed88 0a00 	vstr	s0, [r8]
 80054aa:	e7cd      	b.n	8005448 <_scanf_float+0x3a0>
 80054ac:	4630      	mov	r0, r6
 80054ae:	4639      	mov	r1, r7
 80054b0:	f7fb fba2 	bl	8000bf8 <__aeabi_d2f>
 80054b4:	f8c8 0000 	str.w	r0, [r8]
 80054b8:	e7c6      	b.n	8005448 <_scanf_float+0x3a0>
 80054ba:	2500      	movs	r5, #0
 80054bc:	e635      	b.n	800512a <_scanf_float+0x82>
 80054be:	bf00      	nop
 80054c0:	080090d4 	.word	0x080090d4
 80054c4:	080094f0 	.word	0x080094f0

080054c8 <nanf>:
 80054c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80054d0 <nanf+0x8>
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	7fc00000 	.word	0x7fc00000

080054d4 <siprintf>:
 80054d4:	b40e      	push	{r1, r2, r3}
 80054d6:	b500      	push	{lr}
 80054d8:	b09c      	sub	sp, #112	; 0x70
 80054da:	ab1d      	add	r3, sp, #116	; 0x74
 80054dc:	9002      	str	r0, [sp, #8]
 80054de:	9006      	str	r0, [sp, #24]
 80054e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054e4:	4809      	ldr	r0, [pc, #36]	; (800550c <siprintf+0x38>)
 80054e6:	9107      	str	r1, [sp, #28]
 80054e8:	9104      	str	r1, [sp, #16]
 80054ea:	4909      	ldr	r1, [pc, #36]	; (8005510 <siprintf+0x3c>)
 80054ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80054f0:	9105      	str	r1, [sp, #20]
 80054f2:	6800      	ldr	r0, [r0, #0]
 80054f4:	9301      	str	r3, [sp, #4]
 80054f6:	a902      	add	r1, sp, #8
 80054f8:	f002 fec6 	bl	8008288 <_svfiprintf_r>
 80054fc:	9b02      	ldr	r3, [sp, #8]
 80054fe:	2200      	movs	r2, #0
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	b01c      	add	sp, #112	; 0x70
 8005504:	f85d eb04 	ldr.w	lr, [sp], #4
 8005508:	b003      	add	sp, #12
 800550a:	4770      	bx	lr
 800550c:	20000010 	.word	0x20000010
 8005510:	ffff0208 	.word	0xffff0208

08005514 <sulp>:
 8005514:	b570      	push	{r4, r5, r6, lr}
 8005516:	4604      	mov	r4, r0
 8005518:	460d      	mov	r5, r1
 800551a:	ec45 4b10 	vmov	d0, r4, r5
 800551e:	4616      	mov	r6, r2
 8005520:	f002 fc4e 	bl	8007dc0 <__ulp>
 8005524:	ec51 0b10 	vmov	r0, r1, d0
 8005528:	b17e      	cbz	r6, 800554a <sulp+0x36>
 800552a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800552e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005532:	2b00      	cmp	r3, #0
 8005534:	dd09      	ble.n	800554a <sulp+0x36>
 8005536:	051b      	lsls	r3, r3, #20
 8005538:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800553c:	2400      	movs	r4, #0
 800553e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005542:	4622      	mov	r2, r4
 8005544:	462b      	mov	r3, r5
 8005546:	f7fb f85f 	bl	8000608 <__aeabi_dmul>
 800554a:	bd70      	pop	{r4, r5, r6, pc}
 800554c:	0000      	movs	r0, r0
	...

08005550 <_strtod_l>:
 8005550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005554:	b0a3      	sub	sp, #140	; 0x8c
 8005556:	461f      	mov	r7, r3
 8005558:	2300      	movs	r3, #0
 800555a:	931e      	str	r3, [sp, #120]	; 0x78
 800555c:	4ba4      	ldr	r3, [pc, #656]	; (80057f0 <_strtod_l+0x2a0>)
 800555e:	9219      	str	r2, [sp, #100]	; 0x64
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	9307      	str	r3, [sp, #28]
 8005564:	4604      	mov	r4, r0
 8005566:	4618      	mov	r0, r3
 8005568:	4688      	mov	r8, r1
 800556a:	f7fa fe39 	bl	80001e0 <strlen>
 800556e:	f04f 0a00 	mov.w	sl, #0
 8005572:	4605      	mov	r5, r0
 8005574:	f04f 0b00 	mov.w	fp, #0
 8005578:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800557c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800557e:	781a      	ldrb	r2, [r3, #0]
 8005580:	2a2b      	cmp	r2, #43	; 0x2b
 8005582:	d04c      	beq.n	800561e <_strtod_l+0xce>
 8005584:	d839      	bhi.n	80055fa <_strtod_l+0xaa>
 8005586:	2a0d      	cmp	r2, #13
 8005588:	d832      	bhi.n	80055f0 <_strtod_l+0xa0>
 800558a:	2a08      	cmp	r2, #8
 800558c:	d832      	bhi.n	80055f4 <_strtod_l+0xa4>
 800558e:	2a00      	cmp	r2, #0
 8005590:	d03c      	beq.n	800560c <_strtod_l+0xbc>
 8005592:	2300      	movs	r3, #0
 8005594:	930e      	str	r3, [sp, #56]	; 0x38
 8005596:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005598:	7833      	ldrb	r3, [r6, #0]
 800559a:	2b30      	cmp	r3, #48	; 0x30
 800559c:	f040 80b4 	bne.w	8005708 <_strtod_l+0x1b8>
 80055a0:	7873      	ldrb	r3, [r6, #1]
 80055a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80055a6:	2b58      	cmp	r3, #88	; 0x58
 80055a8:	d16c      	bne.n	8005684 <_strtod_l+0x134>
 80055aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055ac:	9301      	str	r3, [sp, #4]
 80055ae:	ab1e      	add	r3, sp, #120	; 0x78
 80055b0:	9702      	str	r7, [sp, #8]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	4a8f      	ldr	r2, [pc, #572]	; (80057f4 <_strtod_l+0x2a4>)
 80055b6:	ab1f      	add	r3, sp, #124	; 0x7c
 80055b8:	a91d      	add	r1, sp, #116	; 0x74
 80055ba:	4620      	mov	r0, r4
 80055bc:	f001 fd60 	bl	8007080 <__gethex>
 80055c0:	f010 0707 	ands.w	r7, r0, #7
 80055c4:	4605      	mov	r5, r0
 80055c6:	d005      	beq.n	80055d4 <_strtod_l+0x84>
 80055c8:	2f06      	cmp	r7, #6
 80055ca:	d12a      	bne.n	8005622 <_strtod_l+0xd2>
 80055cc:	3601      	adds	r6, #1
 80055ce:	2300      	movs	r3, #0
 80055d0:	961d      	str	r6, [sp, #116]	; 0x74
 80055d2:	930e      	str	r3, [sp, #56]	; 0x38
 80055d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f040 8596 	bne.w	8006108 <_strtod_l+0xbb8>
 80055dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055de:	b1db      	cbz	r3, 8005618 <_strtod_l+0xc8>
 80055e0:	4652      	mov	r2, sl
 80055e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80055e6:	ec43 2b10 	vmov	d0, r2, r3
 80055ea:	b023      	add	sp, #140	; 0x8c
 80055ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f0:	2a20      	cmp	r2, #32
 80055f2:	d1ce      	bne.n	8005592 <_strtod_l+0x42>
 80055f4:	3301      	adds	r3, #1
 80055f6:	931d      	str	r3, [sp, #116]	; 0x74
 80055f8:	e7c0      	b.n	800557c <_strtod_l+0x2c>
 80055fa:	2a2d      	cmp	r2, #45	; 0x2d
 80055fc:	d1c9      	bne.n	8005592 <_strtod_l+0x42>
 80055fe:	2201      	movs	r2, #1
 8005600:	920e      	str	r2, [sp, #56]	; 0x38
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	921d      	str	r2, [sp, #116]	; 0x74
 8005606:	785b      	ldrb	r3, [r3, #1]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1c4      	bne.n	8005596 <_strtod_l+0x46>
 800560c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800560e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005612:	2b00      	cmp	r3, #0
 8005614:	f040 8576 	bne.w	8006104 <_strtod_l+0xbb4>
 8005618:	4652      	mov	r2, sl
 800561a:	465b      	mov	r3, fp
 800561c:	e7e3      	b.n	80055e6 <_strtod_l+0x96>
 800561e:	2200      	movs	r2, #0
 8005620:	e7ee      	b.n	8005600 <_strtod_l+0xb0>
 8005622:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005624:	b13a      	cbz	r2, 8005636 <_strtod_l+0xe6>
 8005626:	2135      	movs	r1, #53	; 0x35
 8005628:	a820      	add	r0, sp, #128	; 0x80
 800562a:	f002 fcd4 	bl	8007fd6 <__copybits>
 800562e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005630:	4620      	mov	r0, r4
 8005632:	f002 f899 	bl	8007768 <_Bfree>
 8005636:	3f01      	subs	r7, #1
 8005638:	2f05      	cmp	r7, #5
 800563a:	d807      	bhi.n	800564c <_strtod_l+0xfc>
 800563c:	e8df f007 	tbb	[pc, r7]
 8005640:	1d180b0e 	.word	0x1d180b0e
 8005644:	030e      	.short	0x030e
 8005646:	f04f 0b00 	mov.w	fp, #0
 800564a:	46da      	mov	sl, fp
 800564c:	0728      	lsls	r0, r5, #28
 800564e:	d5c1      	bpl.n	80055d4 <_strtod_l+0x84>
 8005650:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005654:	e7be      	b.n	80055d4 <_strtod_l+0x84>
 8005656:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800565a:	e7f7      	b.n	800564c <_strtod_l+0xfc>
 800565c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8005660:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005662:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005666:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800566a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800566e:	e7ed      	b.n	800564c <_strtod_l+0xfc>
 8005670:	f8df b184 	ldr.w	fp, [pc, #388]	; 80057f8 <_strtod_l+0x2a8>
 8005674:	f04f 0a00 	mov.w	sl, #0
 8005678:	e7e8      	b.n	800564c <_strtod_l+0xfc>
 800567a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800567e:	f04f 3aff 	mov.w	sl, #4294967295
 8005682:	e7e3      	b.n	800564c <_strtod_l+0xfc>
 8005684:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	921d      	str	r2, [sp, #116]	; 0x74
 800568a:	785b      	ldrb	r3, [r3, #1]
 800568c:	2b30      	cmp	r3, #48	; 0x30
 800568e:	d0f9      	beq.n	8005684 <_strtod_l+0x134>
 8005690:	2b00      	cmp	r3, #0
 8005692:	d09f      	beq.n	80055d4 <_strtod_l+0x84>
 8005694:	2301      	movs	r3, #1
 8005696:	f04f 0900 	mov.w	r9, #0
 800569a:	9304      	str	r3, [sp, #16]
 800569c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800569e:	930a      	str	r3, [sp, #40]	; 0x28
 80056a0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80056a4:	464f      	mov	r7, r9
 80056a6:	220a      	movs	r2, #10
 80056a8:	981d      	ldr	r0, [sp, #116]	; 0x74
 80056aa:	7806      	ldrb	r6, [r0, #0]
 80056ac:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80056b0:	b2d9      	uxtb	r1, r3
 80056b2:	2909      	cmp	r1, #9
 80056b4:	d92a      	bls.n	800570c <_strtod_l+0x1bc>
 80056b6:	9907      	ldr	r1, [sp, #28]
 80056b8:	462a      	mov	r2, r5
 80056ba:	f002 fefd 	bl	80084b8 <strncmp>
 80056be:	b398      	cbz	r0, 8005728 <_strtod_l+0x1d8>
 80056c0:	2000      	movs	r0, #0
 80056c2:	4633      	mov	r3, r6
 80056c4:	463d      	mov	r5, r7
 80056c6:	9007      	str	r0, [sp, #28]
 80056c8:	4602      	mov	r2, r0
 80056ca:	2b65      	cmp	r3, #101	; 0x65
 80056cc:	d001      	beq.n	80056d2 <_strtod_l+0x182>
 80056ce:	2b45      	cmp	r3, #69	; 0x45
 80056d0:	d118      	bne.n	8005704 <_strtod_l+0x1b4>
 80056d2:	b91d      	cbnz	r5, 80056dc <_strtod_l+0x18c>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	4303      	orrs	r3, r0
 80056d8:	d098      	beq.n	800560c <_strtod_l+0xbc>
 80056da:	2500      	movs	r5, #0
 80056dc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80056e0:	f108 0301 	add.w	r3, r8, #1
 80056e4:	931d      	str	r3, [sp, #116]	; 0x74
 80056e6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80056ea:	2b2b      	cmp	r3, #43	; 0x2b
 80056ec:	d075      	beq.n	80057da <_strtod_l+0x28a>
 80056ee:	2b2d      	cmp	r3, #45	; 0x2d
 80056f0:	d07b      	beq.n	80057ea <_strtod_l+0x29a>
 80056f2:	f04f 0c00 	mov.w	ip, #0
 80056f6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80056fa:	2909      	cmp	r1, #9
 80056fc:	f240 8082 	bls.w	8005804 <_strtod_l+0x2b4>
 8005700:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005704:	2600      	movs	r6, #0
 8005706:	e09d      	b.n	8005844 <_strtod_l+0x2f4>
 8005708:	2300      	movs	r3, #0
 800570a:	e7c4      	b.n	8005696 <_strtod_l+0x146>
 800570c:	2f08      	cmp	r7, #8
 800570e:	bfd8      	it	le
 8005710:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005712:	f100 0001 	add.w	r0, r0, #1
 8005716:	bfda      	itte	le
 8005718:	fb02 3301 	mlale	r3, r2, r1, r3
 800571c:	9309      	strle	r3, [sp, #36]	; 0x24
 800571e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005722:	3701      	adds	r7, #1
 8005724:	901d      	str	r0, [sp, #116]	; 0x74
 8005726:	e7bf      	b.n	80056a8 <_strtod_l+0x158>
 8005728:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800572a:	195a      	adds	r2, r3, r5
 800572c:	921d      	str	r2, [sp, #116]	; 0x74
 800572e:	5d5b      	ldrb	r3, [r3, r5]
 8005730:	2f00      	cmp	r7, #0
 8005732:	d037      	beq.n	80057a4 <_strtod_l+0x254>
 8005734:	9007      	str	r0, [sp, #28]
 8005736:	463d      	mov	r5, r7
 8005738:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800573c:	2a09      	cmp	r2, #9
 800573e:	d912      	bls.n	8005766 <_strtod_l+0x216>
 8005740:	2201      	movs	r2, #1
 8005742:	e7c2      	b.n	80056ca <_strtod_l+0x17a>
 8005744:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	921d      	str	r2, [sp, #116]	; 0x74
 800574a:	785b      	ldrb	r3, [r3, #1]
 800574c:	3001      	adds	r0, #1
 800574e:	2b30      	cmp	r3, #48	; 0x30
 8005750:	d0f8      	beq.n	8005744 <_strtod_l+0x1f4>
 8005752:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005756:	2a08      	cmp	r2, #8
 8005758:	f200 84db 	bhi.w	8006112 <_strtod_l+0xbc2>
 800575c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800575e:	9007      	str	r0, [sp, #28]
 8005760:	2000      	movs	r0, #0
 8005762:	920a      	str	r2, [sp, #40]	; 0x28
 8005764:	4605      	mov	r5, r0
 8005766:	3b30      	subs	r3, #48	; 0x30
 8005768:	f100 0201 	add.w	r2, r0, #1
 800576c:	d014      	beq.n	8005798 <_strtod_l+0x248>
 800576e:	9907      	ldr	r1, [sp, #28]
 8005770:	4411      	add	r1, r2
 8005772:	9107      	str	r1, [sp, #28]
 8005774:	462a      	mov	r2, r5
 8005776:	eb00 0e05 	add.w	lr, r0, r5
 800577a:	210a      	movs	r1, #10
 800577c:	4572      	cmp	r2, lr
 800577e:	d113      	bne.n	80057a8 <_strtod_l+0x258>
 8005780:	182a      	adds	r2, r5, r0
 8005782:	2a08      	cmp	r2, #8
 8005784:	f105 0501 	add.w	r5, r5, #1
 8005788:	4405      	add	r5, r0
 800578a:	dc1c      	bgt.n	80057c6 <_strtod_l+0x276>
 800578c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800578e:	220a      	movs	r2, #10
 8005790:	fb02 3301 	mla	r3, r2, r1, r3
 8005794:	9309      	str	r3, [sp, #36]	; 0x24
 8005796:	2200      	movs	r2, #0
 8005798:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800579a:	1c59      	adds	r1, r3, #1
 800579c:	911d      	str	r1, [sp, #116]	; 0x74
 800579e:	785b      	ldrb	r3, [r3, #1]
 80057a0:	4610      	mov	r0, r2
 80057a2:	e7c9      	b.n	8005738 <_strtod_l+0x1e8>
 80057a4:	4638      	mov	r0, r7
 80057a6:	e7d2      	b.n	800574e <_strtod_l+0x1fe>
 80057a8:	2a08      	cmp	r2, #8
 80057aa:	dc04      	bgt.n	80057b6 <_strtod_l+0x266>
 80057ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80057ae:	434e      	muls	r6, r1
 80057b0:	9609      	str	r6, [sp, #36]	; 0x24
 80057b2:	3201      	adds	r2, #1
 80057b4:	e7e2      	b.n	800577c <_strtod_l+0x22c>
 80057b6:	f102 0c01 	add.w	ip, r2, #1
 80057ba:	f1bc 0f10 	cmp.w	ip, #16
 80057be:	bfd8      	it	le
 80057c0:	fb01 f909 	mulle.w	r9, r1, r9
 80057c4:	e7f5      	b.n	80057b2 <_strtod_l+0x262>
 80057c6:	2d10      	cmp	r5, #16
 80057c8:	bfdc      	itt	le
 80057ca:	220a      	movle	r2, #10
 80057cc:	fb02 3909 	mlale	r9, r2, r9, r3
 80057d0:	e7e1      	b.n	8005796 <_strtod_l+0x246>
 80057d2:	2300      	movs	r3, #0
 80057d4:	9307      	str	r3, [sp, #28]
 80057d6:	2201      	movs	r2, #1
 80057d8:	e77c      	b.n	80056d4 <_strtod_l+0x184>
 80057da:	f04f 0c00 	mov.w	ip, #0
 80057de:	f108 0302 	add.w	r3, r8, #2
 80057e2:	931d      	str	r3, [sp, #116]	; 0x74
 80057e4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80057e8:	e785      	b.n	80056f6 <_strtod_l+0x1a6>
 80057ea:	f04f 0c01 	mov.w	ip, #1
 80057ee:	e7f6      	b.n	80057de <_strtod_l+0x28e>
 80057f0:	08009330 	.word	0x08009330
 80057f4:	080090dc 	.word	0x080090dc
 80057f8:	7ff00000 	.word	0x7ff00000
 80057fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80057fe:	1c59      	adds	r1, r3, #1
 8005800:	911d      	str	r1, [sp, #116]	; 0x74
 8005802:	785b      	ldrb	r3, [r3, #1]
 8005804:	2b30      	cmp	r3, #48	; 0x30
 8005806:	d0f9      	beq.n	80057fc <_strtod_l+0x2ac>
 8005808:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800580c:	2908      	cmp	r1, #8
 800580e:	f63f af79 	bhi.w	8005704 <_strtod_l+0x1b4>
 8005812:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005816:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005818:	9308      	str	r3, [sp, #32]
 800581a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800581c:	1c59      	adds	r1, r3, #1
 800581e:	911d      	str	r1, [sp, #116]	; 0x74
 8005820:	785b      	ldrb	r3, [r3, #1]
 8005822:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8005826:	2e09      	cmp	r6, #9
 8005828:	d937      	bls.n	800589a <_strtod_l+0x34a>
 800582a:	9e08      	ldr	r6, [sp, #32]
 800582c:	1b89      	subs	r1, r1, r6
 800582e:	2908      	cmp	r1, #8
 8005830:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005834:	dc02      	bgt.n	800583c <_strtod_l+0x2ec>
 8005836:	4576      	cmp	r6, lr
 8005838:	bfa8      	it	ge
 800583a:	4676      	movge	r6, lr
 800583c:	f1bc 0f00 	cmp.w	ip, #0
 8005840:	d000      	beq.n	8005844 <_strtod_l+0x2f4>
 8005842:	4276      	negs	r6, r6
 8005844:	2d00      	cmp	r5, #0
 8005846:	d14f      	bne.n	80058e8 <_strtod_l+0x398>
 8005848:	9904      	ldr	r1, [sp, #16]
 800584a:	4301      	orrs	r1, r0
 800584c:	f47f aec2 	bne.w	80055d4 <_strtod_l+0x84>
 8005850:	2a00      	cmp	r2, #0
 8005852:	f47f aedb 	bne.w	800560c <_strtod_l+0xbc>
 8005856:	2b69      	cmp	r3, #105	; 0x69
 8005858:	d027      	beq.n	80058aa <_strtod_l+0x35a>
 800585a:	dc24      	bgt.n	80058a6 <_strtod_l+0x356>
 800585c:	2b49      	cmp	r3, #73	; 0x49
 800585e:	d024      	beq.n	80058aa <_strtod_l+0x35a>
 8005860:	2b4e      	cmp	r3, #78	; 0x4e
 8005862:	f47f aed3 	bne.w	800560c <_strtod_l+0xbc>
 8005866:	499e      	ldr	r1, [pc, #632]	; (8005ae0 <_strtod_l+0x590>)
 8005868:	a81d      	add	r0, sp, #116	; 0x74
 800586a:	f001 fe61 	bl	8007530 <__match>
 800586e:	2800      	cmp	r0, #0
 8005870:	f43f aecc 	beq.w	800560c <_strtod_l+0xbc>
 8005874:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b28      	cmp	r3, #40	; 0x28
 800587a:	d12d      	bne.n	80058d8 <_strtod_l+0x388>
 800587c:	4999      	ldr	r1, [pc, #612]	; (8005ae4 <_strtod_l+0x594>)
 800587e:	aa20      	add	r2, sp, #128	; 0x80
 8005880:	a81d      	add	r0, sp, #116	; 0x74
 8005882:	f001 fe69 	bl	8007558 <__hexnan>
 8005886:	2805      	cmp	r0, #5
 8005888:	d126      	bne.n	80058d8 <_strtod_l+0x388>
 800588a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800588c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005890:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005894:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005898:	e69c      	b.n	80055d4 <_strtod_l+0x84>
 800589a:	210a      	movs	r1, #10
 800589c:	fb01 3e0e 	mla	lr, r1, lr, r3
 80058a0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80058a4:	e7b9      	b.n	800581a <_strtod_l+0x2ca>
 80058a6:	2b6e      	cmp	r3, #110	; 0x6e
 80058a8:	e7db      	b.n	8005862 <_strtod_l+0x312>
 80058aa:	498f      	ldr	r1, [pc, #572]	; (8005ae8 <_strtod_l+0x598>)
 80058ac:	a81d      	add	r0, sp, #116	; 0x74
 80058ae:	f001 fe3f 	bl	8007530 <__match>
 80058b2:	2800      	cmp	r0, #0
 80058b4:	f43f aeaa 	beq.w	800560c <_strtod_l+0xbc>
 80058b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058ba:	498c      	ldr	r1, [pc, #560]	; (8005aec <_strtod_l+0x59c>)
 80058bc:	3b01      	subs	r3, #1
 80058be:	a81d      	add	r0, sp, #116	; 0x74
 80058c0:	931d      	str	r3, [sp, #116]	; 0x74
 80058c2:	f001 fe35 	bl	8007530 <__match>
 80058c6:	b910      	cbnz	r0, 80058ce <_strtod_l+0x37e>
 80058c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058ca:	3301      	adds	r3, #1
 80058cc:	931d      	str	r3, [sp, #116]	; 0x74
 80058ce:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005afc <_strtod_l+0x5ac>
 80058d2:	f04f 0a00 	mov.w	sl, #0
 80058d6:	e67d      	b.n	80055d4 <_strtod_l+0x84>
 80058d8:	4885      	ldr	r0, [pc, #532]	; (8005af0 <_strtod_l+0x5a0>)
 80058da:	f002 fdd5 	bl	8008488 <nan>
 80058de:	ed8d 0b04 	vstr	d0, [sp, #16]
 80058e2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80058e6:	e675      	b.n	80055d4 <_strtod_l+0x84>
 80058e8:	9b07      	ldr	r3, [sp, #28]
 80058ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058ec:	1af3      	subs	r3, r6, r3
 80058ee:	2f00      	cmp	r7, #0
 80058f0:	bf08      	it	eq
 80058f2:	462f      	moveq	r7, r5
 80058f4:	2d10      	cmp	r5, #16
 80058f6:	9308      	str	r3, [sp, #32]
 80058f8:	46a8      	mov	r8, r5
 80058fa:	bfa8      	it	ge
 80058fc:	f04f 0810 	movge.w	r8, #16
 8005900:	f7fa fe08 	bl	8000514 <__aeabi_ui2d>
 8005904:	2d09      	cmp	r5, #9
 8005906:	4682      	mov	sl, r0
 8005908:	468b      	mov	fp, r1
 800590a:	dd13      	ble.n	8005934 <_strtod_l+0x3e4>
 800590c:	4b79      	ldr	r3, [pc, #484]	; (8005af4 <_strtod_l+0x5a4>)
 800590e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005912:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005916:	f7fa fe77 	bl	8000608 <__aeabi_dmul>
 800591a:	4682      	mov	sl, r0
 800591c:	4648      	mov	r0, r9
 800591e:	468b      	mov	fp, r1
 8005920:	f7fa fdf8 	bl	8000514 <__aeabi_ui2d>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4650      	mov	r0, sl
 800592a:	4659      	mov	r1, fp
 800592c:	f7fa fcb6 	bl	800029c <__adddf3>
 8005930:	4682      	mov	sl, r0
 8005932:	468b      	mov	fp, r1
 8005934:	2d0f      	cmp	r5, #15
 8005936:	dc38      	bgt.n	80059aa <_strtod_l+0x45a>
 8005938:	9b08      	ldr	r3, [sp, #32]
 800593a:	2b00      	cmp	r3, #0
 800593c:	f43f ae4a 	beq.w	80055d4 <_strtod_l+0x84>
 8005940:	dd24      	ble.n	800598c <_strtod_l+0x43c>
 8005942:	2b16      	cmp	r3, #22
 8005944:	dc0b      	bgt.n	800595e <_strtod_l+0x40e>
 8005946:	4d6b      	ldr	r5, [pc, #428]	; (8005af4 <_strtod_l+0x5a4>)
 8005948:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800594c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005950:	4652      	mov	r2, sl
 8005952:	465b      	mov	r3, fp
 8005954:	f7fa fe58 	bl	8000608 <__aeabi_dmul>
 8005958:	4682      	mov	sl, r0
 800595a:	468b      	mov	fp, r1
 800595c:	e63a      	b.n	80055d4 <_strtod_l+0x84>
 800595e:	9a08      	ldr	r2, [sp, #32]
 8005960:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005964:	4293      	cmp	r3, r2
 8005966:	db20      	blt.n	80059aa <_strtod_l+0x45a>
 8005968:	4c62      	ldr	r4, [pc, #392]	; (8005af4 <_strtod_l+0x5a4>)
 800596a:	f1c5 050f 	rsb	r5, r5, #15
 800596e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005972:	4652      	mov	r2, sl
 8005974:	465b      	mov	r3, fp
 8005976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800597a:	f7fa fe45 	bl	8000608 <__aeabi_dmul>
 800597e:	9b08      	ldr	r3, [sp, #32]
 8005980:	1b5d      	subs	r5, r3, r5
 8005982:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005986:	e9d4 2300 	ldrd	r2, r3, [r4]
 800598a:	e7e3      	b.n	8005954 <_strtod_l+0x404>
 800598c:	9b08      	ldr	r3, [sp, #32]
 800598e:	3316      	adds	r3, #22
 8005990:	db0b      	blt.n	80059aa <_strtod_l+0x45a>
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	4a57      	ldr	r2, [pc, #348]	; (8005af4 <_strtod_l+0x5a4>)
 8005996:	1b9e      	subs	r6, r3, r6
 8005998:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800599c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80059a0:	4650      	mov	r0, sl
 80059a2:	4659      	mov	r1, fp
 80059a4:	f7fa ff5a 	bl	800085c <__aeabi_ddiv>
 80059a8:	e7d6      	b.n	8005958 <_strtod_l+0x408>
 80059aa:	9b08      	ldr	r3, [sp, #32]
 80059ac:	eba5 0808 	sub.w	r8, r5, r8
 80059b0:	4498      	add	r8, r3
 80059b2:	f1b8 0f00 	cmp.w	r8, #0
 80059b6:	dd71      	ble.n	8005a9c <_strtod_l+0x54c>
 80059b8:	f018 030f 	ands.w	r3, r8, #15
 80059bc:	d00a      	beq.n	80059d4 <_strtod_l+0x484>
 80059be:	494d      	ldr	r1, [pc, #308]	; (8005af4 <_strtod_l+0x5a4>)
 80059c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80059c4:	4652      	mov	r2, sl
 80059c6:	465b      	mov	r3, fp
 80059c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059cc:	f7fa fe1c 	bl	8000608 <__aeabi_dmul>
 80059d0:	4682      	mov	sl, r0
 80059d2:	468b      	mov	fp, r1
 80059d4:	f038 080f 	bics.w	r8, r8, #15
 80059d8:	d04d      	beq.n	8005a76 <_strtod_l+0x526>
 80059da:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80059de:	dd22      	ble.n	8005a26 <_strtod_l+0x4d6>
 80059e0:	2500      	movs	r5, #0
 80059e2:	462e      	mov	r6, r5
 80059e4:	9509      	str	r5, [sp, #36]	; 0x24
 80059e6:	9507      	str	r5, [sp, #28]
 80059e8:	2322      	movs	r3, #34	; 0x22
 80059ea:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005afc <_strtod_l+0x5ac>
 80059ee:	6023      	str	r3, [r4, #0]
 80059f0:	f04f 0a00 	mov.w	sl, #0
 80059f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f43f adec 	beq.w	80055d4 <_strtod_l+0x84>
 80059fc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80059fe:	4620      	mov	r0, r4
 8005a00:	f001 feb2 	bl	8007768 <_Bfree>
 8005a04:	9907      	ldr	r1, [sp, #28]
 8005a06:	4620      	mov	r0, r4
 8005a08:	f001 feae 	bl	8007768 <_Bfree>
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f001 feaa 	bl	8007768 <_Bfree>
 8005a14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a16:	4620      	mov	r0, r4
 8005a18:	f001 fea6 	bl	8007768 <_Bfree>
 8005a1c:	4629      	mov	r1, r5
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f001 fea2 	bl	8007768 <_Bfree>
 8005a24:	e5d6      	b.n	80055d4 <_strtod_l+0x84>
 8005a26:	2300      	movs	r3, #0
 8005a28:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005a2c:	4650      	mov	r0, sl
 8005a2e:	4659      	mov	r1, fp
 8005a30:	4699      	mov	r9, r3
 8005a32:	f1b8 0f01 	cmp.w	r8, #1
 8005a36:	dc21      	bgt.n	8005a7c <_strtod_l+0x52c>
 8005a38:	b10b      	cbz	r3, 8005a3e <_strtod_l+0x4ee>
 8005a3a:	4682      	mov	sl, r0
 8005a3c:	468b      	mov	fp, r1
 8005a3e:	4b2e      	ldr	r3, [pc, #184]	; (8005af8 <_strtod_l+0x5a8>)
 8005a40:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005a44:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005a48:	4652      	mov	r2, sl
 8005a4a:	465b      	mov	r3, fp
 8005a4c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005a50:	f7fa fdda 	bl	8000608 <__aeabi_dmul>
 8005a54:	4b29      	ldr	r3, [pc, #164]	; (8005afc <_strtod_l+0x5ac>)
 8005a56:	460a      	mov	r2, r1
 8005a58:	400b      	ands	r3, r1
 8005a5a:	4929      	ldr	r1, [pc, #164]	; (8005b00 <_strtod_l+0x5b0>)
 8005a5c:	428b      	cmp	r3, r1
 8005a5e:	4682      	mov	sl, r0
 8005a60:	d8be      	bhi.n	80059e0 <_strtod_l+0x490>
 8005a62:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005a66:	428b      	cmp	r3, r1
 8005a68:	bf86      	itte	hi
 8005a6a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005b04 <_strtod_l+0x5b4>
 8005a6e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005a72:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005a76:	2300      	movs	r3, #0
 8005a78:	9304      	str	r3, [sp, #16]
 8005a7a:	e081      	b.n	8005b80 <_strtod_l+0x630>
 8005a7c:	f018 0f01 	tst.w	r8, #1
 8005a80:	d007      	beq.n	8005a92 <_strtod_l+0x542>
 8005a82:	4b1d      	ldr	r3, [pc, #116]	; (8005af8 <_strtod_l+0x5a8>)
 8005a84:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8c:	f7fa fdbc 	bl	8000608 <__aeabi_dmul>
 8005a90:	2301      	movs	r3, #1
 8005a92:	f109 0901 	add.w	r9, r9, #1
 8005a96:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005a9a:	e7ca      	b.n	8005a32 <_strtod_l+0x4e2>
 8005a9c:	d0eb      	beq.n	8005a76 <_strtod_l+0x526>
 8005a9e:	f1c8 0800 	rsb	r8, r8, #0
 8005aa2:	f018 020f 	ands.w	r2, r8, #15
 8005aa6:	d00a      	beq.n	8005abe <_strtod_l+0x56e>
 8005aa8:	4b12      	ldr	r3, [pc, #72]	; (8005af4 <_strtod_l+0x5a4>)
 8005aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005aae:	4650      	mov	r0, sl
 8005ab0:	4659      	mov	r1, fp
 8005ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab6:	f7fa fed1 	bl	800085c <__aeabi_ddiv>
 8005aba:	4682      	mov	sl, r0
 8005abc:	468b      	mov	fp, r1
 8005abe:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005ac2:	d0d8      	beq.n	8005a76 <_strtod_l+0x526>
 8005ac4:	f1b8 0f1f 	cmp.w	r8, #31
 8005ac8:	dd1e      	ble.n	8005b08 <_strtod_l+0x5b8>
 8005aca:	2500      	movs	r5, #0
 8005acc:	462e      	mov	r6, r5
 8005ace:	9509      	str	r5, [sp, #36]	; 0x24
 8005ad0:	9507      	str	r5, [sp, #28]
 8005ad2:	2322      	movs	r3, #34	; 0x22
 8005ad4:	f04f 0a00 	mov.w	sl, #0
 8005ad8:	f04f 0b00 	mov.w	fp, #0
 8005adc:	6023      	str	r3, [r4, #0]
 8005ade:	e789      	b.n	80059f4 <_strtod_l+0x4a4>
 8005ae0:	080090ad 	.word	0x080090ad
 8005ae4:	080090f0 	.word	0x080090f0
 8005ae8:	080090a5 	.word	0x080090a5
 8005aec:	08009234 	.word	0x08009234
 8005af0:	080094f0 	.word	0x080094f0
 8005af4:	080093d0 	.word	0x080093d0
 8005af8:	080093a8 	.word	0x080093a8
 8005afc:	7ff00000 	.word	0x7ff00000
 8005b00:	7ca00000 	.word	0x7ca00000
 8005b04:	7fefffff 	.word	0x7fefffff
 8005b08:	f018 0310 	ands.w	r3, r8, #16
 8005b0c:	bf18      	it	ne
 8005b0e:	236a      	movne	r3, #106	; 0x6a
 8005b10:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8005ec8 <_strtod_l+0x978>
 8005b14:	9304      	str	r3, [sp, #16]
 8005b16:	4650      	mov	r0, sl
 8005b18:	4659      	mov	r1, fp
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	f018 0f01 	tst.w	r8, #1
 8005b20:	d004      	beq.n	8005b2c <_strtod_l+0x5dc>
 8005b22:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005b26:	f7fa fd6f 	bl	8000608 <__aeabi_dmul>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005b30:	f109 0908 	add.w	r9, r9, #8
 8005b34:	d1f2      	bne.n	8005b1c <_strtod_l+0x5cc>
 8005b36:	b10b      	cbz	r3, 8005b3c <_strtod_l+0x5ec>
 8005b38:	4682      	mov	sl, r0
 8005b3a:	468b      	mov	fp, r1
 8005b3c:	9b04      	ldr	r3, [sp, #16]
 8005b3e:	b1bb      	cbz	r3, 8005b70 <_strtod_l+0x620>
 8005b40:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005b44:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	4659      	mov	r1, fp
 8005b4c:	dd10      	ble.n	8005b70 <_strtod_l+0x620>
 8005b4e:	2b1f      	cmp	r3, #31
 8005b50:	f340 8128 	ble.w	8005da4 <_strtod_l+0x854>
 8005b54:	2b34      	cmp	r3, #52	; 0x34
 8005b56:	bfde      	ittt	le
 8005b58:	3b20      	suble	r3, #32
 8005b5a:	f04f 32ff 	movle.w	r2, #4294967295
 8005b5e:	fa02 f303 	lslle.w	r3, r2, r3
 8005b62:	f04f 0a00 	mov.w	sl, #0
 8005b66:	bfcc      	ite	gt
 8005b68:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005b6c:	ea03 0b01 	andle.w	fp, r3, r1
 8005b70:	2200      	movs	r2, #0
 8005b72:	2300      	movs	r3, #0
 8005b74:	4650      	mov	r0, sl
 8005b76:	4659      	mov	r1, fp
 8005b78:	f7fa ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	d1a4      	bne.n	8005aca <_strtod_l+0x57a>
 8005b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b86:	462b      	mov	r3, r5
 8005b88:	463a      	mov	r2, r7
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	f001 fe58 	bl	8007840 <__s2b>
 8005b90:	9009      	str	r0, [sp, #36]	; 0x24
 8005b92:	2800      	cmp	r0, #0
 8005b94:	f43f af24 	beq.w	80059e0 <_strtod_l+0x490>
 8005b98:	9b07      	ldr	r3, [sp, #28]
 8005b9a:	1b9e      	subs	r6, r3, r6
 8005b9c:	9b08      	ldr	r3, [sp, #32]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	bfb4      	ite	lt
 8005ba2:	4633      	movlt	r3, r6
 8005ba4:	2300      	movge	r3, #0
 8005ba6:	9310      	str	r3, [sp, #64]	; 0x40
 8005ba8:	9b08      	ldr	r3, [sp, #32]
 8005baa:	2500      	movs	r5, #0
 8005bac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005bb0:	9318      	str	r3, [sp, #96]	; 0x60
 8005bb2:	462e      	mov	r6, r5
 8005bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	6859      	ldr	r1, [r3, #4]
 8005bba:	f001 fd95 	bl	80076e8 <_Balloc>
 8005bbe:	9007      	str	r0, [sp, #28]
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	f43f af11 	beq.w	80059e8 <_strtod_l+0x498>
 8005bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bc8:	691a      	ldr	r2, [r3, #16]
 8005bca:	3202      	adds	r2, #2
 8005bcc:	f103 010c 	add.w	r1, r3, #12
 8005bd0:	0092      	lsls	r2, r2, #2
 8005bd2:	300c      	adds	r0, #12
 8005bd4:	f001 fd7a 	bl	80076cc <memcpy>
 8005bd8:	ec4b ab10 	vmov	d0, sl, fp
 8005bdc:	aa20      	add	r2, sp, #128	; 0x80
 8005bde:	a91f      	add	r1, sp, #124	; 0x7c
 8005be0:	4620      	mov	r0, r4
 8005be2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005be6:	f002 f967 	bl	8007eb8 <__d2b>
 8005bea:	901e      	str	r0, [sp, #120]	; 0x78
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f43f aefb 	beq.w	80059e8 <_strtod_l+0x498>
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	f001 febd 	bl	8007974 <__i2b>
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	f43f aef3 	beq.w	80059e8 <_strtod_l+0x498>
 8005c02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c04:	9904      	ldr	r1, [sp, #16]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	bfab      	itete	ge
 8005c0a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005c0c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005c0e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005c10:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8005c14:	bfac      	ite	ge
 8005c16:	eb03 0902 	addge.w	r9, r3, r2
 8005c1a:	1ad7      	sublt	r7, r2, r3
 8005c1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c1e:	eba3 0801 	sub.w	r8, r3, r1
 8005c22:	4490      	add	r8, r2
 8005c24:	4ba3      	ldr	r3, [pc, #652]	; (8005eb4 <_strtod_l+0x964>)
 8005c26:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c2a:	4598      	cmp	r8, r3
 8005c2c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005c30:	f280 80cc 	bge.w	8005dcc <_strtod_l+0x87c>
 8005c34:	eba3 0308 	sub.w	r3, r3, r8
 8005c38:	2b1f      	cmp	r3, #31
 8005c3a:	eba2 0203 	sub.w	r2, r2, r3
 8005c3e:	f04f 0101 	mov.w	r1, #1
 8005c42:	f300 80b6 	bgt.w	8005db2 <_strtod_l+0x862>
 8005c46:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4a:	9311      	str	r3, [sp, #68]	; 0x44
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005c50:	eb09 0802 	add.w	r8, r9, r2
 8005c54:	9b04      	ldr	r3, [sp, #16]
 8005c56:	45c1      	cmp	r9, r8
 8005c58:	4417      	add	r7, r2
 8005c5a:	441f      	add	r7, r3
 8005c5c:	464b      	mov	r3, r9
 8005c5e:	bfa8      	it	ge
 8005c60:	4643      	movge	r3, r8
 8005c62:	42bb      	cmp	r3, r7
 8005c64:	bfa8      	it	ge
 8005c66:	463b      	movge	r3, r7
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	bfc2      	ittt	gt
 8005c6c:	eba8 0803 	subgt.w	r8, r8, r3
 8005c70:	1aff      	subgt	r7, r7, r3
 8005c72:	eba9 0903 	subgt.w	r9, r9, r3
 8005c76:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	dd17      	ble.n	8005cac <_strtod_l+0x75c>
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	461a      	mov	r2, r3
 8005c80:	4620      	mov	r0, r4
 8005c82:	f001 ff33 	bl	8007aec <__pow5mult>
 8005c86:	4606      	mov	r6, r0
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	f43f aead 	beq.w	80059e8 <_strtod_l+0x498>
 8005c8e:	4601      	mov	r1, r0
 8005c90:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005c92:	4620      	mov	r0, r4
 8005c94:	f001 fe84 	bl	80079a0 <__multiply>
 8005c98:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f43f aea4 	beq.w	80059e8 <_strtod_l+0x498>
 8005ca0:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	f001 fd60 	bl	8007768 <_Bfree>
 8005ca8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005caa:	931e      	str	r3, [sp, #120]	; 0x78
 8005cac:	f1b8 0f00 	cmp.w	r8, #0
 8005cb0:	f300 8091 	bgt.w	8005dd6 <_strtod_l+0x886>
 8005cb4:	9b08      	ldr	r3, [sp, #32]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	dd08      	ble.n	8005ccc <_strtod_l+0x77c>
 8005cba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005cbc:	9907      	ldr	r1, [sp, #28]
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f001 ff14 	bl	8007aec <__pow5mult>
 8005cc4:	9007      	str	r0, [sp, #28]
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	f43f ae8e 	beq.w	80059e8 <_strtod_l+0x498>
 8005ccc:	2f00      	cmp	r7, #0
 8005cce:	dd08      	ble.n	8005ce2 <_strtod_l+0x792>
 8005cd0:	9907      	ldr	r1, [sp, #28]
 8005cd2:	463a      	mov	r2, r7
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	f001 ff63 	bl	8007ba0 <__lshift>
 8005cda:	9007      	str	r0, [sp, #28]
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	f43f ae83 	beq.w	80059e8 <_strtod_l+0x498>
 8005ce2:	f1b9 0f00 	cmp.w	r9, #0
 8005ce6:	dd08      	ble.n	8005cfa <_strtod_l+0x7aa>
 8005ce8:	4631      	mov	r1, r6
 8005cea:	464a      	mov	r2, r9
 8005cec:	4620      	mov	r0, r4
 8005cee:	f001 ff57 	bl	8007ba0 <__lshift>
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	f43f ae77 	beq.w	80059e8 <_strtod_l+0x498>
 8005cfa:	9a07      	ldr	r2, [sp, #28]
 8005cfc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f001 ffd6 	bl	8007cb0 <__mdiff>
 8005d04:	4605      	mov	r5, r0
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f43f ae6e 	beq.w	80059e8 <_strtod_l+0x498>
 8005d0c:	68c3      	ldr	r3, [r0, #12]
 8005d0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d10:	2300      	movs	r3, #0
 8005d12:	60c3      	str	r3, [r0, #12]
 8005d14:	4631      	mov	r1, r6
 8005d16:	f001 ffaf 	bl	8007c78 <__mcmp>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	da65      	bge.n	8005dea <_strtod_l+0x89a>
 8005d1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d20:	ea53 030a 	orrs.w	r3, r3, sl
 8005d24:	f040 8087 	bne.w	8005e36 <_strtod_l+0x8e6>
 8005d28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f040 8082 	bne.w	8005e36 <_strtod_l+0x8e6>
 8005d32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005d36:	0d1b      	lsrs	r3, r3, #20
 8005d38:	051b      	lsls	r3, r3, #20
 8005d3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005d3e:	d97a      	bls.n	8005e36 <_strtod_l+0x8e6>
 8005d40:	696b      	ldr	r3, [r5, #20]
 8005d42:	b913      	cbnz	r3, 8005d4a <_strtod_l+0x7fa>
 8005d44:	692b      	ldr	r3, [r5, #16]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	dd75      	ble.n	8005e36 <_strtod_l+0x8e6>
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f001 ff26 	bl	8007ba0 <__lshift>
 8005d54:	4631      	mov	r1, r6
 8005d56:	4605      	mov	r5, r0
 8005d58:	f001 ff8e 	bl	8007c78 <__mcmp>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	dd6a      	ble.n	8005e36 <_strtod_l+0x8e6>
 8005d60:	9904      	ldr	r1, [sp, #16]
 8005d62:	4a55      	ldr	r2, [pc, #340]	; (8005eb8 <_strtod_l+0x968>)
 8005d64:	465b      	mov	r3, fp
 8005d66:	2900      	cmp	r1, #0
 8005d68:	f000 8085 	beq.w	8005e76 <_strtod_l+0x926>
 8005d6c:	ea02 010b 	and.w	r1, r2, fp
 8005d70:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005d74:	dc7f      	bgt.n	8005e76 <_strtod_l+0x926>
 8005d76:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005d7a:	f77f aeaa 	ble.w	8005ad2 <_strtod_l+0x582>
 8005d7e:	4a4f      	ldr	r2, [pc, #316]	; (8005ebc <_strtod_l+0x96c>)
 8005d80:	2300      	movs	r3, #0
 8005d82:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8005d86:	4650      	mov	r0, sl
 8005d88:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	f7fa fc3b 	bl	8000608 <__aeabi_dmul>
 8005d92:	460b      	mov	r3, r1
 8005d94:	4303      	orrs	r3, r0
 8005d96:	bf08      	it	eq
 8005d98:	2322      	moveq	r3, #34	; 0x22
 8005d9a:	4682      	mov	sl, r0
 8005d9c:	468b      	mov	fp, r1
 8005d9e:	bf08      	it	eq
 8005da0:	6023      	streq	r3, [r4, #0]
 8005da2:	e62b      	b.n	80059fc <_strtod_l+0x4ac>
 8005da4:	f04f 32ff 	mov.w	r2, #4294967295
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	ea03 0a0a 	and.w	sl, r3, sl
 8005db0:	e6de      	b.n	8005b70 <_strtod_l+0x620>
 8005db2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005db6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005dba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005dbe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005dc2:	fa01 f308 	lsl.w	r3, r1, r8
 8005dc6:	930c      	str	r3, [sp, #48]	; 0x30
 8005dc8:	9111      	str	r1, [sp, #68]	; 0x44
 8005dca:	e741      	b.n	8005c50 <_strtod_l+0x700>
 8005dcc:	2300      	movs	r3, #0
 8005dce:	930c      	str	r3, [sp, #48]	; 0x30
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	9311      	str	r3, [sp, #68]	; 0x44
 8005dd4:	e73c      	b.n	8005c50 <_strtod_l+0x700>
 8005dd6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005dd8:	4642      	mov	r2, r8
 8005dda:	4620      	mov	r0, r4
 8005ddc:	f001 fee0 	bl	8007ba0 <__lshift>
 8005de0:	901e      	str	r0, [sp, #120]	; 0x78
 8005de2:	2800      	cmp	r0, #0
 8005de4:	f47f af66 	bne.w	8005cb4 <_strtod_l+0x764>
 8005de8:	e5fe      	b.n	80059e8 <_strtod_l+0x498>
 8005dea:	465f      	mov	r7, fp
 8005dec:	d16e      	bne.n	8005ecc <_strtod_l+0x97c>
 8005dee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005df0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005df4:	b342      	cbz	r2, 8005e48 <_strtod_l+0x8f8>
 8005df6:	4a32      	ldr	r2, [pc, #200]	; (8005ec0 <_strtod_l+0x970>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d128      	bne.n	8005e4e <_strtod_l+0x8fe>
 8005dfc:	9b04      	ldr	r3, [sp, #16]
 8005dfe:	4650      	mov	r0, sl
 8005e00:	b1eb      	cbz	r3, 8005e3e <_strtod_l+0x8ee>
 8005e02:	4a2d      	ldr	r2, [pc, #180]	; (8005eb8 <_strtod_l+0x968>)
 8005e04:	403a      	ands	r2, r7
 8005e06:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005e0a:	f04f 31ff 	mov.w	r1, #4294967295
 8005e0e:	d819      	bhi.n	8005e44 <_strtod_l+0x8f4>
 8005e10:	0d12      	lsrs	r2, r2, #20
 8005e12:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005e16:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1a:	4298      	cmp	r0, r3
 8005e1c:	d117      	bne.n	8005e4e <_strtod_l+0x8fe>
 8005e1e:	4b29      	ldr	r3, [pc, #164]	; (8005ec4 <_strtod_l+0x974>)
 8005e20:	429f      	cmp	r7, r3
 8005e22:	d102      	bne.n	8005e2a <_strtod_l+0x8da>
 8005e24:	3001      	adds	r0, #1
 8005e26:	f43f addf 	beq.w	80059e8 <_strtod_l+0x498>
 8005e2a:	4b23      	ldr	r3, [pc, #140]	; (8005eb8 <_strtod_l+0x968>)
 8005e2c:	403b      	ands	r3, r7
 8005e2e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005e32:	f04f 0a00 	mov.w	sl, #0
 8005e36:	9b04      	ldr	r3, [sp, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1a0      	bne.n	8005d7e <_strtod_l+0x82e>
 8005e3c:	e5de      	b.n	80059fc <_strtod_l+0x4ac>
 8005e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e42:	e7ea      	b.n	8005e1a <_strtod_l+0x8ca>
 8005e44:	460b      	mov	r3, r1
 8005e46:	e7e8      	b.n	8005e1a <_strtod_l+0x8ca>
 8005e48:	ea53 030a 	orrs.w	r3, r3, sl
 8005e4c:	d088      	beq.n	8005d60 <_strtod_l+0x810>
 8005e4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e50:	b1db      	cbz	r3, 8005e8a <_strtod_l+0x93a>
 8005e52:	423b      	tst	r3, r7
 8005e54:	d0ef      	beq.n	8005e36 <_strtod_l+0x8e6>
 8005e56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e58:	9a04      	ldr	r2, [sp, #16]
 8005e5a:	4650      	mov	r0, sl
 8005e5c:	4659      	mov	r1, fp
 8005e5e:	b1c3      	cbz	r3, 8005e92 <_strtod_l+0x942>
 8005e60:	f7ff fb58 	bl	8005514 <sulp>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e6c:	f7fa fa16 	bl	800029c <__adddf3>
 8005e70:	4682      	mov	sl, r0
 8005e72:	468b      	mov	fp, r1
 8005e74:	e7df      	b.n	8005e36 <_strtod_l+0x8e6>
 8005e76:	4013      	ands	r3, r2
 8005e78:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005e7c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005e80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005e84:	f04f 3aff 	mov.w	sl, #4294967295
 8005e88:	e7d5      	b.n	8005e36 <_strtod_l+0x8e6>
 8005e8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e8c:	ea13 0f0a 	tst.w	r3, sl
 8005e90:	e7e0      	b.n	8005e54 <_strtod_l+0x904>
 8005e92:	f7ff fb3f 	bl	8005514 <sulp>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e9e:	f7fa f9fb 	bl	8000298 <__aeabi_dsub>
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4682      	mov	sl, r0
 8005ea8:	468b      	mov	fp, r1
 8005eaa:	f7fa fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d0c1      	beq.n	8005e36 <_strtod_l+0x8e6>
 8005eb2:	e60e      	b.n	8005ad2 <_strtod_l+0x582>
 8005eb4:	fffffc02 	.word	0xfffffc02
 8005eb8:	7ff00000 	.word	0x7ff00000
 8005ebc:	39500000 	.word	0x39500000
 8005ec0:	000fffff 	.word	0x000fffff
 8005ec4:	7fefffff 	.word	0x7fefffff
 8005ec8:	08009108 	.word	0x08009108
 8005ecc:	4631      	mov	r1, r6
 8005ece:	4628      	mov	r0, r5
 8005ed0:	f002 f84e 	bl	8007f70 <__ratio>
 8005ed4:	ec59 8b10 	vmov	r8, r9, d0
 8005ed8:	ee10 0a10 	vmov	r0, s0
 8005edc:	2200      	movs	r2, #0
 8005ede:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ee2:	4649      	mov	r1, r9
 8005ee4:	f7fa fe0c 	bl	8000b00 <__aeabi_dcmple>
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	d07c      	beq.n	8005fe6 <_strtod_l+0xa96>
 8005eec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d04c      	beq.n	8005f8c <_strtod_l+0xa3c>
 8005ef2:	4b95      	ldr	r3, [pc, #596]	; (8006148 <_strtod_l+0xbf8>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005efa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006148 <_strtod_l+0xbf8>
 8005efe:	f04f 0800 	mov.w	r8, #0
 8005f02:	4b92      	ldr	r3, [pc, #584]	; (800614c <_strtod_l+0xbfc>)
 8005f04:	403b      	ands	r3, r7
 8005f06:	9311      	str	r3, [sp, #68]	; 0x44
 8005f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005f0a:	4b91      	ldr	r3, [pc, #580]	; (8006150 <_strtod_l+0xc00>)
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	f040 80b2 	bne.w	8006076 <_strtod_l+0xb26>
 8005f12:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f1a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005f1e:	ec4b ab10 	vmov	d0, sl, fp
 8005f22:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8005f26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005f2a:	f001 ff49 	bl	8007dc0 <__ulp>
 8005f2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f32:	ec53 2b10 	vmov	r2, r3, d0
 8005f36:	f7fa fb67 	bl	8000608 <__aeabi_dmul>
 8005f3a:	4652      	mov	r2, sl
 8005f3c:	465b      	mov	r3, fp
 8005f3e:	f7fa f9ad 	bl	800029c <__adddf3>
 8005f42:	460b      	mov	r3, r1
 8005f44:	4981      	ldr	r1, [pc, #516]	; (800614c <_strtod_l+0xbfc>)
 8005f46:	4a83      	ldr	r2, [pc, #524]	; (8006154 <_strtod_l+0xc04>)
 8005f48:	4019      	ands	r1, r3
 8005f4a:	4291      	cmp	r1, r2
 8005f4c:	4682      	mov	sl, r0
 8005f4e:	d95e      	bls.n	800600e <_strtod_l+0xabe>
 8005f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f52:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d103      	bne.n	8005f62 <_strtod_l+0xa12>
 8005f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	f43f ad43 	beq.w	80059e8 <_strtod_l+0x498>
 8005f62:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8006160 <_strtod_l+0xc10>
 8005f66:	f04f 3aff 	mov.w	sl, #4294967295
 8005f6a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f001 fbfb 	bl	8007768 <_Bfree>
 8005f72:	9907      	ldr	r1, [sp, #28]
 8005f74:	4620      	mov	r0, r4
 8005f76:	f001 fbf7 	bl	8007768 <_Bfree>
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	f001 fbf3 	bl	8007768 <_Bfree>
 8005f82:	4629      	mov	r1, r5
 8005f84:	4620      	mov	r0, r4
 8005f86:	f001 fbef 	bl	8007768 <_Bfree>
 8005f8a:	e613      	b.n	8005bb4 <_strtod_l+0x664>
 8005f8c:	f1ba 0f00 	cmp.w	sl, #0
 8005f90:	d11b      	bne.n	8005fca <_strtod_l+0xa7a>
 8005f92:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f96:	b9f3      	cbnz	r3, 8005fd6 <_strtod_l+0xa86>
 8005f98:	4b6b      	ldr	r3, [pc, #428]	; (8006148 <_strtod_l+0xbf8>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	f7fa fda4 	bl	8000aec <__aeabi_dcmplt>
 8005fa4:	b9d0      	cbnz	r0, 8005fdc <_strtod_l+0xa8c>
 8005fa6:	4640      	mov	r0, r8
 8005fa8:	4649      	mov	r1, r9
 8005faa:	4b6b      	ldr	r3, [pc, #428]	; (8006158 <_strtod_l+0xc08>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	f7fa fb2b 	bl	8000608 <__aeabi_dmul>
 8005fb2:	4680      	mov	r8, r0
 8005fb4:	4689      	mov	r9, r1
 8005fb6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005fba:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8005fbe:	931b      	str	r3, [sp, #108]	; 0x6c
 8005fc0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8005fc4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005fc8:	e79b      	b.n	8005f02 <_strtod_l+0x9b2>
 8005fca:	f1ba 0f01 	cmp.w	sl, #1
 8005fce:	d102      	bne.n	8005fd6 <_strtod_l+0xa86>
 8005fd0:	2f00      	cmp	r7, #0
 8005fd2:	f43f ad7e 	beq.w	8005ad2 <_strtod_l+0x582>
 8005fd6:	4b61      	ldr	r3, [pc, #388]	; (800615c <_strtod_l+0xc0c>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	e78c      	b.n	8005ef6 <_strtod_l+0x9a6>
 8005fdc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006158 <_strtod_l+0xc08>
 8005fe0:	f04f 0800 	mov.w	r8, #0
 8005fe4:	e7e7      	b.n	8005fb6 <_strtod_l+0xa66>
 8005fe6:	4b5c      	ldr	r3, [pc, #368]	; (8006158 <_strtod_l+0xc08>)
 8005fe8:	4640      	mov	r0, r8
 8005fea:	4649      	mov	r1, r9
 8005fec:	2200      	movs	r2, #0
 8005fee:	f7fa fb0b 	bl	8000608 <__aeabi_dmul>
 8005ff2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ff4:	4680      	mov	r8, r0
 8005ff6:	4689      	mov	r9, r1
 8005ff8:	b933      	cbnz	r3, 8006008 <_strtod_l+0xab8>
 8005ffa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ffe:	9012      	str	r0, [sp, #72]	; 0x48
 8006000:	9313      	str	r3, [sp, #76]	; 0x4c
 8006002:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006006:	e7dd      	b.n	8005fc4 <_strtod_l+0xa74>
 8006008:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800600c:	e7f9      	b.n	8006002 <_strtod_l+0xab2>
 800600e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006012:	9b04      	ldr	r3, [sp, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1a8      	bne.n	8005f6a <_strtod_l+0xa1a>
 8006018:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800601c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800601e:	0d1b      	lsrs	r3, r3, #20
 8006020:	051b      	lsls	r3, r3, #20
 8006022:	429a      	cmp	r2, r3
 8006024:	d1a1      	bne.n	8005f6a <_strtod_l+0xa1a>
 8006026:	4640      	mov	r0, r8
 8006028:	4649      	mov	r1, r9
 800602a:	f7fa fe4d 	bl	8000cc8 <__aeabi_d2lz>
 800602e:	f7fa fabd 	bl	80005ac <__aeabi_l2d>
 8006032:	4602      	mov	r2, r0
 8006034:	460b      	mov	r3, r1
 8006036:	4640      	mov	r0, r8
 8006038:	4649      	mov	r1, r9
 800603a:	f7fa f92d 	bl	8000298 <__aeabi_dsub>
 800603e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006040:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006044:	ea43 030a 	orr.w	r3, r3, sl
 8006048:	4313      	orrs	r3, r2
 800604a:	4680      	mov	r8, r0
 800604c:	4689      	mov	r9, r1
 800604e:	d053      	beq.n	80060f8 <_strtod_l+0xba8>
 8006050:	a335      	add	r3, pc, #212	; (adr r3, 8006128 <_strtod_l+0xbd8>)
 8006052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006056:	f7fa fd49 	bl	8000aec <__aeabi_dcmplt>
 800605a:	2800      	cmp	r0, #0
 800605c:	f47f acce 	bne.w	80059fc <_strtod_l+0x4ac>
 8006060:	a333      	add	r3, pc, #204	; (adr r3, 8006130 <_strtod_l+0xbe0>)
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	4640      	mov	r0, r8
 8006068:	4649      	mov	r1, r9
 800606a:	f7fa fd5d 	bl	8000b28 <__aeabi_dcmpgt>
 800606e:	2800      	cmp	r0, #0
 8006070:	f43f af7b 	beq.w	8005f6a <_strtod_l+0xa1a>
 8006074:	e4c2      	b.n	80059fc <_strtod_l+0x4ac>
 8006076:	9b04      	ldr	r3, [sp, #16]
 8006078:	b333      	cbz	r3, 80060c8 <_strtod_l+0xb78>
 800607a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800607c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006080:	d822      	bhi.n	80060c8 <_strtod_l+0xb78>
 8006082:	a32d      	add	r3, pc, #180	; (adr r3, 8006138 <_strtod_l+0xbe8>)
 8006084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006088:	4640      	mov	r0, r8
 800608a:	4649      	mov	r1, r9
 800608c:	f7fa fd38 	bl	8000b00 <__aeabi_dcmple>
 8006090:	b1a0      	cbz	r0, 80060bc <_strtod_l+0xb6c>
 8006092:	4649      	mov	r1, r9
 8006094:	4640      	mov	r0, r8
 8006096:	f7fa fd8f 	bl	8000bb8 <__aeabi_d2uiz>
 800609a:	2801      	cmp	r0, #1
 800609c:	bf38      	it	cc
 800609e:	2001      	movcc	r0, #1
 80060a0:	f7fa fa38 	bl	8000514 <__aeabi_ui2d>
 80060a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060a6:	4680      	mov	r8, r0
 80060a8:	4689      	mov	r9, r1
 80060aa:	bb13      	cbnz	r3, 80060f2 <_strtod_l+0xba2>
 80060ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80060b0:	9014      	str	r0, [sp, #80]	; 0x50
 80060b2:	9315      	str	r3, [sp, #84]	; 0x54
 80060b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80060b8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80060bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060be:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060c0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80060c4:	1a9b      	subs	r3, r3, r2
 80060c6:	930d      	str	r3, [sp, #52]	; 0x34
 80060c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060cc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80060d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80060d4:	f001 fe74 	bl	8007dc0 <__ulp>
 80060d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060dc:	ec53 2b10 	vmov	r2, r3, d0
 80060e0:	f7fa fa92 	bl	8000608 <__aeabi_dmul>
 80060e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80060e8:	f7fa f8d8 	bl	800029c <__adddf3>
 80060ec:	4682      	mov	sl, r0
 80060ee:	468b      	mov	fp, r1
 80060f0:	e78f      	b.n	8006012 <_strtod_l+0xac2>
 80060f2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80060f6:	e7dd      	b.n	80060b4 <_strtod_l+0xb64>
 80060f8:	a311      	add	r3, pc, #68	; (adr r3, 8006140 <_strtod_l+0xbf0>)
 80060fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fe:	f7fa fcf5 	bl	8000aec <__aeabi_dcmplt>
 8006102:	e7b4      	b.n	800606e <_strtod_l+0xb1e>
 8006104:	2300      	movs	r3, #0
 8006106:	930e      	str	r3, [sp, #56]	; 0x38
 8006108:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800610a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	f7ff ba65 	b.w	80055dc <_strtod_l+0x8c>
 8006112:	2b65      	cmp	r3, #101	; 0x65
 8006114:	f43f ab5d 	beq.w	80057d2 <_strtod_l+0x282>
 8006118:	2b45      	cmp	r3, #69	; 0x45
 800611a:	f43f ab5a 	beq.w	80057d2 <_strtod_l+0x282>
 800611e:	2201      	movs	r2, #1
 8006120:	f7ff bb92 	b.w	8005848 <_strtod_l+0x2f8>
 8006124:	f3af 8000 	nop.w
 8006128:	94a03595 	.word	0x94a03595
 800612c:	3fdfffff 	.word	0x3fdfffff
 8006130:	35afe535 	.word	0x35afe535
 8006134:	3fe00000 	.word	0x3fe00000
 8006138:	ffc00000 	.word	0xffc00000
 800613c:	41dfffff 	.word	0x41dfffff
 8006140:	94a03595 	.word	0x94a03595
 8006144:	3fcfffff 	.word	0x3fcfffff
 8006148:	3ff00000 	.word	0x3ff00000
 800614c:	7ff00000 	.word	0x7ff00000
 8006150:	7fe00000 	.word	0x7fe00000
 8006154:	7c9fffff 	.word	0x7c9fffff
 8006158:	3fe00000 	.word	0x3fe00000
 800615c:	bff00000 	.word	0xbff00000
 8006160:	7fefffff 	.word	0x7fefffff

08006164 <_strtod_r>:
 8006164:	4b01      	ldr	r3, [pc, #4]	; (800616c <_strtod_r+0x8>)
 8006166:	f7ff b9f3 	b.w	8005550 <_strtod_l>
 800616a:	bf00      	nop
 800616c:	20000078 	.word	0x20000078

08006170 <_strtol_l.isra.0>:
 8006170:	2b01      	cmp	r3, #1
 8006172:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006176:	d001      	beq.n	800617c <_strtol_l.isra.0+0xc>
 8006178:	2b24      	cmp	r3, #36	; 0x24
 800617a:	d906      	bls.n	800618a <_strtol_l.isra.0+0x1a>
 800617c:	f7fe faf8 	bl	8004770 <__errno>
 8006180:	2316      	movs	r3, #22
 8006182:	6003      	str	r3, [r0, #0]
 8006184:	2000      	movs	r0, #0
 8006186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618a:	4f3a      	ldr	r7, [pc, #232]	; (8006274 <_strtol_l.isra.0+0x104>)
 800618c:	468e      	mov	lr, r1
 800618e:	4676      	mov	r6, lr
 8006190:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006194:	5de5      	ldrb	r5, [r4, r7]
 8006196:	f015 0508 	ands.w	r5, r5, #8
 800619a:	d1f8      	bne.n	800618e <_strtol_l.isra.0+0x1e>
 800619c:	2c2d      	cmp	r4, #45	; 0x2d
 800619e:	d134      	bne.n	800620a <_strtol_l.isra.0+0x9a>
 80061a0:	f89e 4000 	ldrb.w	r4, [lr]
 80061a4:	f04f 0801 	mov.w	r8, #1
 80061a8:	f106 0e02 	add.w	lr, r6, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d05c      	beq.n	800626a <_strtol_l.isra.0+0xfa>
 80061b0:	2b10      	cmp	r3, #16
 80061b2:	d10c      	bne.n	80061ce <_strtol_l.isra.0+0x5e>
 80061b4:	2c30      	cmp	r4, #48	; 0x30
 80061b6:	d10a      	bne.n	80061ce <_strtol_l.isra.0+0x5e>
 80061b8:	f89e 4000 	ldrb.w	r4, [lr]
 80061bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80061c0:	2c58      	cmp	r4, #88	; 0x58
 80061c2:	d14d      	bne.n	8006260 <_strtol_l.isra.0+0xf0>
 80061c4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80061c8:	2310      	movs	r3, #16
 80061ca:	f10e 0e02 	add.w	lr, lr, #2
 80061ce:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80061d2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80061d6:	2600      	movs	r6, #0
 80061d8:	fbbc f9f3 	udiv	r9, ip, r3
 80061dc:	4635      	mov	r5, r6
 80061de:	fb03 ca19 	mls	sl, r3, r9, ip
 80061e2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80061e6:	2f09      	cmp	r7, #9
 80061e8:	d818      	bhi.n	800621c <_strtol_l.isra.0+0xac>
 80061ea:	463c      	mov	r4, r7
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	dd24      	ble.n	800623a <_strtol_l.isra.0+0xca>
 80061f0:	2e00      	cmp	r6, #0
 80061f2:	db1f      	blt.n	8006234 <_strtol_l.isra.0+0xc4>
 80061f4:	45a9      	cmp	r9, r5
 80061f6:	d31d      	bcc.n	8006234 <_strtol_l.isra.0+0xc4>
 80061f8:	d101      	bne.n	80061fe <_strtol_l.isra.0+0x8e>
 80061fa:	45a2      	cmp	sl, r4
 80061fc:	db1a      	blt.n	8006234 <_strtol_l.isra.0+0xc4>
 80061fe:	fb05 4503 	mla	r5, r5, r3, r4
 8006202:	2601      	movs	r6, #1
 8006204:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006208:	e7eb      	b.n	80061e2 <_strtol_l.isra.0+0x72>
 800620a:	2c2b      	cmp	r4, #43	; 0x2b
 800620c:	bf08      	it	eq
 800620e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8006212:	46a8      	mov	r8, r5
 8006214:	bf08      	it	eq
 8006216:	f106 0e02 	addeq.w	lr, r6, #2
 800621a:	e7c7      	b.n	80061ac <_strtol_l.isra.0+0x3c>
 800621c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006220:	2f19      	cmp	r7, #25
 8006222:	d801      	bhi.n	8006228 <_strtol_l.isra.0+0xb8>
 8006224:	3c37      	subs	r4, #55	; 0x37
 8006226:	e7e1      	b.n	80061ec <_strtol_l.isra.0+0x7c>
 8006228:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800622c:	2f19      	cmp	r7, #25
 800622e:	d804      	bhi.n	800623a <_strtol_l.isra.0+0xca>
 8006230:	3c57      	subs	r4, #87	; 0x57
 8006232:	e7db      	b.n	80061ec <_strtol_l.isra.0+0x7c>
 8006234:	f04f 36ff 	mov.w	r6, #4294967295
 8006238:	e7e4      	b.n	8006204 <_strtol_l.isra.0+0x94>
 800623a:	2e00      	cmp	r6, #0
 800623c:	da05      	bge.n	800624a <_strtol_l.isra.0+0xda>
 800623e:	2322      	movs	r3, #34	; 0x22
 8006240:	6003      	str	r3, [r0, #0]
 8006242:	4665      	mov	r5, ip
 8006244:	b942      	cbnz	r2, 8006258 <_strtol_l.isra.0+0xe8>
 8006246:	4628      	mov	r0, r5
 8006248:	e79d      	b.n	8006186 <_strtol_l.isra.0+0x16>
 800624a:	f1b8 0f00 	cmp.w	r8, #0
 800624e:	d000      	beq.n	8006252 <_strtol_l.isra.0+0xe2>
 8006250:	426d      	negs	r5, r5
 8006252:	2a00      	cmp	r2, #0
 8006254:	d0f7      	beq.n	8006246 <_strtol_l.isra.0+0xd6>
 8006256:	b10e      	cbz	r6, 800625c <_strtol_l.isra.0+0xec>
 8006258:	f10e 31ff 	add.w	r1, lr, #4294967295
 800625c:	6011      	str	r1, [r2, #0]
 800625e:	e7f2      	b.n	8006246 <_strtol_l.isra.0+0xd6>
 8006260:	2430      	movs	r4, #48	; 0x30
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1b3      	bne.n	80061ce <_strtol_l.isra.0+0x5e>
 8006266:	2308      	movs	r3, #8
 8006268:	e7b1      	b.n	80061ce <_strtol_l.isra.0+0x5e>
 800626a:	2c30      	cmp	r4, #48	; 0x30
 800626c:	d0a4      	beq.n	80061b8 <_strtol_l.isra.0+0x48>
 800626e:	230a      	movs	r3, #10
 8006270:	e7ad      	b.n	80061ce <_strtol_l.isra.0+0x5e>
 8006272:	bf00      	nop
 8006274:	08009131 	.word	0x08009131

08006278 <_strtol_r>:
 8006278:	f7ff bf7a 	b.w	8006170 <_strtol_l.isra.0>

0800627c <_vsiprintf_r>:
 800627c:	b500      	push	{lr}
 800627e:	b09b      	sub	sp, #108	; 0x6c
 8006280:	9100      	str	r1, [sp, #0]
 8006282:	9104      	str	r1, [sp, #16]
 8006284:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006288:	9105      	str	r1, [sp, #20]
 800628a:	9102      	str	r1, [sp, #8]
 800628c:	4905      	ldr	r1, [pc, #20]	; (80062a4 <_vsiprintf_r+0x28>)
 800628e:	9103      	str	r1, [sp, #12]
 8006290:	4669      	mov	r1, sp
 8006292:	f001 fff9 	bl	8008288 <_svfiprintf_r>
 8006296:	9b00      	ldr	r3, [sp, #0]
 8006298:	2200      	movs	r2, #0
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	b01b      	add	sp, #108	; 0x6c
 800629e:	f85d fb04 	ldr.w	pc, [sp], #4
 80062a2:	bf00      	nop
 80062a4:	ffff0208 	.word	0xffff0208

080062a8 <vsiprintf>:
 80062a8:	4613      	mov	r3, r2
 80062aa:	460a      	mov	r2, r1
 80062ac:	4601      	mov	r1, r0
 80062ae:	4802      	ldr	r0, [pc, #8]	; (80062b8 <vsiprintf+0x10>)
 80062b0:	6800      	ldr	r0, [r0, #0]
 80062b2:	f7ff bfe3 	b.w	800627c <_vsiprintf_r>
 80062b6:	bf00      	nop
 80062b8:	20000010 	.word	0x20000010

080062bc <quorem>:
 80062bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c0:	6903      	ldr	r3, [r0, #16]
 80062c2:	690c      	ldr	r4, [r1, #16]
 80062c4:	42a3      	cmp	r3, r4
 80062c6:	4607      	mov	r7, r0
 80062c8:	f2c0 8081 	blt.w	80063ce <quorem+0x112>
 80062cc:	3c01      	subs	r4, #1
 80062ce:	f101 0814 	add.w	r8, r1, #20
 80062d2:	f100 0514 	add.w	r5, r0, #20
 80062d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062e4:	3301      	adds	r3, #1
 80062e6:	429a      	cmp	r2, r3
 80062e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80062ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062f4:	d331      	bcc.n	800635a <quorem+0x9e>
 80062f6:	f04f 0e00 	mov.w	lr, #0
 80062fa:	4640      	mov	r0, r8
 80062fc:	46ac      	mov	ip, r5
 80062fe:	46f2      	mov	sl, lr
 8006300:	f850 2b04 	ldr.w	r2, [r0], #4
 8006304:	b293      	uxth	r3, r2
 8006306:	fb06 e303 	mla	r3, r6, r3, lr
 800630a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800630e:	b29b      	uxth	r3, r3
 8006310:	ebaa 0303 	sub.w	r3, sl, r3
 8006314:	0c12      	lsrs	r2, r2, #16
 8006316:	f8dc a000 	ldr.w	sl, [ip]
 800631a:	fb06 e202 	mla	r2, r6, r2, lr
 800631e:	fa13 f38a 	uxtah	r3, r3, sl
 8006322:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006326:	fa1f fa82 	uxth.w	sl, r2
 800632a:	f8dc 2000 	ldr.w	r2, [ip]
 800632e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006332:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006336:	b29b      	uxth	r3, r3
 8006338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800633c:	4581      	cmp	r9, r0
 800633e:	f84c 3b04 	str.w	r3, [ip], #4
 8006342:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006346:	d2db      	bcs.n	8006300 <quorem+0x44>
 8006348:	f855 300b 	ldr.w	r3, [r5, fp]
 800634c:	b92b      	cbnz	r3, 800635a <quorem+0x9e>
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	3b04      	subs	r3, #4
 8006352:	429d      	cmp	r5, r3
 8006354:	461a      	mov	r2, r3
 8006356:	d32e      	bcc.n	80063b6 <quorem+0xfa>
 8006358:	613c      	str	r4, [r7, #16]
 800635a:	4638      	mov	r0, r7
 800635c:	f001 fc8c 	bl	8007c78 <__mcmp>
 8006360:	2800      	cmp	r0, #0
 8006362:	db24      	blt.n	80063ae <quorem+0xf2>
 8006364:	3601      	adds	r6, #1
 8006366:	4628      	mov	r0, r5
 8006368:	f04f 0c00 	mov.w	ip, #0
 800636c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006370:	f8d0 e000 	ldr.w	lr, [r0]
 8006374:	b293      	uxth	r3, r2
 8006376:	ebac 0303 	sub.w	r3, ip, r3
 800637a:	0c12      	lsrs	r2, r2, #16
 800637c:	fa13 f38e 	uxtah	r3, r3, lr
 8006380:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006384:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006388:	b29b      	uxth	r3, r3
 800638a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800638e:	45c1      	cmp	r9, r8
 8006390:	f840 3b04 	str.w	r3, [r0], #4
 8006394:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006398:	d2e8      	bcs.n	800636c <quorem+0xb0>
 800639a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800639e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063a2:	b922      	cbnz	r2, 80063ae <quorem+0xf2>
 80063a4:	3b04      	subs	r3, #4
 80063a6:	429d      	cmp	r5, r3
 80063a8:	461a      	mov	r2, r3
 80063aa:	d30a      	bcc.n	80063c2 <quorem+0x106>
 80063ac:	613c      	str	r4, [r7, #16]
 80063ae:	4630      	mov	r0, r6
 80063b0:	b003      	add	sp, #12
 80063b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b6:	6812      	ldr	r2, [r2, #0]
 80063b8:	3b04      	subs	r3, #4
 80063ba:	2a00      	cmp	r2, #0
 80063bc:	d1cc      	bne.n	8006358 <quorem+0x9c>
 80063be:	3c01      	subs	r4, #1
 80063c0:	e7c7      	b.n	8006352 <quorem+0x96>
 80063c2:	6812      	ldr	r2, [r2, #0]
 80063c4:	3b04      	subs	r3, #4
 80063c6:	2a00      	cmp	r2, #0
 80063c8:	d1f0      	bne.n	80063ac <quorem+0xf0>
 80063ca:	3c01      	subs	r4, #1
 80063cc:	e7eb      	b.n	80063a6 <quorem+0xea>
 80063ce:	2000      	movs	r0, #0
 80063d0:	e7ee      	b.n	80063b0 <quorem+0xf4>
 80063d2:	0000      	movs	r0, r0
 80063d4:	0000      	movs	r0, r0
	...

080063d8 <_dtoa_r>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	ed2d 8b02 	vpush	{d8}
 80063e0:	ec57 6b10 	vmov	r6, r7, d0
 80063e4:	b095      	sub	sp, #84	; 0x54
 80063e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80063e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80063ec:	9105      	str	r1, [sp, #20]
 80063ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80063f2:	4604      	mov	r4, r0
 80063f4:	9209      	str	r2, [sp, #36]	; 0x24
 80063f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80063f8:	b975      	cbnz	r5, 8006418 <_dtoa_r+0x40>
 80063fa:	2010      	movs	r0, #16
 80063fc:	f001 f94c 	bl	8007698 <malloc>
 8006400:	4602      	mov	r2, r0
 8006402:	6260      	str	r0, [r4, #36]	; 0x24
 8006404:	b920      	cbnz	r0, 8006410 <_dtoa_r+0x38>
 8006406:	4bb2      	ldr	r3, [pc, #712]	; (80066d0 <_dtoa_r+0x2f8>)
 8006408:	21ea      	movs	r1, #234	; 0xea
 800640a:	48b2      	ldr	r0, [pc, #712]	; (80066d4 <_dtoa_r+0x2fc>)
 800640c:	f002 f874 	bl	80084f8 <__assert_func>
 8006410:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006414:	6005      	str	r5, [r0, #0]
 8006416:	60c5      	str	r5, [r0, #12]
 8006418:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800641a:	6819      	ldr	r1, [r3, #0]
 800641c:	b151      	cbz	r1, 8006434 <_dtoa_r+0x5c>
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	604a      	str	r2, [r1, #4]
 8006422:	2301      	movs	r3, #1
 8006424:	4093      	lsls	r3, r2
 8006426:	608b      	str	r3, [r1, #8]
 8006428:	4620      	mov	r0, r4
 800642a:	f001 f99d 	bl	8007768 <_Bfree>
 800642e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	1e3b      	subs	r3, r7, #0
 8006436:	bfb9      	ittee	lt
 8006438:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800643c:	9303      	strlt	r3, [sp, #12]
 800643e:	2300      	movge	r3, #0
 8006440:	f8c8 3000 	strge.w	r3, [r8]
 8006444:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006448:	4ba3      	ldr	r3, [pc, #652]	; (80066d8 <_dtoa_r+0x300>)
 800644a:	bfbc      	itt	lt
 800644c:	2201      	movlt	r2, #1
 800644e:	f8c8 2000 	strlt.w	r2, [r8]
 8006452:	ea33 0309 	bics.w	r3, r3, r9
 8006456:	d11b      	bne.n	8006490 <_dtoa_r+0xb8>
 8006458:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800645a:	f242 730f 	movw	r3, #9999	; 0x270f
 800645e:	6013      	str	r3, [r2, #0]
 8006460:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006464:	4333      	orrs	r3, r6
 8006466:	f000 857a 	beq.w	8006f5e <_dtoa_r+0xb86>
 800646a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800646c:	b963      	cbnz	r3, 8006488 <_dtoa_r+0xb0>
 800646e:	4b9b      	ldr	r3, [pc, #620]	; (80066dc <_dtoa_r+0x304>)
 8006470:	e024      	b.n	80064bc <_dtoa_r+0xe4>
 8006472:	4b9b      	ldr	r3, [pc, #620]	; (80066e0 <_dtoa_r+0x308>)
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	3308      	adds	r3, #8
 8006478:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800647a:	6013      	str	r3, [r2, #0]
 800647c:	9800      	ldr	r0, [sp, #0]
 800647e:	b015      	add	sp, #84	; 0x54
 8006480:	ecbd 8b02 	vpop	{d8}
 8006484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006488:	4b94      	ldr	r3, [pc, #592]	; (80066dc <_dtoa_r+0x304>)
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	3303      	adds	r3, #3
 800648e:	e7f3      	b.n	8006478 <_dtoa_r+0xa0>
 8006490:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006494:	2200      	movs	r2, #0
 8006496:	ec51 0b17 	vmov	r0, r1, d7
 800649a:	2300      	movs	r3, #0
 800649c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80064a0:	f7fa fb1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80064a4:	4680      	mov	r8, r0
 80064a6:	b158      	cbz	r0, 80064c0 <_dtoa_r+0xe8>
 80064a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064aa:	2301      	movs	r3, #1
 80064ac:	6013      	str	r3, [r2, #0]
 80064ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 8551 	beq.w	8006f58 <_dtoa_r+0xb80>
 80064b6:	488b      	ldr	r0, [pc, #556]	; (80066e4 <_dtoa_r+0x30c>)
 80064b8:	6018      	str	r0, [r3, #0]
 80064ba:	1e43      	subs	r3, r0, #1
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	e7dd      	b.n	800647c <_dtoa_r+0xa4>
 80064c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80064c4:	aa12      	add	r2, sp, #72	; 0x48
 80064c6:	a913      	add	r1, sp, #76	; 0x4c
 80064c8:	4620      	mov	r0, r4
 80064ca:	f001 fcf5 	bl	8007eb8 <__d2b>
 80064ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80064d2:	4683      	mov	fp, r0
 80064d4:	2d00      	cmp	r5, #0
 80064d6:	d07c      	beq.n	80065d2 <_dtoa_r+0x1fa>
 80064d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80064de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80064e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80064ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80064ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80064f2:	4b7d      	ldr	r3, [pc, #500]	; (80066e8 <_dtoa_r+0x310>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	4630      	mov	r0, r6
 80064f8:	4639      	mov	r1, r7
 80064fa:	f7f9 fecd 	bl	8000298 <__aeabi_dsub>
 80064fe:	a36e      	add	r3, pc, #440	; (adr r3, 80066b8 <_dtoa_r+0x2e0>)
 8006500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006504:	f7fa f880 	bl	8000608 <__aeabi_dmul>
 8006508:	a36d      	add	r3, pc, #436	; (adr r3, 80066c0 <_dtoa_r+0x2e8>)
 800650a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650e:	f7f9 fec5 	bl	800029c <__adddf3>
 8006512:	4606      	mov	r6, r0
 8006514:	4628      	mov	r0, r5
 8006516:	460f      	mov	r7, r1
 8006518:	f7fa f80c 	bl	8000534 <__aeabi_i2d>
 800651c:	a36a      	add	r3, pc, #424	; (adr r3, 80066c8 <_dtoa_r+0x2f0>)
 800651e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006522:	f7fa f871 	bl	8000608 <__aeabi_dmul>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	4630      	mov	r0, r6
 800652c:	4639      	mov	r1, r7
 800652e:	f7f9 feb5 	bl	800029c <__adddf3>
 8006532:	4606      	mov	r6, r0
 8006534:	460f      	mov	r7, r1
 8006536:	f7fa fb17 	bl	8000b68 <__aeabi_d2iz>
 800653a:	2200      	movs	r2, #0
 800653c:	4682      	mov	sl, r0
 800653e:	2300      	movs	r3, #0
 8006540:	4630      	mov	r0, r6
 8006542:	4639      	mov	r1, r7
 8006544:	f7fa fad2 	bl	8000aec <__aeabi_dcmplt>
 8006548:	b148      	cbz	r0, 800655e <_dtoa_r+0x186>
 800654a:	4650      	mov	r0, sl
 800654c:	f7f9 fff2 	bl	8000534 <__aeabi_i2d>
 8006550:	4632      	mov	r2, r6
 8006552:	463b      	mov	r3, r7
 8006554:	f7fa fac0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006558:	b908      	cbnz	r0, 800655e <_dtoa_r+0x186>
 800655a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800655e:	f1ba 0f16 	cmp.w	sl, #22
 8006562:	d854      	bhi.n	800660e <_dtoa_r+0x236>
 8006564:	4b61      	ldr	r3, [pc, #388]	; (80066ec <_dtoa_r+0x314>)
 8006566:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006572:	f7fa fabb 	bl	8000aec <__aeabi_dcmplt>
 8006576:	2800      	cmp	r0, #0
 8006578:	d04b      	beq.n	8006612 <_dtoa_r+0x23a>
 800657a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800657e:	2300      	movs	r3, #0
 8006580:	930e      	str	r3, [sp, #56]	; 0x38
 8006582:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006584:	1b5d      	subs	r5, r3, r5
 8006586:	1e6b      	subs	r3, r5, #1
 8006588:	9304      	str	r3, [sp, #16]
 800658a:	bf43      	ittte	mi
 800658c:	2300      	movmi	r3, #0
 800658e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006592:	9304      	strmi	r3, [sp, #16]
 8006594:	f04f 0800 	movpl.w	r8, #0
 8006598:	f1ba 0f00 	cmp.w	sl, #0
 800659c:	db3b      	blt.n	8006616 <_dtoa_r+0x23e>
 800659e:	9b04      	ldr	r3, [sp, #16]
 80065a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80065a4:	4453      	add	r3, sl
 80065a6:	9304      	str	r3, [sp, #16]
 80065a8:	2300      	movs	r3, #0
 80065aa:	9306      	str	r3, [sp, #24]
 80065ac:	9b05      	ldr	r3, [sp, #20]
 80065ae:	2b09      	cmp	r3, #9
 80065b0:	d869      	bhi.n	8006686 <_dtoa_r+0x2ae>
 80065b2:	2b05      	cmp	r3, #5
 80065b4:	bfc4      	itt	gt
 80065b6:	3b04      	subgt	r3, #4
 80065b8:	9305      	strgt	r3, [sp, #20]
 80065ba:	9b05      	ldr	r3, [sp, #20]
 80065bc:	f1a3 0302 	sub.w	r3, r3, #2
 80065c0:	bfcc      	ite	gt
 80065c2:	2500      	movgt	r5, #0
 80065c4:	2501      	movle	r5, #1
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d869      	bhi.n	800669e <_dtoa_r+0x2c6>
 80065ca:	e8df f003 	tbb	[pc, r3]
 80065ce:	4e2c      	.short	0x4e2c
 80065d0:	5a4c      	.short	0x5a4c
 80065d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80065d6:	441d      	add	r5, r3
 80065d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80065dc:	2b20      	cmp	r3, #32
 80065de:	bfc1      	itttt	gt
 80065e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80065e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80065e8:	fa09 f303 	lslgt.w	r3, r9, r3
 80065ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 80065f0:	bfda      	itte	le
 80065f2:	f1c3 0320 	rsble	r3, r3, #32
 80065f6:	fa06 f003 	lslle.w	r0, r6, r3
 80065fa:	4318      	orrgt	r0, r3
 80065fc:	f7f9 ff8a 	bl	8000514 <__aeabi_ui2d>
 8006600:	2301      	movs	r3, #1
 8006602:	4606      	mov	r6, r0
 8006604:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006608:	3d01      	subs	r5, #1
 800660a:	9310      	str	r3, [sp, #64]	; 0x40
 800660c:	e771      	b.n	80064f2 <_dtoa_r+0x11a>
 800660e:	2301      	movs	r3, #1
 8006610:	e7b6      	b.n	8006580 <_dtoa_r+0x1a8>
 8006612:	900e      	str	r0, [sp, #56]	; 0x38
 8006614:	e7b5      	b.n	8006582 <_dtoa_r+0x1aa>
 8006616:	f1ca 0300 	rsb	r3, sl, #0
 800661a:	9306      	str	r3, [sp, #24]
 800661c:	2300      	movs	r3, #0
 800661e:	eba8 080a 	sub.w	r8, r8, sl
 8006622:	930d      	str	r3, [sp, #52]	; 0x34
 8006624:	e7c2      	b.n	80065ac <_dtoa_r+0x1d4>
 8006626:	2300      	movs	r3, #0
 8006628:	9308      	str	r3, [sp, #32]
 800662a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800662c:	2b00      	cmp	r3, #0
 800662e:	dc39      	bgt.n	80066a4 <_dtoa_r+0x2cc>
 8006630:	f04f 0901 	mov.w	r9, #1
 8006634:	f8cd 9004 	str.w	r9, [sp, #4]
 8006638:	464b      	mov	r3, r9
 800663a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800663e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006640:	2200      	movs	r2, #0
 8006642:	6042      	str	r2, [r0, #4]
 8006644:	2204      	movs	r2, #4
 8006646:	f102 0614 	add.w	r6, r2, #20
 800664a:	429e      	cmp	r6, r3
 800664c:	6841      	ldr	r1, [r0, #4]
 800664e:	d92f      	bls.n	80066b0 <_dtoa_r+0x2d8>
 8006650:	4620      	mov	r0, r4
 8006652:	f001 f849 	bl	80076e8 <_Balloc>
 8006656:	9000      	str	r0, [sp, #0]
 8006658:	2800      	cmp	r0, #0
 800665a:	d14b      	bne.n	80066f4 <_dtoa_r+0x31c>
 800665c:	4b24      	ldr	r3, [pc, #144]	; (80066f0 <_dtoa_r+0x318>)
 800665e:	4602      	mov	r2, r0
 8006660:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006664:	e6d1      	b.n	800640a <_dtoa_r+0x32>
 8006666:	2301      	movs	r3, #1
 8006668:	e7de      	b.n	8006628 <_dtoa_r+0x250>
 800666a:	2300      	movs	r3, #0
 800666c:	9308      	str	r3, [sp, #32]
 800666e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006670:	eb0a 0903 	add.w	r9, sl, r3
 8006674:	f109 0301 	add.w	r3, r9, #1
 8006678:	2b01      	cmp	r3, #1
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	bfb8      	it	lt
 800667e:	2301      	movlt	r3, #1
 8006680:	e7dd      	b.n	800663e <_dtoa_r+0x266>
 8006682:	2301      	movs	r3, #1
 8006684:	e7f2      	b.n	800666c <_dtoa_r+0x294>
 8006686:	2501      	movs	r5, #1
 8006688:	2300      	movs	r3, #0
 800668a:	9305      	str	r3, [sp, #20]
 800668c:	9508      	str	r5, [sp, #32]
 800668e:	f04f 39ff 	mov.w	r9, #4294967295
 8006692:	2200      	movs	r2, #0
 8006694:	f8cd 9004 	str.w	r9, [sp, #4]
 8006698:	2312      	movs	r3, #18
 800669a:	9209      	str	r2, [sp, #36]	; 0x24
 800669c:	e7cf      	b.n	800663e <_dtoa_r+0x266>
 800669e:	2301      	movs	r3, #1
 80066a0:	9308      	str	r3, [sp, #32]
 80066a2:	e7f4      	b.n	800668e <_dtoa_r+0x2b6>
 80066a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80066a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80066ac:	464b      	mov	r3, r9
 80066ae:	e7c6      	b.n	800663e <_dtoa_r+0x266>
 80066b0:	3101      	adds	r1, #1
 80066b2:	6041      	str	r1, [r0, #4]
 80066b4:	0052      	lsls	r2, r2, #1
 80066b6:	e7c6      	b.n	8006646 <_dtoa_r+0x26e>
 80066b8:	636f4361 	.word	0x636f4361
 80066bc:	3fd287a7 	.word	0x3fd287a7
 80066c0:	8b60c8b3 	.word	0x8b60c8b3
 80066c4:	3fc68a28 	.word	0x3fc68a28
 80066c8:	509f79fb 	.word	0x509f79fb
 80066cc:	3fd34413 	.word	0x3fd34413
 80066d0:	0800923e 	.word	0x0800923e
 80066d4:	08009255 	.word	0x08009255
 80066d8:	7ff00000 	.word	0x7ff00000
 80066dc:	0800923a 	.word	0x0800923a
 80066e0:	08009231 	.word	0x08009231
 80066e4:	080090b1 	.word	0x080090b1
 80066e8:	3ff80000 	.word	0x3ff80000
 80066ec:	080093d0 	.word	0x080093d0
 80066f0:	080092b4 	.word	0x080092b4
 80066f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066f6:	9a00      	ldr	r2, [sp, #0]
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	9b01      	ldr	r3, [sp, #4]
 80066fc:	2b0e      	cmp	r3, #14
 80066fe:	f200 80ad 	bhi.w	800685c <_dtoa_r+0x484>
 8006702:	2d00      	cmp	r5, #0
 8006704:	f000 80aa 	beq.w	800685c <_dtoa_r+0x484>
 8006708:	f1ba 0f00 	cmp.w	sl, #0
 800670c:	dd36      	ble.n	800677c <_dtoa_r+0x3a4>
 800670e:	4ac3      	ldr	r2, [pc, #780]	; (8006a1c <_dtoa_r+0x644>)
 8006710:	f00a 030f 	and.w	r3, sl, #15
 8006714:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006718:	ed93 7b00 	vldr	d7, [r3]
 800671c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006720:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006724:	eeb0 8a47 	vmov.f32	s16, s14
 8006728:	eef0 8a67 	vmov.f32	s17, s15
 800672c:	d016      	beq.n	800675c <_dtoa_r+0x384>
 800672e:	4bbc      	ldr	r3, [pc, #752]	; (8006a20 <_dtoa_r+0x648>)
 8006730:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006734:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006738:	f7fa f890 	bl	800085c <__aeabi_ddiv>
 800673c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006740:	f007 070f 	and.w	r7, r7, #15
 8006744:	2503      	movs	r5, #3
 8006746:	4eb6      	ldr	r6, [pc, #728]	; (8006a20 <_dtoa_r+0x648>)
 8006748:	b957      	cbnz	r7, 8006760 <_dtoa_r+0x388>
 800674a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800674e:	ec53 2b18 	vmov	r2, r3, d8
 8006752:	f7fa f883 	bl	800085c <__aeabi_ddiv>
 8006756:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800675a:	e029      	b.n	80067b0 <_dtoa_r+0x3d8>
 800675c:	2502      	movs	r5, #2
 800675e:	e7f2      	b.n	8006746 <_dtoa_r+0x36e>
 8006760:	07f9      	lsls	r1, r7, #31
 8006762:	d508      	bpl.n	8006776 <_dtoa_r+0x39e>
 8006764:	ec51 0b18 	vmov	r0, r1, d8
 8006768:	e9d6 2300 	ldrd	r2, r3, [r6]
 800676c:	f7f9 ff4c 	bl	8000608 <__aeabi_dmul>
 8006770:	ec41 0b18 	vmov	d8, r0, r1
 8006774:	3501      	adds	r5, #1
 8006776:	107f      	asrs	r7, r7, #1
 8006778:	3608      	adds	r6, #8
 800677a:	e7e5      	b.n	8006748 <_dtoa_r+0x370>
 800677c:	f000 80a6 	beq.w	80068cc <_dtoa_r+0x4f4>
 8006780:	f1ca 0600 	rsb	r6, sl, #0
 8006784:	4ba5      	ldr	r3, [pc, #660]	; (8006a1c <_dtoa_r+0x644>)
 8006786:	4fa6      	ldr	r7, [pc, #664]	; (8006a20 <_dtoa_r+0x648>)
 8006788:	f006 020f 	and.w	r2, r6, #15
 800678c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006798:	f7f9 ff36 	bl	8000608 <__aeabi_dmul>
 800679c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067a0:	1136      	asrs	r6, r6, #4
 80067a2:	2300      	movs	r3, #0
 80067a4:	2502      	movs	r5, #2
 80067a6:	2e00      	cmp	r6, #0
 80067a8:	f040 8085 	bne.w	80068b6 <_dtoa_r+0x4de>
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1d2      	bne.n	8006756 <_dtoa_r+0x37e>
 80067b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 808c 	beq.w	80068d0 <_dtoa_r+0x4f8>
 80067b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80067bc:	4b99      	ldr	r3, [pc, #612]	; (8006a24 <_dtoa_r+0x64c>)
 80067be:	2200      	movs	r2, #0
 80067c0:	4630      	mov	r0, r6
 80067c2:	4639      	mov	r1, r7
 80067c4:	f7fa f992 	bl	8000aec <__aeabi_dcmplt>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	f000 8081 	beq.w	80068d0 <_dtoa_r+0x4f8>
 80067ce:	9b01      	ldr	r3, [sp, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d07d      	beq.n	80068d0 <_dtoa_r+0x4f8>
 80067d4:	f1b9 0f00 	cmp.w	r9, #0
 80067d8:	dd3c      	ble.n	8006854 <_dtoa_r+0x47c>
 80067da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80067de:	9307      	str	r3, [sp, #28]
 80067e0:	2200      	movs	r2, #0
 80067e2:	4b91      	ldr	r3, [pc, #580]	; (8006a28 <_dtoa_r+0x650>)
 80067e4:	4630      	mov	r0, r6
 80067e6:	4639      	mov	r1, r7
 80067e8:	f7f9 ff0e 	bl	8000608 <__aeabi_dmul>
 80067ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067f0:	3501      	adds	r5, #1
 80067f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80067f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80067fa:	4628      	mov	r0, r5
 80067fc:	f7f9 fe9a 	bl	8000534 <__aeabi_i2d>
 8006800:	4632      	mov	r2, r6
 8006802:	463b      	mov	r3, r7
 8006804:	f7f9 ff00 	bl	8000608 <__aeabi_dmul>
 8006808:	4b88      	ldr	r3, [pc, #544]	; (8006a2c <_dtoa_r+0x654>)
 800680a:	2200      	movs	r2, #0
 800680c:	f7f9 fd46 	bl	800029c <__adddf3>
 8006810:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006818:	9303      	str	r3, [sp, #12]
 800681a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800681c:	2b00      	cmp	r3, #0
 800681e:	d15c      	bne.n	80068da <_dtoa_r+0x502>
 8006820:	4b83      	ldr	r3, [pc, #524]	; (8006a30 <_dtoa_r+0x658>)
 8006822:	2200      	movs	r2, #0
 8006824:	4630      	mov	r0, r6
 8006826:	4639      	mov	r1, r7
 8006828:	f7f9 fd36 	bl	8000298 <__aeabi_dsub>
 800682c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006830:	4606      	mov	r6, r0
 8006832:	460f      	mov	r7, r1
 8006834:	f7fa f978 	bl	8000b28 <__aeabi_dcmpgt>
 8006838:	2800      	cmp	r0, #0
 800683a:	f040 8296 	bne.w	8006d6a <_dtoa_r+0x992>
 800683e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006842:	4630      	mov	r0, r6
 8006844:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006848:	4639      	mov	r1, r7
 800684a:	f7fa f94f 	bl	8000aec <__aeabi_dcmplt>
 800684e:	2800      	cmp	r0, #0
 8006850:	f040 8288 	bne.w	8006d64 <_dtoa_r+0x98c>
 8006854:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006858:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800685c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800685e:	2b00      	cmp	r3, #0
 8006860:	f2c0 8158 	blt.w	8006b14 <_dtoa_r+0x73c>
 8006864:	f1ba 0f0e 	cmp.w	sl, #14
 8006868:	f300 8154 	bgt.w	8006b14 <_dtoa_r+0x73c>
 800686c:	4b6b      	ldr	r3, [pc, #428]	; (8006a1c <_dtoa_r+0x644>)
 800686e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006872:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006878:	2b00      	cmp	r3, #0
 800687a:	f280 80e3 	bge.w	8006a44 <_dtoa_r+0x66c>
 800687e:	9b01      	ldr	r3, [sp, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	f300 80df 	bgt.w	8006a44 <_dtoa_r+0x66c>
 8006886:	f040 826d 	bne.w	8006d64 <_dtoa_r+0x98c>
 800688a:	4b69      	ldr	r3, [pc, #420]	; (8006a30 <_dtoa_r+0x658>)
 800688c:	2200      	movs	r2, #0
 800688e:	4640      	mov	r0, r8
 8006890:	4649      	mov	r1, r9
 8006892:	f7f9 feb9 	bl	8000608 <__aeabi_dmul>
 8006896:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800689a:	f7fa f93b 	bl	8000b14 <__aeabi_dcmpge>
 800689e:	9e01      	ldr	r6, [sp, #4]
 80068a0:	4637      	mov	r7, r6
 80068a2:	2800      	cmp	r0, #0
 80068a4:	f040 8243 	bne.w	8006d2e <_dtoa_r+0x956>
 80068a8:	9d00      	ldr	r5, [sp, #0]
 80068aa:	2331      	movs	r3, #49	; 0x31
 80068ac:	f805 3b01 	strb.w	r3, [r5], #1
 80068b0:	f10a 0a01 	add.w	sl, sl, #1
 80068b4:	e23f      	b.n	8006d36 <_dtoa_r+0x95e>
 80068b6:	07f2      	lsls	r2, r6, #31
 80068b8:	d505      	bpl.n	80068c6 <_dtoa_r+0x4ee>
 80068ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068be:	f7f9 fea3 	bl	8000608 <__aeabi_dmul>
 80068c2:	3501      	adds	r5, #1
 80068c4:	2301      	movs	r3, #1
 80068c6:	1076      	asrs	r6, r6, #1
 80068c8:	3708      	adds	r7, #8
 80068ca:	e76c      	b.n	80067a6 <_dtoa_r+0x3ce>
 80068cc:	2502      	movs	r5, #2
 80068ce:	e76f      	b.n	80067b0 <_dtoa_r+0x3d8>
 80068d0:	9b01      	ldr	r3, [sp, #4]
 80068d2:	f8cd a01c 	str.w	sl, [sp, #28]
 80068d6:	930c      	str	r3, [sp, #48]	; 0x30
 80068d8:	e78d      	b.n	80067f6 <_dtoa_r+0x41e>
 80068da:	9900      	ldr	r1, [sp, #0]
 80068dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80068de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068e0:	4b4e      	ldr	r3, [pc, #312]	; (8006a1c <_dtoa_r+0x644>)
 80068e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068e6:	4401      	add	r1, r0
 80068e8:	9102      	str	r1, [sp, #8]
 80068ea:	9908      	ldr	r1, [sp, #32]
 80068ec:	eeb0 8a47 	vmov.f32	s16, s14
 80068f0:	eef0 8a67 	vmov.f32	s17, s15
 80068f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068fc:	2900      	cmp	r1, #0
 80068fe:	d045      	beq.n	800698c <_dtoa_r+0x5b4>
 8006900:	494c      	ldr	r1, [pc, #304]	; (8006a34 <_dtoa_r+0x65c>)
 8006902:	2000      	movs	r0, #0
 8006904:	f7f9 ffaa 	bl	800085c <__aeabi_ddiv>
 8006908:	ec53 2b18 	vmov	r2, r3, d8
 800690c:	f7f9 fcc4 	bl	8000298 <__aeabi_dsub>
 8006910:	9d00      	ldr	r5, [sp, #0]
 8006912:	ec41 0b18 	vmov	d8, r0, r1
 8006916:	4639      	mov	r1, r7
 8006918:	4630      	mov	r0, r6
 800691a:	f7fa f925 	bl	8000b68 <__aeabi_d2iz>
 800691e:	900c      	str	r0, [sp, #48]	; 0x30
 8006920:	f7f9 fe08 	bl	8000534 <__aeabi_i2d>
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	4630      	mov	r0, r6
 800692a:	4639      	mov	r1, r7
 800692c:	f7f9 fcb4 	bl	8000298 <__aeabi_dsub>
 8006930:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006932:	3330      	adds	r3, #48	; 0x30
 8006934:	f805 3b01 	strb.w	r3, [r5], #1
 8006938:	ec53 2b18 	vmov	r2, r3, d8
 800693c:	4606      	mov	r6, r0
 800693e:	460f      	mov	r7, r1
 8006940:	f7fa f8d4 	bl	8000aec <__aeabi_dcmplt>
 8006944:	2800      	cmp	r0, #0
 8006946:	d165      	bne.n	8006a14 <_dtoa_r+0x63c>
 8006948:	4632      	mov	r2, r6
 800694a:	463b      	mov	r3, r7
 800694c:	4935      	ldr	r1, [pc, #212]	; (8006a24 <_dtoa_r+0x64c>)
 800694e:	2000      	movs	r0, #0
 8006950:	f7f9 fca2 	bl	8000298 <__aeabi_dsub>
 8006954:	ec53 2b18 	vmov	r2, r3, d8
 8006958:	f7fa f8c8 	bl	8000aec <__aeabi_dcmplt>
 800695c:	2800      	cmp	r0, #0
 800695e:	f040 80b9 	bne.w	8006ad4 <_dtoa_r+0x6fc>
 8006962:	9b02      	ldr	r3, [sp, #8]
 8006964:	429d      	cmp	r5, r3
 8006966:	f43f af75 	beq.w	8006854 <_dtoa_r+0x47c>
 800696a:	4b2f      	ldr	r3, [pc, #188]	; (8006a28 <_dtoa_r+0x650>)
 800696c:	ec51 0b18 	vmov	r0, r1, d8
 8006970:	2200      	movs	r2, #0
 8006972:	f7f9 fe49 	bl	8000608 <__aeabi_dmul>
 8006976:	4b2c      	ldr	r3, [pc, #176]	; (8006a28 <_dtoa_r+0x650>)
 8006978:	ec41 0b18 	vmov	d8, r0, r1
 800697c:	2200      	movs	r2, #0
 800697e:	4630      	mov	r0, r6
 8006980:	4639      	mov	r1, r7
 8006982:	f7f9 fe41 	bl	8000608 <__aeabi_dmul>
 8006986:	4606      	mov	r6, r0
 8006988:	460f      	mov	r7, r1
 800698a:	e7c4      	b.n	8006916 <_dtoa_r+0x53e>
 800698c:	ec51 0b17 	vmov	r0, r1, d7
 8006990:	f7f9 fe3a 	bl	8000608 <__aeabi_dmul>
 8006994:	9b02      	ldr	r3, [sp, #8]
 8006996:	9d00      	ldr	r5, [sp, #0]
 8006998:	930c      	str	r3, [sp, #48]	; 0x30
 800699a:	ec41 0b18 	vmov	d8, r0, r1
 800699e:	4639      	mov	r1, r7
 80069a0:	4630      	mov	r0, r6
 80069a2:	f7fa f8e1 	bl	8000b68 <__aeabi_d2iz>
 80069a6:	9011      	str	r0, [sp, #68]	; 0x44
 80069a8:	f7f9 fdc4 	bl	8000534 <__aeabi_i2d>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	4630      	mov	r0, r6
 80069b2:	4639      	mov	r1, r7
 80069b4:	f7f9 fc70 	bl	8000298 <__aeabi_dsub>
 80069b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069ba:	3330      	adds	r3, #48	; 0x30
 80069bc:	f805 3b01 	strb.w	r3, [r5], #1
 80069c0:	9b02      	ldr	r3, [sp, #8]
 80069c2:	429d      	cmp	r5, r3
 80069c4:	4606      	mov	r6, r0
 80069c6:	460f      	mov	r7, r1
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	d134      	bne.n	8006a38 <_dtoa_r+0x660>
 80069ce:	4b19      	ldr	r3, [pc, #100]	; (8006a34 <_dtoa_r+0x65c>)
 80069d0:	ec51 0b18 	vmov	r0, r1, d8
 80069d4:	f7f9 fc62 	bl	800029c <__adddf3>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4630      	mov	r0, r6
 80069de:	4639      	mov	r1, r7
 80069e0:	f7fa f8a2 	bl	8000b28 <__aeabi_dcmpgt>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d175      	bne.n	8006ad4 <_dtoa_r+0x6fc>
 80069e8:	ec53 2b18 	vmov	r2, r3, d8
 80069ec:	4911      	ldr	r1, [pc, #68]	; (8006a34 <_dtoa_r+0x65c>)
 80069ee:	2000      	movs	r0, #0
 80069f0:	f7f9 fc52 	bl	8000298 <__aeabi_dsub>
 80069f4:	4602      	mov	r2, r0
 80069f6:	460b      	mov	r3, r1
 80069f8:	4630      	mov	r0, r6
 80069fa:	4639      	mov	r1, r7
 80069fc:	f7fa f876 	bl	8000aec <__aeabi_dcmplt>
 8006a00:	2800      	cmp	r0, #0
 8006a02:	f43f af27 	beq.w	8006854 <_dtoa_r+0x47c>
 8006a06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a08:	1e6b      	subs	r3, r5, #1
 8006a0a:	930c      	str	r3, [sp, #48]	; 0x30
 8006a0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a10:	2b30      	cmp	r3, #48	; 0x30
 8006a12:	d0f8      	beq.n	8006a06 <_dtoa_r+0x62e>
 8006a14:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006a18:	e04a      	b.n	8006ab0 <_dtoa_r+0x6d8>
 8006a1a:	bf00      	nop
 8006a1c:	080093d0 	.word	0x080093d0
 8006a20:	080093a8 	.word	0x080093a8
 8006a24:	3ff00000 	.word	0x3ff00000
 8006a28:	40240000 	.word	0x40240000
 8006a2c:	401c0000 	.word	0x401c0000
 8006a30:	40140000 	.word	0x40140000
 8006a34:	3fe00000 	.word	0x3fe00000
 8006a38:	4baf      	ldr	r3, [pc, #700]	; (8006cf8 <_dtoa_r+0x920>)
 8006a3a:	f7f9 fde5 	bl	8000608 <__aeabi_dmul>
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460f      	mov	r7, r1
 8006a42:	e7ac      	b.n	800699e <_dtoa_r+0x5c6>
 8006a44:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a48:	9d00      	ldr	r5, [sp, #0]
 8006a4a:	4642      	mov	r2, r8
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	4630      	mov	r0, r6
 8006a50:	4639      	mov	r1, r7
 8006a52:	f7f9 ff03 	bl	800085c <__aeabi_ddiv>
 8006a56:	f7fa f887 	bl	8000b68 <__aeabi_d2iz>
 8006a5a:	9002      	str	r0, [sp, #8]
 8006a5c:	f7f9 fd6a 	bl	8000534 <__aeabi_i2d>
 8006a60:	4642      	mov	r2, r8
 8006a62:	464b      	mov	r3, r9
 8006a64:	f7f9 fdd0 	bl	8000608 <__aeabi_dmul>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7f9 fc12 	bl	8000298 <__aeabi_dsub>
 8006a74:	9e02      	ldr	r6, [sp, #8]
 8006a76:	9f01      	ldr	r7, [sp, #4]
 8006a78:	3630      	adds	r6, #48	; 0x30
 8006a7a:	f805 6b01 	strb.w	r6, [r5], #1
 8006a7e:	9e00      	ldr	r6, [sp, #0]
 8006a80:	1bae      	subs	r6, r5, r6
 8006a82:	42b7      	cmp	r7, r6
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	d137      	bne.n	8006afa <_dtoa_r+0x722>
 8006a8a:	f7f9 fc07 	bl	800029c <__adddf3>
 8006a8e:	4642      	mov	r2, r8
 8006a90:	464b      	mov	r3, r9
 8006a92:	4606      	mov	r6, r0
 8006a94:	460f      	mov	r7, r1
 8006a96:	f7fa f847 	bl	8000b28 <__aeabi_dcmpgt>
 8006a9a:	b9c8      	cbnz	r0, 8006ad0 <_dtoa_r+0x6f8>
 8006a9c:	4642      	mov	r2, r8
 8006a9e:	464b      	mov	r3, r9
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	4639      	mov	r1, r7
 8006aa4:	f7fa f818 	bl	8000ad8 <__aeabi_dcmpeq>
 8006aa8:	b110      	cbz	r0, 8006ab0 <_dtoa_r+0x6d8>
 8006aaa:	9b02      	ldr	r3, [sp, #8]
 8006aac:	07d9      	lsls	r1, r3, #31
 8006aae:	d40f      	bmi.n	8006ad0 <_dtoa_r+0x6f8>
 8006ab0:	4620      	mov	r0, r4
 8006ab2:	4659      	mov	r1, fp
 8006ab4:	f000 fe58 	bl	8007768 <_Bfree>
 8006ab8:	2300      	movs	r3, #0
 8006aba:	702b      	strb	r3, [r5, #0]
 8006abc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006abe:	f10a 0001 	add.w	r0, sl, #1
 8006ac2:	6018      	str	r0, [r3, #0]
 8006ac4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f43f acd8 	beq.w	800647c <_dtoa_r+0xa4>
 8006acc:	601d      	str	r5, [r3, #0]
 8006ace:	e4d5      	b.n	800647c <_dtoa_r+0xa4>
 8006ad0:	f8cd a01c 	str.w	sl, [sp, #28]
 8006ad4:	462b      	mov	r3, r5
 8006ad6:	461d      	mov	r5, r3
 8006ad8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006adc:	2a39      	cmp	r2, #57	; 0x39
 8006ade:	d108      	bne.n	8006af2 <_dtoa_r+0x71a>
 8006ae0:	9a00      	ldr	r2, [sp, #0]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d1f7      	bne.n	8006ad6 <_dtoa_r+0x6fe>
 8006ae6:	9a07      	ldr	r2, [sp, #28]
 8006ae8:	9900      	ldr	r1, [sp, #0]
 8006aea:	3201      	adds	r2, #1
 8006aec:	9207      	str	r2, [sp, #28]
 8006aee:	2230      	movs	r2, #48	; 0x30
 8006af0:	700a      	strb	r2, [r1, #0]
 8006af2:	781a      	ldrb	r2, [r3, #0]
 8006af4:	3201      	adds	r2, #1
 8006af6:	701a      	strb	r2, [r3, #0]
 8006af8:	e78c      	b.n	8006a14 <_dtoa_r+0x63c>
 8006afa:	4b7f      	ldr	r3, [pc, #508]	; (8006cf8 <_dtoa_r+0x920>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	f7f9 fd83 	bl	8000608 <__aeabi_dmul>
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	4606      	mov	r6, r0
 8006b08:	460f      	mov	r7, r1
 8006b0a:	f7f9 ffe5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d09b      	beq.n	8006a4a <_dtoa_r+0x672>
 8006b12:	e7cd      	b.n	8006ab0 <_dtoa_r+0x6d8>
 8006b14:	9a08      	ldr	r2, [sp, #32]
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	f000 80c4 	beq.w	8006ca4 <_dtoa_r+0x8cc>
 8006b1c:	9a05      	ldr	r2, [sp, #20]
 8006b1e:	2a01      	cmp	r2, #1
 8006b20:	f300 80a8 	bgt.w	8006c74 <_dtoa_r+0x89c>
 8006b24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b26:	2a00      	cmp	r2, #0
 8006b28:	f000 80a0 	beq.w	8006c6c <_dtoa_r+0x894>
 8006b2c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b30:	9e06      	ldr	r6, [sp, #24]
 8006b32:	4645      	mov	r5, r8
 8006b34:	9a04      	ldr	r2, [sp, #16]
 8006b36:	2101      	movs	r1, #1
 8006b38:	441a      	add	r2, r3
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	4498      	add	r8, r3
 8006b3e:	9204      	str	r2, [sp, #16]
 8006b40:	f000 ff18 	bl	8007974 <__i2b>
 8006b44:	4607      	mov	r7, r0
 8006b46:	2d00      	cmp	r5, #0
 8006b48:	dd0b      	ble.n	8006b62 <_dtoa_r+0x78a>
 8006b4a:	9b04      	ldr	r3, [sp, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	dd08      	ble.n	8006b62 <_dtoa_r+0x78a>
 8006b50:	42ab      	cmp	r3, r5
 8006b52:	9a04      	ldr	r2, [sp, #16]
 8006b54:	bfa8      	it	ge
 8006b56:	462b      	movge	r3, r5
 8006b58:	eba8 0803 	sub.w	r8, r8, r3
 8006b5c:	1aed      	subs	r5, r5, r3
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	9304      	str	r3, [sp, #16]
 8006b62:	9b06      	ldr	r3, [sp, #24]
 8006b64:	b1fb      	cbz	r3, 8006ba6 <_dtoa_r+0x7ce>
 8006b66:	9b08      	ldr	r3, [sp, #32]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 809f 	beq.w	8006cac <_dtoa_r+0x8d4>
 8006b6e:	2e00      	cmp	r6, #0
 8006b70:	dd11      	ble.n	8006b96 <_dtoa_r+0x7be>
 8006b72:	4639      	mov	r1, r7
 8006b74:	4632      	mov	r2, r6
 8006b76:	4620      	mov	r0, r4
 8006b78:	f000 ffb8 	bl	8007aec <__pow5mult>
 8006b7c:	465a      	mov	r2, fp
 8006b7e:	4601      	mov	r1, r0
 8006b80:	4607      	mov	r7, r0
 8006b82:	4620      	mov	r0, r4
 8006b84:	f000 ff0c 	bl	80079a0 <__multiply>
 8006b88:	4659      	mov	r1, fp
 8006b8a:	9007      	str	r0, [sp, #28]
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f000 fdeb 	bl	8007768 <_Bfree>
 8006b92:	9b07      	ldr	r3, [sp, #28]
 8006b94:	469b      	mov	fp, r3
 8006b96:	9b06      	ldr	r3, [sp, #24]
 8006b98:	1b9a      	subs	r2, r3, r6
 8006b9a:	d004      	beq.n	8006ba6 <_dtoa_r+0x7ce>
 8006b9c:	4659      	mov	r1, fp
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 ffa4 	bl	8007aec <__pow5mult>
 8006ba4:	4683      	mov	fp, r0
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	4620      	mov	r0, r4
 8006baa:	f000 fee3 	bl	8007974 <__i2b>
 8006bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	dd7c      	ble.n	8006cb0 <_dtoa_r+0x8d8>
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	4601      	mov	r1, r0
 8006bba:	4620      	mov	r0, r4
 8006bbc:	f000 ff96 	bl	8007aec <__pow5mult>
 8006bc0:	9b05      	ldr	r3, [sp, #20]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	dd76      	ble.n	8006cb6 <_dtoa_r+0x8de>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	9306      	str	r3, [sp, #24]
 8006bcc:	6933      	ldr	r3, [r6, #16]
 8006bce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006bd2:	6918      	ldr	r0, [r3, #16]
 8006bd4:	f000 fe7e 	bl	80078d4 <__hi0bits>
 8006bd8:	f1c0 0020 	rsb	r0, r0, #32
 8006bdc:	9b04      	ldr	r3, [sp, #16]
 8006bde:	4418      	add	r0, r3
 8006be0:	f010 001f 	ands.w	r0, r0, #31
 8006be4:	f000 8086 	beq.w	8006cf4 <_dtoa_r+0x91c>
 8006be8:	f1c0 0320 	rsb	r3, r0, #32
 8006bec:	2b04      	cmp	r3, #4
 8006bee:	dd7f      	ble.n	8006cf0 <_dtoa_r+0x918>
 8006bf0:	f1c0 001c 	rsb	r0, r0, #28
 8006bf4:	9b04      	ldr	r3, [sp, #16]
 8006bf6:	4403      	add	r3, r0
 8006bf8:	4480      	add	r8, r0
 8006bfa:	4405      	add	r5, r0
 8006bfc:	9304      	str	r3, [sp, #16]
 8006bfe:	f1b8 0f00 	cmp.w	r8, #0
 8006c02:	dd05      	ble.n	8006c10 <_dtoa_r+0x838>
 8006c04:	4659      	mov	r1, fp
 8006c06:	4642      	mov	r2, r8
 8006c08:	4620      	mov	r0, r4
 8006c0a:	f000 ffc9 	bl	8007ba0 <__lshift>
 8006c0e:	4683      	mov	fp, r0
 8006c10:	9b04      	ldr	r3, [sp, #16]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	dd05      	ble.n	8006c22 <_dtoa_r+0x84a>
 8006c16:	4631      	mov	r1, r6
 8006c18:	461a      	mov	r2, r3
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	f000 ffc0 	bl	8007ba0 <__lshift>
 8006c20:	4606      	mov	r6, r0
 8006c22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d069      	beq.n	8006cfc <_dtoa_r+0x924>
 8006c28:	4631      	mov	r1, r6
 8006c2a:	4658      	mov	r0, fp
 8006c2c:	f001 f824 	bl	8007c78 <__mcmp>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	da63      	bge.n	8006cfc <_dtoa_r+0x924>
 8006c34:	2300      	movs	r3, #0
 8006c36:	4659      	mov	r1, fp
 8006c38:	220a      	movs	r2, #10
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f000 fdb6 	bl	80077ac <__multadd>
 8006c40:	9b08      	ldr	r3, [sp, #32]
 8006c42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c46:	4683      	mov	fp, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 818f 	beq.w	8006f6c <_dtoa_r+0xb94>
 8006c4e:	4639      	mov	r1, r7
 8006c50:	2300      	movs	r3, #0
 8006c52:	220a      	movs	r2, #10
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 fda9 	bl	80077ac <__multadd>
 8006c5a:	f1b9 0f00 	cmp.w	r9, #0
 8006c5e:	4607      	mov	r7, r0
 8006c60:	f300 808e 	bgt.w	8006d80 <_dtoa_r+0x9a8>
 8006c64:	9b05      	ldr	r3, [sp, #20]
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	dc50      	bgt.n	8006d0c <_dtoa_r+0x934>
 8006c6a:	e089      	b.n	8006d80 <_dtoa_r+0x9a8>
 8006c6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c72:	e75d      	b.n	8006b30 <_dtoa_r+0x758>
 8006c74:	9b01      	ldr	r3, [sp, #4]
 8006c76:	1e5e      	subs	r6, r3, #1
 8006c78:	9b06      	ldr	r3, [sp, #24]
 8006c7a:	42b3      	cmp	r3, r6
 8006c7c:	bfbf      	itttt	lt
 8006c7e:	9b06      	ldrlt	r3, [sp, #24]
 8006c80:	9606      	strlt	r6, [sp, #24]
 8006c82:	1af2      	sublt	r2, r6, r3
 8006c84:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006c86:	bfb6      	itet	lt
 8006c88:	189b      	addlt	r3, r3, r2
 8006c8a:	1b9e      	subge	r6, r3, r6
 8006c8c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006c8e:	9b01      	ldr	r3, [sp, #4]
 8006c90:	bfb8      	it	lt
 8006c92:	2600      	movlt	r6, #0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	bfb5      	itete	lt
 8006c98:	eba8 0503 	sublt.w	r5, r8, r3
 8006c9c:	9b01      	ldrge	r3, [sp, #4]
 8006c9e:	2300      	movlt	r3, #0
 8006ca0:	4645      	movge	r5, r8
 8006ca2:	e747      	b.n	8006b34 <_dtoa_r+0x75c>
 8006ca4:	9e06      	ldr	r6, [sp, #24]
 8006ca6:	9f08      	ldr	r7, [sp, #32]
 8006ca8:	4645      	mov	r5, r8
 8006caa:	e74c      	b.n	8006b46 <_dtoa_r+0x76e>
 8006cac:	9a06      	ldr	r2, [sp, #24]
 8006cae:	e775      	b.n	8006b9c <_dtoa_r+0x7c4>
 8006cb0:	9b05      	ldr	r3, [sp, #20]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	dc18      	bgt.n	8006ce8 <_dtoa_r+0x910>
 8006cb6:	9b02      	ldr	r3, [sp, #8]
 8006cb8:	b9b3      	cbnz	r3, 8006ce8 <_dtoa_r+0x910>
 8006cba:	9b03      	ldr	r3, [sp, #12]
 8006cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cc0:	b9a3      	cbnz	r3, 8006cec <_dtoa_r+0x914>
 8006cc2:	9b03      	ldr	r3, [sp, #12]
 8006cc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cc8:	0d1b      	lsrs	r3, r3, #20
 8006cca:	051b      	lsls	r3, r3, #20
 8006ccc:	b12b      	cbz	r3, 8006cda <_dtoa_r+0x902>
 8006cce:	9b04      	ldr	r3, [sp, #16]
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	9304      	str	r3, [sp, #16]
 8006cd4:	f108 0801 	add.w	r8, r8, #1
 8006cd8:	2301      	movs	r3, #1
 8006cda:	9306      	str	r3, [sp, #24]
 8006cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f47f af74 	bne.w	8006bcc <_dtoa_r+0x7f4>
 8006ce4:	2001      	movs	r0, #1
 8006ce6:	e779      	b.n	8006bdc <_dtoa_r+0x804>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	e7f6      	b.n	8006cda <_dtoa_r+0x902>
 8006cec:	9b02      	ldr	r3, [sp, #8]
 8006cee:	e7f4      	b.n	8006cda <_dtoa_r+0x902>
 8006cf0:	d085      	beq.n	8006bfe <_dtoa_r+0x826>
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	301c      	adds	r0, #28
 8006cf6:	e77d      	b.n	8006bf4 <_dtoa_r+0x81c>
 8006cf8:	40240000 	.word	0x40240000
 8006cfc:	9b01      	ldr	r3, [sp, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	dc38      	bgt.n	8006d74 <_dtoa_r+0x99c>
 8006d02:	9b05      	ldr	r3, [sp, #20]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	dd35      	ble.n	8006d74 <_dtoa_r+0x99c>
 8006d08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d0c:	f1b9 0f00 	cmp.w	r9, #0
 8006d10:	d10d      	bne.n	8006d2e <_dtoa_r+0x956>
 8006d12:	4631      	mov	r1, r6
 8006d14:	464b      	mov	r3, r9
 8006d16:	2205      	movs	r2, #5
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f000 fd47 	bl	80077ac <__multadd>
 8006d1e:	4601      	mov	r1, r0
 8006d20:	4606      	mov	r6, r0
 8006d22:	4658      	mov	r0, fp
 8006d24:	f000 ffa8 	bl	8007c78 <__mcmp>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	f73f adbd 	bgt.w	80068a8 <_dtoa_r+0x4d0>
 8006d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d30:	9d00      	ldr	r5, [sp, #0]
 8006d32:	ea6f 0a03 	mvn.w	sl, r3
 8006d36:	f04f 0800 	mov.w	r8, #0
 8006d3a:	4631      	mov	r1, r6
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f000 fd13 	bl	8007768 <_Bfree>
 8006d42:	2f00      	cmp	r7, #0
 8006d44:	f43f aeb4 	beq.w	8006ab0 <_dtoa_r+0x6d8>
 8006d48:	f1b8 0f00 	cmp.w	r8, #0
 8006d4c:	d005      	beq.n	8006d5a <_dtoa_r+0x982>
 8006d4e:	45b8      	cmp	r8, r7
 8006d50:	d003      	beq.n	8006d5a <_dtoa_r+0x982>
 8006d52:	4641      	mov	r1, r8
 8006d54:	4620      	mov	r0, r4
 8006d56:	f000 fd07 	bl	8007768 <_Bfree>
 8006d5a:	4639      	mov	r1, r7
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f000 fd03 	bl	8007768 <_Bfree>
 8006d62:	e6a5      	b.n	8006ab0 <_dtoa_r+0x6d8>
 8006d64:	2600      	movs	r6, #0
 8006d66:	4637      	mov	r7, r6
 8006d68:	e7e1      	b.n	8006d2e <_dtoa_r+0x956>
 8006d6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006d6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006d70:	4637      	mov	r7, r6
 8006d72:	e599      	b.n	80068a8 <_dtoa_r+0x4d0>
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 80fd 	beq.w	8006f7a <_dtoa_r+0xba2>
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	dd05      	ble.n	8006d90 <_dtoa_r+0x9b8>
 8006d84:	4639      	mov	r1, r7
 8006d86:	462a      	mov	r2, r5
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f000 ff09 	bl	8007ba0 <__lshift>
 8006d8e:	4607      	mov	r7, r0
 8006d90:	9b06      	ldr	r3, [sp, #24]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d05c      	beq.n	8006e50 <_dtoa_r+0xa78>
 8006d96:	6879      	ldr	r1, [r7, #4]
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f000 fca5 	bl	80076e8 <_Balloc>
 8006d9e:	4605      	mov	r5, r0
 8006da0:	b928      	cbnz	r0, 8006dae <_dtoa_r+0x9d6>
 8006da2:	4b80      	ldr	r3, [pc, #512]	; (8006fa4 <_dtoa_r+0xbcc>)
 8006da4:	4602      	mov	r2, r0
 8006da6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006daa:	f7ff bb2e 	b.w	800640a <_dtoa_r+0x32>
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	3202      	adds	r2, #2
 8006db2:	0092      	lsls	r2, r2, #2
 8006db4:	f107 010c 	add.w	r1, r7, #12
 8006db8:	300c      	adds	r0, #12
 8006dba:	f000 fc87 	bl	80076cc <memcpy>
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f000 feec 	bl	8007ba0 <__lshift>
 8006dc8:	9b00      	ldr	r3, [sp, #0]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	9301      	str	r3, [sp, #4]
 8006dce:	9b00      	ldr	r3, [sp, #0]
 8006dd0:	444b      	add	r3, r9
 8006dd2:	9307      	str	r3, [sp, #28]
 8006dd4:	9b02      	ldr	r3, [sp, #8]
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	46b8      	mov	r8, r7
 8006ddc:	9306      	str	r3, [sp, #24]
 8006dde:	4607      	mov	r7, r0
 8006de0:	9b01      	ldr	r3, [sp, #4]
 8006de2:	4631      	mov	r1, r6
 8006de4:	3b01      	subs	r3, #1
 8006de6:	4658      	mov	r0, fp
 8006de8:	9302      	str	r3, [sp, #8]
 8006dea:	f7ff fa67 	bl	80062bc <quorem>
 8006dee:	4603      	mov	r3, r0
 8006df0:	3330      	adds	r3, #48	; 0x30
 8006df2:	9004      	str	r0, [sp, #16]
 8006df4:	4641      	mov	r1, r8
 8006df6:	4658      	mov	r0, fp
 8006df8:	9308      	str	r3, [sp, #32]
 8006dfa:	f000 ff3d 	bl	8007c78 <__mcmp>
 8006dfe:	463a      	mov	r2, r7
 8006e00:	4681      	mov	r9, r0
 8006e02:	4631      	mov	r1, r6
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 ff53 	bl	8007cb0 <__mdiff>
 8006e0a:	68c2      	ldr	r2, [r0, #12]
 8006e0c:	9b08      	ldr	r3, [sp, #32]
 8006e0e:	4605      	mov	r5, r0
 8006e10:	bb02      	cbnz	r2, 8006e54 <_dtoa_r+0xa7c>
 8006e12:	4601      	mov	r1, r0
 8006e14:	4658      	mov	r0, fp
 8006e16:	f000 ff2f 	bl	8007c78 <__mcmp>
 8006e1a:	9b08      	ldr	r3, [sp, #32]
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	4629      	mov	r1, r5
 8006e20:	4620      	mov	r0, r4
 8006e22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006e26:	f000 fc9f 	bl	8007768 <_Bfree>
 8006e2a:	9b05      	ldr	r3, [sp, #20]
 8006e2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e2e:	9d01      	ldr	r5, [sp, #4]
 8006e30:	ea43 0102 	orr.w	r1, r3, r2
 8006e34:	9b06      	ldr	r3, [sp, #24]
 8006e36:	430b      	orrs	r3, r1
 8006e38:	9b08      	ldr	r3, [sp, #32]
 8006e3a:	d10d      	bne.n	8006e58 <_dtoa_r+0xa80>
 8006e3c:	2b39      	cmp	r3, #57	; 0x39
 8006e3e:	d029      	beq.n	8006e94 <_dtoa_r+0xabc>
 8006e40:	f1b9 0f00 	cmp.w	r9, #0
 8006e44:	dd01      	ble.n	8006e4a <_dtoa_r+0xa72>
 8006e46:	9b04      	ldr	r3, [sp, #16]
 8006e48:	3331      	adds	r3, #49	; 0x31
 8006e4a:	9a02      	ldr	r2, [sp, #8]
 8006e4c:	7013      	strb	r3, [r2, #0]
 8006e4e:	e774      	b.n	8006d3a <_dtoa_r+0x962>
 8006e50:	4638      	mov	r0, r7
 8006e52:	e7b9      	b.n	8006dc8 <_dtoa_r+0x9f0>
 8006e54:	2201      	movs	r2, #1
 8006e56:	e7e2      	b.n	8006e1e <_dtoa_r+0xa46>
 8006e58:	f1b9 0f00 	cmp.w	r9, #0
 8006e5c:	db06      	blt.n	8006e6c <_dtoa_r+0xa94>
 8006e5e:	9905      	ldr	r1, [sp, #20]
 8006e60:	ea41 0909 	orr.w	r9, r1, r9
 8006e64:	9906      	ldr	r1, [sp, #24]
 8006e66:	ea59 0101 	orrs.w	r1, r9, r1
 8006e6a:	d120      	bne.n	8006eae <_dtoa_r+0xad6>
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	ddec      	ble.n	8006e4a <_dtoa_r+0xa72>
 8006e70:	4659      	mov	r1, fp
 8006e72:	2201      	movs	r2, #1
 8006e74:	4620      	mov	r0, r4
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	f000 fe92 	bl	8007ba0 <__lshift>
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4683      	mov	fp, r0
 8006e80:	f000 fefa 	bl	8007c78 <__mcmp>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	9b01      	ldr	r3, [sp, #4]
 8006e88:	dc02      	bgt.n	8006e90 <_dtoa_r+0xab8>
 8006e8a:	d1de      	bne.n	8006e4a <_dtoa_r+0xa72>
 8006e8c:	07da      	lsls	r2, r3, #31
 8006e8e:	d5dc      	bpl.n	8006e4a <_dtoa_r+0xa72>
 8006e90:	2b39      	cmp	r3, #57	; 0x39
 8006e92:	d1d8      	bne.n	8006e46 <_dtoa_r+0xa6e>
 8006e94:	9a02      	ldr	r2, [sp, #8]
 8006e96:	2339      	movs	r3, #57	; 0x39
 8006e98:	7013      	strb	r3, [r2, #0]
 8006e9a:	462b      	mov	r3, r5
 8006e9c:	461d      	mov	r5, r3
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ea4:	2a39      	cmp	r2, #57	; 0x39
 8006ea6:	d050      	beq.n	8006f4a <_dtoa_r+0xb72>
 8006ea8:	3201      	adds	r2, #1
 8006eaa:	701a      	strb	r2, [r3, #0]
 8006eac:	e745      	b.n	8006d3a <_dtoa_r+0x962>
 8006eae:	2a00      	cmp	r2, #0
 8006eb0:	dd03      	ble.n	8006eba <_dtoa_r+0xae2>
 8006eb2:	2b39      	cmp	r3, #57	; 0x39
 8006eb4:	d0ee      	beq.n	8006e94 <_dtoa_r+0xabc>
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	e7c7      	b.n	8006e4a <_dtoa_r+0xa72>
 8006eba:	9a01      	ldr	r2, [sp, #4]
 8006ebc:	9907      	ldr	r1, [sp, #28]
 8006ebe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006ec2:	428a      	cmp	r2, r1
 8006ec4:	d02a      	beq.n	8006f1c <_dtoa_r+0xb44>
 8006ec6:	4659      	mov	r1, fp
 8006ec8:	2300      	movs	r3, #0
 8006eca:	220a      	movs	r2, #10
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 fc6d 	bl	80077ac <__multadd>
 8006ed2:	45b8      	cmp	r8, r7
 8006ed4:	4683      	mov	fp, r0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	f04f 020a 	mov.w	r2, #10
 8006ede:	4641      	mov	r1, r8
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	d107      	bne.n	8006ef4 <_dtoa_r+0xb1c>
 8006ee4:	f000 fc62 	bl	80077ac <__multadd>
 8006ee8:	4680      	mov	r8, r0
 8006eea:	4607      	mov	r7, r0
 8006eec:	9b01      	ldr	r3, [sp, #4]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	e775      	b.n	8006de0 <_dtoa_r+0xa08>
 8006ef4:	f000 fc5a 	bl	80077ac <__multadd>
 8006ef8:	4639      	mov	r1, r7
 8006efa:	4680      	mov	r8, r0
 8006efc:	2300      	movs	r3, #0
 8006efe:	220a      	movs	r2, #10
 8006f00:	4620      	mov	r0, r4
 8006f02:	f000 fc53 	bl	80077ac <__multadd>
 8006f06:	4607      	mov	r7, r0
 8006f08:	e7f0      	b.n	8006eec <_dtoa_r+0xb14>
 8006f0a:	f1b9 0f00 	cmp.w	r9, #0
 8006f0e:	9a00      	ldr	r2, [sp, #0]
 8006f10:	bfcc      	ite	gt
 8006f12:	464d      	movgt	r5, r9
 8006f14:	2501      	movle	r5, #1
 8006f16:	4415      	add	r5, r2
 8006f18:	f04f 0800 	mov.w	r8, #0
 8006f1c:	4659      	mov	r1, fp
 8006f1e:	2201      	movs	r2, #1
 8006f20:	4620      	mov	r0, r4
 8006f22:	9301      	str	r3, [sp, #4]
 8006f24:	f000 fe3c 	bl	8007ba0 <__lshift>
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4683      	mov	fp, r0
 8006f2c:	f000 fea4 	bl	8007c78 <__mcmp>
 8006f30:	2800      	cmp	r0, #0
 8006f32:	dcb2      	bgt.n	8006e9a <_dtoa_r+0xac2>
 8006f34:	d102      	bne.n	8006f3c <_dtoa_r+0xb64>
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	07db      	lsls	r3, r3, #31
 8006f3a:	d4ae      	bmi.n	8006e9a <_dtoa_r+0xac2>
 8006f3c:	462b      	mov	r3, r5
 8006f3e:	461d      	mov	r5, r3
 8006f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f44:	2a30      	cmp	r2, #48	; 0x30
 8006f46:	d0fa      	beq.n	8006f3e <_dtoa_r+0xb66>
 8006f48:	e6f7      	b.n	8006d3a <_dtoa_r+0x962>
 8006f4a:	9a00      	ldr	r2, [sp, #0]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d1a5      	bne.n	8006e9c <_dtoa_r+0xac4>
 8006f50:	f10a 0a01 	add.w	sl, sl, #1
 8006f54:	2331      	movs	r3, #49	; 0x31
 8006f56:	e779      	b.n	8006e4c <_dtoa_r+0xa74>
 8006f58:	4b13      	ldr	r3, [pc, #76]	; (8006fa8 <_dtoa_r+0xbd0>)
 8006f5a:	f7ff baaf 	b.w	80064bc <_dtoa_r+0xe4>
 8006f5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f47f aa86 	bne.w	8006472 <_dtoa_r+0x9a>
 8006f66:	4b11      	ldr	r3, [pc, #68]	; (8006fac <_dtoa_r+0xbd4>)
 8006f68:	f7ff baa8 	b.w	80064bc <_dtoa_r+0xe4>
 8006f6c:	f1b9 0f00 	cmp.w	r9, #0
 8006f70:	dc03      	bgt.n	8006f7a <_dtoa_r+0xba2>
 8006f72:	9b05      	ldr	r3, [sp, #20]
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	f73f aec9 	bgt.w	8006d0c <_dtoa_r+0x934>
 8006f7a:	9d00      	ldr	r5, [sp, #0]
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	4658      	mov	r0, fp
 8006f80:	f7ff f99c 	bl	80062bc <quorem>
 8006f84:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006f88:	f805 3b01 	strb.w	r3, [r5], #1
 8006f8c:	9a00      	ldr	r2, [sp, #0]
 8006f8e:	1aaa      	subs	r2, r5, r2
 8006f90:	4591      	cmp	r9, r2
 8006f92:	ddba      	ble.n	8006f0a <_dtoa_r+0xb32>
 8006f94:	4659      	mov	r1, fp
 8006f96:	2300      	movs	r3, #0
 8006f98:	220a      	movs	r2, #10
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 fc06 	bl	80077ac <__multadd>
 8006fa0:	4683      	mov	fp, r0
 8006fa2:	e7eb      	b.n	8006f7c <_dtoa_r+0xba4>
 8006fa4:	080092b4 	.word	0x080092b4
 8006fa8:	080090b0 	.word	0x080090b0
 8006fac:	08009231 	.word	0x08009231

08006fb0 <rshift>:
 8006fb0:	6903      	ldr	r3, [r0, #16]
 8006fb2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006fb6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fba:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006fbe:	f100 0414 	add.w	r4, r0, #20
 8006fc2:	dd45      	ble.n	8007050 <rshift+0xa0>
 8006fc4:	f011 011f 	ands.w	r1, r1, #31
 8006fc8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006fcc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006fd0:	d10c      	bne.n	8006fec <rshift+0x3c>
 8006fd2:	f100 0710 	add.w	r7, r0, #16
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	42b1      	cmp	r1, r6
 8006fda:	d334      	bcc.n	8007046 <rshift+0x96>
 8006fdc:	1a9b      	subs	r3, r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	1eea      	subs	r2, r5, #3
 8006fe2:	4296      	cmp	r6, r2
 8006fe4:	bf38      	it	cc
 8006fe6:	2300      	movcc	r3, #0
 8006fe8:	4423      	add	r3, r4
 8006fea:	e015      	b.n	8007018 <rshift+0x68>
 8006fec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006ff0:	f1c1 0820 	rsb	r8, r1, #32
 8006ff4:	40cf      	lsrs	r7, r1
 8006ff6:	f105 0e04 	add.w	lr, r5, #4
 8006ffa:	46a1      	mov	r9, r4
 8006ffc:	4576      	cmp	r6, lr
 8006ffe:	46f4      	mov	ip, lr
 8007000:	d815      	bhi.n	800702e <rshift+0x7e>
 8007002:	1a9b      	subs	r3, r3, r2
 8007004:	009a      	lsls	r2, r3, #2
 8007006:	3a04      	subs	r2, #4
 8007008:	3501      	adds	r5, #1
 800700a:	42ae      	cmp	r6, r5
 800700c:	bf38      	it	cc
 800700e:	2200      	movcc	r2, #0
 8007010:	18a3      	adds	r3, r4, r2
 8007012:	50a7      	str	r7, [r4, r2]
 8007014:	b107      	cbz	r7, 8007018 <rshift+0x68>
 8007016:	3304      	adds	r3, #4
 8007018:	1b1a      	subs	r2, r3, r4
 800701a:	42a3      	cmp	r3, r4
 800701c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007020:	bf08      	it	eq
 8007022:	2300      	moveq	r3, #0
 8007024:	6102      	str	r2, [r0, #16]
 8007026:	bf08      	it	eq
 8007028:	6143      	streq	r3, [r0, #20]
 800702a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800702e:	f8dc c000 	ldr.w	ip, [ip]
 8007032:	fa0c fc08 	lsl.w	ip, ip, r8
 8007036:	ea4c 0707 	orr.w	r7, ip, r7
 800703a:	f849 7b04 	str.w	r7, [r9], #4
 800703e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007042:	40cf      	lsrs	r7, r1
 8007044:	e7da      	b.n	8006ffc <rshift+0x4c>
 8007046:	f851 cb04 	ldr.w	ip, [r1], #4
 800704a:	f847 cf04 	str.w	ip, [r7, #4]!
 800704e:	e7c3      	b.n	8006fd8 <rshift+0x28>
 8007050:	4623      	mov	r3, r4
 8007052:	e7e1      	b.n	8007018 <rshift+0x68>

08007054 <__hexdig_fun>:
 8007054:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007058:	2b09      	cmp	r3, #9
 800705a:	d802      	bhi.n	8007062 <__hexdig_fun+0xe>
 800705c:	3820      	subs	r0, #32
 800705e:	b2c0      	uxtb	r0, r0
 8007060:	4770      	bx	lr
 8007062:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007066:	2b05      	cmp	r3, #5
 8007068:	d801      	bhi.n	800706e <__hexdig_fun+0x1a>
 800706a:	3847      	subs	r0, #71	; 0x47
 800706c:	e7f7      	b.n	800705e <__hexdig_fun+0xa>
 800706e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007072:	2b05      	cmp	r3, #5
 8007074:	d801      	bhi.n	800707a <__hexdig_fun+0x26>
 8007076:	3827      	subs	r0, #39	; 0x27
 8007078:	e7f1      	b.n	800705e <__hexdig_fun+0xa>
 800707a:	2000      	movs	r0, #0
 800707c:	4770      	bx	lr
	...

08007080 <__gethex>:
 8007080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007084:	ed2d 8b02 	vpush	{d8}
 8007088:	b089      	sub	sp, #36	; 0x24
 800708a:	ee08 0a10 	vmov	s16, r0
 800708e:	9304      	str	r3, [sp, #16]
 8007090:	4bbc      	ldr	r3, [pc, #752]	; (8007384 <__gethex+0x304>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	4618      	mov	r0, r3
 8007098:	468b      	mov	fp, r1
 800709a:	4690      	mov	r8, r2
 800709c:	f7f9 f8a0 	bl	80001e0 <strlen>
 80070a0:	9b01      	ldr	r3, [sp, #4]
 80070a2:	f8db 2000 	ldr.w	r2, [fp]
 80070a6:	4403      	add	r3, r0
 80070a8:	4682      	mov	sl, r0
 80070aa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80070ae:	9305      	str	r3, [sp, #20]
 80070b0:	1c93      	adds	r3, r2, #2
 80070b2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80070b6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80070ba:	32fe      	adds	r2, #254	; 0xfe
 80070bc:	18d1      	adds	r1, r2, r3
 80070be:	461f      	mov	r7, r3
 80070c0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80070c4:	9100      	str	r1, [sp, #0]
 80070c6:	2830      	cmp	r0, #48	; 0x30
 80070c8:	d0f8      	beq.n	80070bc <__gethex+0x3c>
 80070ca:	f7ff ffc3 	bl	8007054 <__hexdig_fun>
 80070ce:	4604      	mov	r4, r0
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d13a      	bne.n	800714a <__gethex+0xca>
 80070d4:	9901      	ldr	r1, [sp, #4]
 80070d6:	4652      	mov	r2, sl
 80070d8:	4638      	mov	r0, r7
 80070da:	f001 f9ed 	bl	80084b8 <strncmp>
 80070de:	4605      	mov	r5, r0
 80070e0:	2800      	cmp	r0, #0
 80070e2:	d168      	bne.n	80071b6 <__gethex+0x136>
 80070e4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80070e8:	eb07 060a 	add.w	r6, r7, sl
 80070ec:	f7ff ffb2 	bl	8007054 <__hexdig_fun>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d062      	beq.n	80071ba <__gethex+0x13a>
 80070f4:	4633      	mov	r3, r6
 80070f6:	7818      	ldrb	r0, [r3, #0]
 80070f8:	2830      	cmp	r0, #48	; 0x30
 80070fa:	461f      	mov	r7, r3
 80070fc:	f103 0301 	add.w	r3, r3, #1
 8007100:	d0f9      	beq.n	80070f6 <__gethex+0x76>
 8007102:	f7ff ffa7 	bl	8007054 <__hexdig_fun>
 8007106:	2301      	movs	r3, #1
 8007108:	fab0 f480 	clz	r4, r0
 800710c:	0964      	lsrs	r4, r4, #5
 800710e:	4635      	mov	r5, r6
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	463a      	mov	r2, r7
 8007114:	4616      	mov	r6, r2
 8007116:	3201      	adds	r2, #1
 8007118:	7830      	ldrb	r0, [r6, #0]
 800711a:	f7ff ff9b 	bl	8007054 <__hexdig_fun>
 800711e:	2800      	cmp	r0, #0
 8007120:	d1f8      	bne.n	8007114 <__gethex+0x94>
 8007122:	9901      	ldr	r1, [sp, #4]
 8007124:	4652      	mov	r2, sl
 8007126:	4630      	mov	r0, r6
 8007128:	f001 f9c6 	bl	80084b8 <strncmp>
 800712c:	b980      	cbnz	r0, 8007150 <__gethex+0xd0>
 800712e:	b94d      	cbnz	r5, 8007144 <__gethex+0xc4>
 8007130:	eb06 050a 	add.w	r5, r6, sl
 8007134:	462a      	mov	r2, r5
 8007136:	4616      	mov	r6, r2
 8007138:	3201      	adds	r2, #1
 800713a:	7830      	ldrb	r0, [r6, #0]
 800713c:	f7ff ff8a 	bl	8007054 <__hexdig_fun>
 8007140:	2800      	cmp	r0, #0
 8007142:	d1f8      	bne.n	8007136 <__gethex+0xb6>
 8007144:	1bad      	subs	r5, r5, r6
 8007146:	00ad      	lsls	r5, r5, #2
 8007148:	e004      	b.n	8007154 <__gethex+0xd4>
 800714a:	2400      	movs	r4, #0
 800714c:	4625      	mov	r5, r4
 800714e:	e7e0      	b.n	8007112 <__gethex+0x92>
 8007150:	2d00      	cmp	r5, #0
 8007152:	d1f7      	bne.n	8007144 <__gethex+0xc4>
 8007154:	7833      	ldrb	r3, [r6, #0]
 8007156:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800715a:	2b50      	cmp	r3, #80	; 0x50
 800715c:	d13b      	bne.n	80071d6 <__gethex+0x156>
 800715e:	7873      	ldrb	r3, [r6, #1]
 8007160:	2b2b      	cmp	r3, #43	; 0x2b
 8007162:	d02c      	beq.n	80071be <__gethex+0x13e>
 8007164:	2b2d      	cmp	r3, #45	; 0x2d
 8007166:	d02e      	beq.n	80071c6 <__gethex+0x146>
 8007168:	1c71      	adds	r1, r6, #1
 800716a:	f04f 0900 	mov.w	r9, #0
 800716e:	7808      	ldrb	r0, [r1, #0]
 8007170:	f7ff ff70 	bl	8007054 <__hexdig_fun>
 8007174:	1e43      	subs	r3, r0, #1
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b18      	cmp	r3, #24
 800717a:	d82c      	bhi.n	80071d6 <__gethex+0x156>
 800717c:	f1a0 0210 	sub.w	r2, r0, #16
 8007180:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007184:	f7ff ff66 	bl	8007054 <__hexdig_fun>
 8007188:	1e43      	subs	r3, r0, #1
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b18      	cmp	r3, #24
 800718e:	d91d      	bls.n	80071cc <__gethex+0x14c>
 8007190:	f1b9 0f00 	cmp.w	r9, #0
 8007194:	d000      	beq.n	8007198 <__gethex+0x118>
 8007196:	4252      	negs	r2, r2
 8007198:	4415      	add	r5, r2
 800719a:	f8cb 1000 	str.w	r1, [fp]
 800719e:	b1e4      	cbz	r4, 80071da <__gethex+0x15a>
 80071a0:	9b00      	ldr	r3, [sp, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	bf14      	ite	ne
 80071a6:	2700      	movne	r7, #0
 80071a8:	2706      	moveq	r7, #6
 80071aa:	4638      	mov	r0, r7
 80071ac:	b009      	add	sp, #36	; 0x24
 80071ae:	ecbd 8b02 	vpop	{d8}
 80071b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b6:	463e      	mov	r6, r7
 80071b8:	4625      	mov	r5, r4
 80071ba:	2401      	movs	r4, #1
 80071bc:	e7ca      	b.n	8007154 <__gethex+0xd4>
 80071be:	f04f 0900 	mov.w	r9, #0
 80071c2:	1cb1      	adds	r1, r6, #2
 80071c4:	e7d3      	b.n	800716e <__gethex+0xee>
 80071c6:	f04f 0901 	mov.w	r9, #1
 80071ca:	e7fa      	b.n	80071c2 <__gethex+0x142>
 80071cc:	230a      	movs	r3, #10
 80071ce:	fb03 0202 	mla	r2, r3, r2, r0
 80071d2:	3a10      	subs	r2, #16
 80071d4:	e7d4      	b.n	8007180 <__gethex+0x100>
 80071d6:	4631      	mov	r1, r6
 80071d8:	e7df      	b.n	800719a <__gethex+0x11a>
 80071da:	1bf3      	subs	r3, r6, r7
 80071dc:	3b01      	subs	r3, #1
 80071de:	4621      	mov	r1, r4
 80071e0:	2b07      	cmp	r3, #7
 80071e2:	dc0b      	bgt.n	80071fc <__gethex+0x17c>
 80071e4:	ee18 0a10 	vmov	r0, s16
 80071e8:	f000 fa7e 	bl	80076e8 <_Balloc>
 80071ec:	4604      	mov	r4, r0
 80071ee:	b940      	cbnz	r0, 8007202 <__gethex+0x182>
 80071f0:	4b65      	ldr	r3, [pc, #404]	; (8007388 <__gethex+0x308>)
 80071f2:	4602      	mov	r2, r0
 80071f4:	21de      	movs	r1, #222	; 0xde
 80071f6:	4865      	ldr	r0, [pc, #404]	; (800738c <__gethex+0x30c>)
 80071f8:	f001 f97e 	bl	80084f8 <__assert_func>
 80071fc:	3101      	adds	r1, #1
 80071fe:	105b      	asrs	r3, r3, #1
 8007200:	e7ee      	b.n	80071e0 <__gethex+0x160>
 8007202:	f100 0914 	add.w	r9, r0, #20
 8007206:	f04f 0b00 	mov.w	fp, #0
 800720a:	f1ca 0301 	rsb	r3, sl, #1
 800720e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007212:	f8cd b000 	str.w	fp, [sp]
 8007216:	9306      	str	r3, [sp, #24]
 8007218:	42b7      	cmp	r7, r6
 800721a:	d340      	bcc.n	800729e <__gethex+0x21e>
 800721c:	9802      	ldr	r0, [sp, #8]
 800721e:	9b00      	ldr	r3, [sp, #0]
 8007220:	f840 3b04 	str.w	r3, [r0], #4
 8007224:	eba0 0009 	sub.w	r0, r0, r9
 8007228:	1080      	asrs	r0, r0, #2
 800722a:	0146      	lsls	r6, r0, #5
 800722c:	6120      	str	r0, [r4, #16]
 800722e:	4618      	mov	r0, r3
 8007230:	f000 fb50 	bl	80078d4 <__hi0bits>
 8007234:	1a30      	subs	r0, r6, r0
 8007236:	f8d8 6000 	ldr.w	r6, [r8]
 800723a:	42b0      	cmp	r0, r6
 800723c:	dd63      	ble.n	8007306 <__gethex+0x286>
 800723e:	1b87      	subs	r7, r0, r6
 8007240:	4639      	mov	r1, r7
 8007242:	4620      	mov	r0, r4
 8007244:	f000 feea 	bl	800801c <__any_on>
 8007248:	4682      	mov	sl, r0
 800724a:	b1a8      	cbz	r0, 8007278 <__gethex+0x1f8>
 800724c:	1e7b      	subs	r3, r7, #1
 800724e:	1159      	asrs	r1, r3, #5
 8007250:	f003 021f 	and.w	r2, r3, #31
 8007254:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007258:	f04f 0a01 	mov.w	sl, #1
 800725c:	fa0a f202 	lsl.w	r2, sl, r2
 8007260:	420a      	tst	r2, r1
 8007262:	d009      	beq.n	8007278 <__gethex+0x1f8>
 8007264:	4553      	cmp	r3, sl
 8007266:	dd05      	ble.n	8007274 <__gethex+0x1f4>
 8007268:	1eb9      	subs	r1, r7, #2
 800726a:	4620      	mov	r0, r4
 800726c:	f000 fed6 	bl	800801c <__any_on>
 8007270:	2800      	cmp	r0, #0
 8007272:	d145      	bne.n	8007300 <__gethex+0x280>
 8007274:	f04f 0a02 	mov.w	sl, #2
 8007278:	4639      	mov	r1, r7
 800727a:	4620      	mov	r0, r4
 800727c:	f7ff fe98 	bl	8006fb0 <rshift>
 8007280:	443d      	add	r5, r7
 8007282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007286:	42ab      	cmp	r3, r5
 8007288:	da4c      	bge.n	8007324 <__gethex+0x2a4>
 800728a:	ee18 0a10 	vmov	r0, s16
 800728e:	4621      	mov	r1, r4
 8007290:	f000 fa6a 	bl	8007768 <_Bfree>
 8007294:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007296:	2300      	movs	r3, #0
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	27a3      	movs	r7, #163	; 0xa3
 800729c:	e785      	b.n	80071aa <__gethex+0x12a>
 800729e:	1e73      	subs	r3, r6, #1
 80072a0:	9a05      	ldr	r2, [sp, #20]
 80072a2:	9303      	str	r3, [sp, #12]
 80072a4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d019      	beq.n	80072e0 <__gethex+0x260>
 80072ac:	f1bb 0f20 	cmp.w	fp, #32
 80072b0:	d107      	bne.n	80072c2 <__gethex+0x242>
 80072b2:	9b02      	ldr	r3, [sp, #8]
 80072b4:	9a00      	ldr	r2, [sp, #0]
 80072b6:	f843 2b04 	str.w	r2, [r3], #4
 80072ba:	9302      	str	r3, [sp, #8]
 80072bc:	2300      	movs	r3, #0
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	469b      	mov	fp, r3
 80072c2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80072c6:	f7ff fec5 	bl	8007054 <__hexdig_fun>
 80072ca:	9b00      	ldr	r3, [sp, #0]
 80072cc:	f000 000f 	and.w	r0, r0, #15
 80072d0:	fa00 f00b 	lsl.w	r0, r0, fp
 80072d4:	4303      	orrs	r3, r0
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	f10b 0b04 	add.w	fp, fp, #4
 80072dc:	9b03      	ldr	r3, [sp, #12]
 80072de:	e00d      	b.n	80072fc <__gethex+0x27c>
 80072e0:	9b03      	ldr	r3, [sp, #12]
 80072e2:	9a06      	ldr	r2, [sp, #24]
 80072e4:	4413      	add	r3, r2
 80072e6:	42bb      	cmp	r3, r7
 80072e8:	d3e0      	bcc.n	80072ac <__gethex+0x22c>
 80072ea:	4618      	mov	r0, r3
 80072ec:	9901      	ldr	r1, [sp, #4]
 80072ee:	9307      	str	r3, [sp, #28]
 80072f0:	4652      	mov	r2, sl
 80072f2:	f001 f8e1 	bl	80084b8 <strncmp>
 80072f6:	9b07      	ldr	r3, [sp, #28]
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d1d7      	bne.n	80072ac <__gethex+0x22c>
 80072fc:	461e      	mov	r6, r3
 80072fe:	e78b      	b.n	8007218 <__gethex+0x198>
 8007300:	f04f 0a03 	mov.w	sl, #3
 8007304:	e7b8      	b.n	8007278 <__gethex+0x1f8>
 8007306:	da0a      	bge.n	800731e <__gethex+0x29e>
 8007308:	1a37      	subs	r7, r6, r0
 800730a:	4621      	mov	r1, r4
 800730c:	ee18 0a10 	vmov	r0, s16
 8007310:	463a      	mov	r2, r7
 8007312:	f000 fc45 	bl	8007ba0 <__lshift>
 8007316:	1bed      	subs	r5, r5, r7
 8007318:	4604      	mov	r4, r0
 800731a:	f100 0914 	add.w	r9, r0, #20
 800731e:	f04f 0a00 	mov.w	sl, #0
 8007322:	e7ae      	b.n	8007282 <__gethex+0x202>
 8007324:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007328:	42a8      	cmp	r0, r5
 800732a:	dd72      	ble.n	8007412 <__gethex+0x392>
 800732c:	1b45      	subs	r5, r0, r5
 800732e:	42ae      	cmp	r6, r5
 8007330:	dc36      	bgt.n	80073a0 <__gethex+0x320>
 8007332:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007336:	2b02      	cmp	r3, #2
 8007338:	d02a      	beq.n	8007390 <__gethex+0x310>
 800733a:	2b03      	cmp	r3, #3
 800733c:	d02c      	beq.n	8007398 <__gethex+0x318>
 800733e:	2b01      	cmp	r3, #1
 8007340:	d115      	bne.n	800736e <__gethex+0x2ee>
 8007342:	42ae      	cmp	r6, r5
 8007344:	d113      	bne.n	800736e <__gethex+0x2ee>
 8007346:	2e01      	cmp	r6, #1
 8007348:	d10b      	bne.n	8007362 <__gethex+0x2e2>
 800734a:	9a04      	ldr	r2, [sp, #16]
 800734c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	2301      	movs	r3, #1
 8007354:	6123      	str	r3, [r4, #16]
 8007356:	f8c9 3000 	str.w	r3, [r9]
 800735a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800735c:	2762      	movs	r7, #98	; 0x62
 800735e:	601c      	str	r4, [r3, #0]
 8007360:	e723      	b.n	80071aa <__gethex+0x12a>
 8007362:	1e71      	subs	r1, r6, #1
 8007364:	4620      	mov	r0, r4
 8007366:	f000 fe59 	bl	800801c <__any_on>
 800736a:	2800      	cmp	r0, #0
 800736c:	d1ed      	bne.n	800734a <__gethex+0x2ca>
 800736e:	ee18 0a10 	vmov	r0, s16
 8007372:	4621      	mov	r1, r4
 8007374:	f000 f9f8 	bl	8007768 <_Bfree>
 8007378:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800737a:	2300      	movs	r3, #0
 800737c:	6013      	str	r3, [r2, #0]
 800737e:	2750      	movs	r7, #80	; 0x50
 8007380:	e713      	b.n	80071aa <__gethex+0x12a>
 8007382:	bf00      	nop
 8007384:	08009330 	.word	0x08009330
 8007388:	080092b4 	.word	0x080092b4
 800738c:	080092c5 	.word	0x080092c5
 8007390:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1eb      	bne.n	800736e <__gethex+0x2ee>
 8007396:	e7d8      	b.n	800734a <__gethex+0x2ca>
 8007398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1d5      	bne.n	800734a <__gethex+0x2ca>
 800739e:	e7e6      	b.n	800736e <__gethex+0x2ee>
 80073a0:	1e6f      	subs	r7, r5, #1
 80073a2:	f1ba 0f00 	cmp.w	sl, #0
 80073a6:	d131      	bne.n	800740c <__gethex+0x38c>
 80073a8:	b127      	cbz	r7, 80073b4 <__gethex+0x334>
 80073aa:	4639      	mov	r1, r7
 80073ac:	4620      	mov	r0, r4
 80073ae:	f000 fe35 	bl	800801c <__any_on>
 80073b2:	4682      	mov	sl, r0
 80073b4:	117b      	asrs	r3, r7, #5
 80073b6:	2101      	movs	r1, #1
 80073b8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80073bc:	f007 071f 	and.w	r7, r7, #31
 80073c0:	fa01 f707 	lsl.w	r7, r1, r7
 80073c4:	421f      	tst	r7, r3
 80073c6:	4629      	mov	r1, r5
 80073c8:	4620      	mov	r0, r4
 80073ca:	bf18      	it	ne
 80073cc:	f04a 0a02 	orrne.w	sl, sl, #2
 80073d0:	1b76      	subs	r6, r6, r5
 80073d2:	f7ff fded 	bl	8006fb0 <rshift>
 80073d6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80073da:	2702      	movs	r7, #2
 80073dc:	f1ba 0f00 	cmp.w	sl, #0
 80073e0:	d048      	beq.n	8007474 <__gethex+0x3f4>
 80073e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d015      	beq.n	8007416 <__gethex+0x396>
 80073ea:	2b03      	cmp	r3, #3
 80073ec:	d017      	beq.n	800741e <__gethex+0x39e>
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d109      	bne.n	8007406 <__gethex+0x386>
 80073f2:	f01a 0f02 	tst.w	sl, #2
 80073f6:	d006      	beq.n	8007406 <__gethex+0x386>
 80073f8:	f8d9 0000 	ldr.w	r0, [r9]
 80073fc:	ea4a 0a00 	orr.w	sl, sl, r0
 8007400:	f01a 0f01 	tst.w	sl, #1
 8007404:	d10e      	bne.n	8007424 <__gethex+0x3a4>
 8007406:	f047 0710 	orr.w	r7, r7, #16
 800740a:	e033      	b.n	8007474 <__gethex+0x3f4>
 800740c:	f04f 0a01 	mov.w	sl, #1
 8007410:	e7d0      	b.n	80073b4 <__gethex+0x334>
 8007412:	2701      	movs	r7, #1
 8007414:	e7e2      	b.n	80073dc <__gethex+0x35c>
 8007416:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007418:	f1c3 0301 	rsb	r3, r3, #1
 800741c:	9315      	str	r3, [sp, #84]	; 0x54
 800741e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0f0      	beq.n	8007406 <__gethex+0x386>
 8007424:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007428:	f104 0314 	add.w	r3, r4, #20
 800742c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007430:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007434:	f04f 0c00 	mov.w	ip, #0
 8007438:	4618      	mov	r0, r3
 800743a:	f853 2b04 	ldr.w	r2, [r3], #4
 800743e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007442:	d01c      	beq.n	800747e <__gethex+0x3fe>
 8007444:	3201      	adds	r2, #1
 8007446:	6002      	str	r2, [r0, #0]
 8007448:	2f02      	cmp	r7, #2
 800744a:	f104 0314 	add.w	r3, r4, #20
 800744e:	d13f      	bne.n	80074d0 <__gethex+0x450>
 8007450:	f8d8 2000 	ldr.w	r2, [r8]
 8007454:	3a01      	subs	r2, #1
 8007456:	42b2      	cmp	r2, r6
 8007458:	d10a      	bne.n	8007470 <__gethex+0x3f0>
 800745a:	1171      	asrs	r1, r6, #5
 800745c:	2201      	movs	r2, #1
 800745e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007462:	f006 061f 	and.w	r6, r6, #31
 8007466:	fa02 f606 	lsl.w	r6, r2, r6
 800746a:	421e      	tst	r6, r3
 800746c:	bf18      	it	ne
 800746e:	4617      	movne	r7, r2
 8007470:	f047 0720 	orr.w	r7, r7, #32
 8007474:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007476:	601c      	str	r4, [r3, #0]
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	601d      	str	r5, [r3, #0]
 800747c:	e695      	b.n	80071aa <__gethex+0x12a>
 800747e:	4299      	cmp	r1, r3
 8007480:	f843 cc04 	str.w	ip, [r3, #-4]
 8007484:	d8d8      	bhi.n	8007438 <__gethex+0x3b8>
 8007486:	68a3      	ldr	r3, [r4, #8]
 8007488:	459b      	cmp	fp, r3
 800748a:	db19      	blt.n	80074c0 <__gethex+0x440>
 800748c:	6861      	ldr	r1, [r4, #4]
 800748e:	ee18 0a10 	vmov	r0, s16
 8007492:	3101      	adds	r1, #1
 8007494:	f000 f928 	bl	80076e8 <_Balloc>
 8007498:	4681      	mov	r9, r0
 800749a:	b918      	cbnz	r0, 80074a4 <__gethex+0x424>
 800749c:	4b1a      	ldr	r3, [pc, #104]	; (8007508 <__gethex+0x488>)
 800749e:	4602      	mov	r2, r0
 80074a0:	2184      	movs	r1, #132	; 0x84
 80074a2:	e6a8      	b.n	80071f6 <__gethex+0x176>
 80074a4:	6922      	ldr	r2, [r4, #16]
 80074a6:	3202      	adds	r2, #2
 80074a8:	f104 010c 	add.w	r1, r4, #12
 80074ac:	0092      	lsls	r2, r2, #2
 80074ae:	300c      	adds	r0, #12
 80074b0:	f000 f90c 	bl	80076cc <memcpy>
 80074b4:	4621      	mov	r1, r4
 80074b6:	ee18 0a10 	vmov	r0, s16
 80074ba:	f000 f955 	bl	8007768 <_Bfree>
 80074be:	464c      	mov	r4, r9
 80074c0:	6923      	ldr	r3, [r4, #16]
 80074c2:	1c5a      	adds	r2, r3, #1
 80074c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074c8:	6122      	str	r2, [r4, #16]
 80074ca:	2201      	movs	r2, #1
 80074cc:	615a      	str	r2, [r3, #20]
 80074ce:	e7bb      	b.n	8007448 <__gethex+0x3c8>
 80074d0:	6922      	ldr	r2, [r4, #16]
 80074d2:	455a      	cmp	r2, fp
 80074d4:	dd0b      	ble.n	80074ee <__gethex+0x46e>
 80074d6:	2101      	movs	r1, #1
 80074d8:	4620      	mov	r0, r4
 80074da:	f7ff fd69 	bl	8006fb0 <rshift>
 80074de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074e2:	3501      	adds	r5, #1
 80074e4:	42ab      	cmp	r3, r5
 80074e6:	f6ff aed0 	blt.w	800728a <__gethex+0x20a>
 80074ea:	2701      	movs	r7, #1
 80074ec:	e7c0      	b.n	8007470 <__gethex+0x3f0>
 80074ee:	f016 061f 	ands.w	r6, r6, #31
 80074f2:	d0fa      	beq.n	80074ea <__gethex+0x46a>
 80074f4:	449a      	add	sl, r3
 80074f6:	f1c6 0620 	rsb	r6, r6, #32
 80074fa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80074fe:	f000 f9e9 	bl	80078d4 <__hi0bits>
 8007502:	42b0      	cmp	r0, r6
 8007504:	dbe7      	blt.n	80074d6 <__gethex+0x456>
 8007506:	e7f0      	b.n	80074ea <__gethex+0x46a>
 8007508:	080092b4 	.word	0x080092b4

0800750c <L_shift>:
 800750c:	f1c2 0208 	rsb	r2, r2, #8
 8007510:	0092      	lsls	r2, r2, #2
 8007512:	b570      	push	{r4, r5, r6, lr}
 8007514:	f1c2 0620 	rsb	r6, r2, #32
 8007518:	6843      	ldr	r3, [r0, #4]
 800751a:	6804      	ldr	r4, [r0, #0]
 800751c:	fa03 f506 	lsl.w	r5, r3, r6
 8007520:	432c      	orrs	r4, r5
 8007522:	40d3      	lsrs	r3, r2
 8007524:	6004      	str	r4, [r0, #0]
 8007526:	f840 3f04 	str.w	r3, [r0, #4]!
 800752a:	4288      	cmp	r0, r1
 800752c:	d3f4      	bcc.n	8007518 <L_shift+0xc>
 800752e:	bd70      	pop	{r4, r5, r6, pc}

08007530 <__match>:
 8007530:	b530      	push	{r4, r5, lr}
 8007532:	6803      	ldr	r3, [r0, #0]
 8007534:	3301      	adds	r3, #1
 8007536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800753a:	b914      	cbnz	r4, 8007542 <__match+0x12>
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	2001      	movs	r0, #1
 8007540:	bd30      	pop	{r4, r5, pc}
 8007542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007546:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800754a:	2d19      	cmp	r5, #25
 800754c:	bf98      	it	ls
 800754e:	3220      	addls	r2, #32
 8007550:	42a2      	cmp	r2, r4
 8007552:	d0f0      	beq.n	8007536 <__match+0x6>
 8007554:	2000      	movs	r0, #0
 8007556:	e7f3      	b.n	8007540 <__match+0x10>

08007558 <__hexnan>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	680b      	ldr	r3, [r1, #0]
 800755e:	6801      	ldr	r1, [r0, #0]
 8007560:	115e      	asrs	r6, r3, #5
 8007562:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007566:	f013 031f 	ands.w	r3, r3, #31
 800756a:	b087      	sub	sp, #28
 800756c:	bf18      	it	ne
 800756e:	3604      	addne	r6, #4
 8007570:	2500      	movs	r5, #0
 8007572:	1f37      	subs	r7, r6, #4
 8007574:	4682      	mov	sl, r0
 8007576:	4690      	mov	r8, r2
 8007578:	9301      	str	r3, [sp, #4]
 800757a:	f846 5c04 	str.w	r5, [r6, #-4]
 800757e:	46b9      	mov	r9, r7
 8007580:	463c      	mov	r4, r7
 8007582:	9502      	str	r5, [sp, #8]
 8007584:	46ab      	mov	fp, r5
 8007586:	784a      	ldrb	r2, [r1, #1]
 8007588:	1c4b      	adds	r3, r1, #1
 800758a:	9303      	str	r3, [sp, #12]
 800758c:	b342      	cbz	r2, 80075e0 <__hexnan+0x88>
 800758e:	4610      	mov	r0, r2
 8007590:	9105      	str	r1, [sp, #20]
 8007592:	9204      	str	r2, [sp, #16]
 8007594:	f7ff fd5e 	bl	8007054 <__hexdig_fun>
 8007598:	2800      	cmp	r0, #0
 800759a:	d14f      	bne.n	800763c <__hexnan+0xe4>
 800759c:	9a04      	ldr	r2, [sp, #16]
 800759e:	9905      	ldr	r1, [sp, #20]
 80075a0:	2a20      	cmp	r2, #32
 80075a2:	d818      	bhi.n	80075d6 <__hexnan+0x7e>
 80075a4:	9b02      	ldr	r3, [sp, #8]
 80075a6:	459b      	cmp	fp, r3
 80075a8:	dd13      	ble.n	80075d2 <__hexnan+0x7a>
 80075aa:	454c      	cmp	r4, r9
 80075ac:	d206      	bcs.n	80075bc <__hexnan+0x64>
 80075ae:	2d07      	cmp	r5, #7
 80075b0:	dc04      	bgt.n	80075bc <__hexnan+0x64>
 80075b2:	462a      	mov	r2, r5
 80075b4:	4649      	mov	r1, r9
 80075b6:	4620      	mov	r0, r4
 80075b8:	f7ff ffa8 	bl	800750c <L_shift>
 80075bc:	4544      	cmp	r4, r8
 80075be:	d950      	bls.n	8007662 <__hexnan+0x10a>
 80075c0:	2300      	movs	r3, #0
 80075c2:	f1a4 0904 	sub.w	r9, r4, #4
 80075c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80075ca:	f8cd b008 	str.w	fp, [sp, #8]
 80075ce:	464c      	mov	r4, r9
 80075d0:	461d      	mov	r5, r3
 80075d2:	9903      	ldr	r1, [sp, #12]
 80075d4:	e7d7      	b.n	8007586 <__hexnan+0x2e>
 80075d6:	2a29      	cmp	r2, #41	; 0x29
 80075d8:	d156      	bne.n	8007688 <__hexnan+0x130>
 80075da:	3102      	adds	r1, #2
 80075dc:	f8ca 1000 	str.w	r1, [sl]
 80075e0:	f1bb 0f00 	cmp.w	fp, #0
 80075e4:	d050      	beq.n	8007688 <__hexnan+0x130>
 80075e6:	454c      	cmp	r4, r9
 80075e8:	d206      	bcs.n	80075f8 <__hexnan+0xa0>
 80075ea:	2d07      	cmp	r5, #7
 80075ec:	dc04      	bgt.n	80075f8 <__hexnan+0xa0>
 80075ee:	462a      	mov	r2, r5
 80075f0:	4649      	mov	r1, r9
 80075f2:	4620      	mov	r0, r4
 80075f4:	f7ff ff8a 	bl	800750c <L_shift>
 80075f8:	4544      	cmp	r4, r8
 80075fa:	d934      	bls.n	8007666 <__hexnan+0x10e>
 80075fc:	f1a8 0204 	sub.w	r2, r8, #4
 8007600:	4623      	mov	r3, r4
 8007602:	f853 1b04 	ldr.w	r1, [r3], #4
 8007606:	f842 1f04 	str.w	r1, [r2, #4]!
 800760a:	429f      	cmp	r7, r3
 800760c:	d2f9      	bcs.n	8007602 <__hexnan+0xaa>
 800760e:	1b3b      	subs	r3, r7, r4
 8007610:	f023 0303 	bic.w	r3, r3, #3
 8007614:	3304      	adds	r3, #4
 8007616:	3401      	adds	r4, #1
 8007618:	3e03      	subs	r6, #3
 800761a:	42b4      	cmp	r4, r6
 800761c:	bf88      	it	hi
 800761e:	2304      	movhi	r3, #4
 8007620:	4443      	add	r3, r8
 8007622:	2200      	movs	r2, #0
 8007624:	f843 2b04 	str.w	r2, [r3], #4
 8007628:	429f      	cmp	r7, r3
 800762a:	d2fb      	bcs.n	8007624 <__hexnan+0xcc>
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	b91b      	cbnz	r3, 8007638 <__hexnan+0xe0>
 8007630:	4547      	cmp	r7, r8
 8007632:	d127      	bne.n	8007684 <__hexnan+0x12c>
 8007634:	2301      	movs	r3, #1
 8007636:	603b      	str	r3, [r7, #0]
 8007638:	2005      	movs	r0, #5
 800763a:	e026      	b.n	800768a <__hexnan+0x132>
 800763c:	3501      	adds	r5, #1
 800763e:	2d08      	cmp	r5, #8
 8007640:	f10b 0b01 	add.w	fp, fp, #1
 8007644:	dd06      	ble.n	8007654 <__hexnan+0xfc>
 8007646:	4544      	cmp	r4, r8
 8007648:	d9c3      	bls.n	80075d2 <__hexnan+0x7a>
 800764a:	2300      	movs	r3, #0
 800764c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007650:	2501      	movs	r5, #1
 8007652:	3c04      	subs	r4, #4
 8007654:	6822      	ldr	r2, [r4, #0]
 8007656:	f000 000f 	and.w	r0, r0, #15
 800765a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800765e:	6022      	str	r2, [r4, #0]
 8007660:	e7b7      	b.n	80075d2 <__hexnan+0x7a>
 8007662:	2508      	movs	r5, #8
 8007664:	e7b5      	b.n	80075d2 <__hexnan+0x7a>
 8007666:	9b01      	ldr	r3, [sp, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0df      	beq.n	800762c <__hexnan+0xd4>
 800766c:	f04f 32ff 	mov.w	r2, #4294967295
 8007670:	f1c3 0320 	rsb	r3, r3, #32
 8007674:	fa22 f303 	lsr.w	r3, r2, r3
 8007678:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800767c:	401a      	ands	r2, r3
 800767e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007682:	e7d3      	b.n	800762c <__hexnan+0xd4>
 8007684:	3f04      	subs	r7, #4
 8007686:	e7d1      	b.n	800762c <__hexnan+0xd4>
 8007688:	2004      	movs	r0, #4
 800768a:	b007      	add	sp, #28
 800768c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007690 <_localeconv_r>:
 8007690:	4800      	ldr	r0, [pc, #0]	; (8007694 <_localeconv_r+0x4>)
 8007692:	4770      	bx	lr
 8007694:	20000168 	.word	0x20000168

08007698 <malloc>:
 8007698:	4b02      	ldr	r3, [pc, #8]	; (80076a4 <malloc+0xc>)
 800769a:	4601      	mov	r1, r0
 800769c:	6818      	ldr	r0, [r3, #0]
 800769e:	f000 bd3d 	b.w	800811c <_malloc_r>
 80076a2:	bf00      	nop
 80076a4:	20000010 	.word	0x20000010

080076a8 <__ascii_mbtowc>:
 80076a8:	b082      	sub	sp, #8
 80076aa:	b901      	cbnz	r1, 80076ae <__ascii_mbtowc+0x6>
 80076ac:	a901      	add	r1, sp, #4
 80076ae:	b142      	cbz	r2, 80076c2 <__ascii_mbtowc+0x1a>
 80076b0:	b14b      	cbz	r3, 80076c6 <__ascii_mbtowc+0x1e>
 80076b2:	7813      	ldrb	r3, [r2, #0]
 80076b4:	600b      	str	r3, [r1, #0]
 80076b6:	7812      	ldrb	r2, [r2, #0]
 80076b8:	1e10      	subs	r0, r2, #0
 80076ba:	bf18      	it	ne
 80076bc:	2001      	movne	r0, #1
 80076be:	b002      	add	sp, #8
 80076c0:	4770      	bx	lr
 80076c2:	4610      	mov	r0, r2
 80076c4:	e7fb      	b.n	80076be <__ascii_mbtowc+0x16>
 80076c6:	f06f 0001 	mvn.w	r0, #1
 80076ca:	e7f8      	b.n	80076be <__ascii_mbtowc+0x16>

080076cc <memcpy>:
 80076cc:	440a      	add	r2, r1
 80076ce:	4291      	cmp	r1, r2
 80076d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80076d4:	d100      	bne.n	80076d8 <memcpy+0xc>
 80076d6:	4770      	bx	lr
 80076d8:	b510      	push	{r4, lr}
 80076da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076e2:	4291      	cmp	r1, r2
 80076e4:	d1f9      	bne.n	80076da <memcpy+0xe>
 80076e6:	bd10      	pop	{r4, pc}

080076e8 <_Balloc>:
 80076e8:	b570      	push	{r4, r5, r6, lr}
 80076ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80076ec:	4604      	mov	r4, r0
 80076ee:	460d      	mov	r5, r1
 80076f0:	b976      	cbnz	r6, 8007710 <_Balloc+0x28>
 80076f2:	2010      	movs	r0, #16
 80076f4:	f7ff ffd0 	bl	8007698 <malloc>
 80076f8:	4602      	mov	r2, r0
 80076fa:	6260      	str	r0, [r4, #36]	; 0x24
 80076fc:	b920      	cbnz	r0, 8007708 <_Balloc+0x20>
 80076fe:	4b18      	ldr	r3, [pc, #96]	; (8007760 <_Balloc+0x78>)
 8007700:	4818      	ldr	r0, [pc, #96]	; (8007764 <_Balloc+0x7c>)
 8007702:	2166      	movs	r1, #102	; 0x66
 8007704:	f000 fef8 	bl	80084f8 <__assert_func>
 8007708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800770c:	6006      	str	r6, [r0, #0]
 800770e:	60c6      	str	r6, [r0, #12]
 8007710:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007712:	68f3      	ldr	r3, [r6, #12]
 8007714:	b183      	cbz	r3, 8007738 <_Balloc+0x50>
 8007716:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800771e:	b9b8      	cbnz	r0, 8007750 <_Balloc+0x68>
 8007720:	2101      	movs	r1, #1
 8007722:	fa01 f605 	lsl.w	r6, r1, r5
 8007726:	1d72      	adds	r2, r6, #5
 8007728:	0092      	lsls	r2, r2, #2
 800772a:	4620      	mov	r0, r4
 800772c:	f000 fc97 	bl	800805e <_calloc_r>
 8007730:	b160      	cbz	r0, 800774c <_Balloc+0x64>
 8007732:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007736:	e00e      	b.n	8007756 <_Balloc+0x6e>
 8007738:	2221      	movs	r2, #33	; 0x21
 800773a:	2104      	movs	r1, #4
 800773c:	4620      	mov	r0, r4
 800773e:	f000 fc8e 	bl	800805e <_calloc_r>
 8007742:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007744:	60f0      	str	r0, [r6, #12]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e4      	bne.n	8007716 <_Balloc+0x2e>
 800774c:	2000      	movs	r0, #0
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	6802      	ldr	r2, [r0, #0]
 8007752:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007756:	2300      	movs	r3, #0
 8007758:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800775c:	e7f7      	b.n	800774e <_Balloc+0x66>
 800775e:	bf00      	nop
 8007760:	0800923e 	.word	0x0800923e
 8007764:	08009344 	.word	0x08009344

08007768 <_Bfree>:
 8007768:	b570      	push	{r4, r5, r6, lr}
 800776a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800776c:	4605      	mov	r5, r0
 800776e:	460c      	mov	r4, r1
 8007770:	b976      	cbnz	r6, 8007790 <_Bfree+0x28>
 8007772:	2010      	movs	r0, #16
 8007774:	f7ff ff90 	bl	8007698 <malloc>
 8007778:	4602      	mov	r2, r0
 800777a:	6268      	str	r0, [r5, #36]	; 0x24
 800777c:	b920      	cbnz	r0, 8007788 <_Bfree+0x20>
 800777e:	4b09      	ldr	r3, [pc, #36]	; (80077a4 <_Bfree+0x3c>)
 8007780:	4809      	ldr	r0, [pc, #36]	; (80077a8 <_Bfree+0x40>)
 8007782:	218a      	movs	r1, #138	; 0x8a
 8007784:	f000 feb8 	bl	80084f8 <__assert_func>
 8007788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800778c:	6006      	str	r6, [r0, #0]
 800778e:	60c6      	str	r6, [r0, #12]
 8007790:	b13c      	cbz	r4, 80077a2 <_Bfree+0x3a>
 8007792:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007794:	6862      	ldr	r2, [r4, #4]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800779c:	6021      	str	r1, [r4, #0]
 800779e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077a2:	bd70      	pop	{r4, r5, r6, pc}
 80077a4:	0800923e 	.word	0x0800923e
 80077a8:	08009344 	.word	0x08009344

080077ac <__multadd>:
 80077ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b0:	690e      	ldr	r6, [r1, #16]
 80077b2:	4607      	mov	r7, r0
 80077b4:	4698      	mov	r8, r3
 80077b6:	460c      	mov	r4, r1
 80077b8:	f101 0014 	add.w	r0, r1, #20
 80077bc:	2300      	movs	r3, #0
 80077be:	6805      	ldr	r5, [r0, #0]
 80077c0:	b2a9      	uxth	r1, r5
 80077c2:	fb02 8101 	mla	r1, r2, r1, r8
 80077c6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80077ca:	0c2d      	lsrs	r5, r5, #16
 80077cc:	fb02 c505 	mla	r5, r2, r5, ip
 80077d0:	b289      	uxth	r1, r1
 80077d2:	3301      	adds	r3, #1
 80077d4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80077d8:	429e      	cmp	r6, r3
 80077da:	f840 1b04 	str.w	r1, [r0], #4
 80077de:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80077e2:	dcec      	bgt.n	80077be <__multadd+0x12>
 80077e4:	f1b8 0f00 	cmp.w	r8, #0
 80077e8:	d022      	beq.n	8007830 <__multadd+0x84>
 80077ea:	68a3      	ldr	r3, [r4, #8]
 80077ec:	42b3      	cmp	r3, r6
 80077ee:	dc19      	bgt.n	8007824 <__multadd+0x78>
 80077f0:	6861      	ldr	r1, [r4, #4]
 80077f2:	4638      	mov	r0, r7
 80077f4:	3101      	adds	r1, #1
 80077f6:	f7ff ff77 	bl	80076e8 <_Balloc>
 80077fa:	4605      	mov	r5, r0
 80077fc:	b928      	cbnz	r0, 800780a <__multadd+0x5e>
 80077fe:	4602      	mov	r2, r0
 8007800:	4b0d      	ldr	r3, [pc, #52]	; (8007838 <__multadd+0x8c>)
 8007802:	480e      	ldr	r0, [pc, #56]	; (800783c <__multadd+0x90>)
 8007804:	21b5      	movs	r1, #181	; 0xb5
 8007806:	f000 fe77 	bl	80084f8 <__assert_func>
 800780a:	6922      	ldr	r2, [r4, #16]
 800780c:	3202      	adds	r2, #2
 800780e:	f104 010c 	add.w	r1, r4, #12
 8007812:	0092      	lsls	r2, r2, #2
 8007814:	300c      	adds	r0, #12
 8007816:	f7ff ff59 	bl	80076cc <memcpy>
 800781a:	4621      	mov	r1, r4
 800781c:	4638      	mov	r0, r7
 800781e:	f7ff ffa3 	bl	8007768 <_Bfree>
 8007822:	462c      	mov	r4, r5
 8007824:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007828:	3601      	adds	r6, #1
 800782a:	f8c3 8014 	str.w	r8, [r3, #20]
 800782e:	6126      	str	r6, [r4, #16]
 8007830:	4620      	mov	r0, r4
 8007832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007836:	bf00      	nop
 8007838:	080092b4 	.word	0x080092b4
 800783c:	08009344 	.word	0x08009344

08007840 <__s2b>:
 8007840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007844:	460c      	mov	r4, r1
 8007846:	4615      	mov	r5, r2
 8007848:	461f      	mov	r7, r3
 800784a:	2209      	movs	r2, #9
 800784c:	3308      	adds	r3, #8
 800784e:	4606      	mov	r6, r0
 8007850:	fb93 f3f2 	sdiv	r3, r3, r2
 8007854:	2100      	movs	r1, #0
 8007856:	2201      	movs	r2, #1
 8007858:	429a      	cmp	r2, r3
 800785a:	db09      	blt.n	8007870 <__s2b+0x30>
 800785c:	4630      	mov	r0, r6
 800785e:	f7ff ff43 	bl	80076e8 <_Balloc>
 8007862:	b940      	cbnz	r0, 8007876 <__s2b+0x36>
 8007864:	4602      	mov	r2, r0
 8007866:	4b19      	ldr	r3, [pc, #100]	; (80078cc <__s2b+0x8c>)
 8007868:	4819      	ldr	r0, [pc, #100]	; (80078d0 <__s2b+0x90>)
 800786a:	21ce      	movs	r1, #206	; 0xce
 800786c:	f000 fe44 	bl	80084f8 <__assert_func>
 8007870:	0052      	lsls	r2, r2, #1
 8007872:	3101      	adds	r1, #1
 8007874:	e7f0      	b.n	8007858 <__s2b+0x18>
 8007876:	9b08      	ldr	r3, [sp, #32]
 8007878:	6143      	str	r3, [r0, #20]
 800787a:	2d09      	cmp	r5, #9
 800787c:	f04f 0301 	mov.w	r3, #1
 8007880:	6103      	str	r3, [r0, #16]
 8007882:	dd16      	ble.n	80078b2 <__s2b+0x72>
 8007884:	f104 0909 	add.w	r9, r4, #9
 8007888:	46c8      	mov	r8, r9
 800788a:	442c      	add	r4, r5
 800788c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007890:	4601      	mov	r1, r0
 8007892:	3b30      	subs	r3, #48	; 0x30
 8007894:	220a      	movs	r2, #10
 8007896:	4630      	mov	r0, r6
 8007898:	f7ff ff88 	bl	80077ac <__multadd>
 800789c:	45a0      	cmp	r8, r4
 800789e:	d1f5      	bne.n	800788c <__s2b+0x4c>
 80078a0:	f1a5 0408 	sub.w	r4, r5, #8
 80078a4:	444c      	add	r4, r9
 80078a6:	1b2d      	subs	r5, r5, r4
 80078a8:	1963      	adds	r3, r4, r5
 80078aa:	42bb      	cmp	r3, r7
 80078ac:	db04      	blt.n	80078b8 <__s2b+0x78>
 80078ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078b2:	340a      	adds	r4, #10
 80078b4:	2509      	movs	r5, #9
 80078b6:	e7f6      	b.n	80078a6 <__s2b+0x66>
 80078b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078bc:	4601      	mov	r1, r0
 80078be:	3b30      	subs	r3, #48	; 0x30
 80078c0:	220a      	movs	r2, #10
 80078c2:	4630      	mov	r0, r6
 80078c4:	f7ff ff72 	bl	80077ac <__multadd>
 80078c8:	e7ee      	b.n	80078a8 <__s2b+0x68>
 80078ca:	bf00      	nop
 80078cc:	080092b4 	.word	0x080092b4
 80078d0:	08009344 	.word	0x08009344

080078d4 <__hi0bits>:
 80078d4:	0c03      	lsrs	r3, r0, #16
 80078d6:	041b      	lsls	r3, r3, #16
 80078d8:	b9d3      	cbnz	r3, 8007910 <__hi0bits+0x3c>
 80078da:	0400      	lsls	r0, r0, #16
 80078dc:	2310      	movs	r3, #16
 80078de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80078e2:	bf04      	itt	eq
 80078e4:	0200      	lsleq	r0, r0, #8
 80078e6:	3308      	addeq	r3, #8
 80078e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80078ec:	bf04      	itt	eq
 80078ee:	0100      	lsleq	r0, r0, #4
 80078f0:	3304      	addeq	r3, #4
 80078f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80078f6:	bf04      	itt	eq
 80078f8:	0080      	lsleq	r0, r0, #2
 80078fa:	3302      	addeq	r3, #2
 80078fc:	2800      	cmp	r0, #0
 80078fe:	db05      	blt.n	800790c <__hi0bits+0x38>
 8007900:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007904:	f103 0301 	add.w	r3, r3, #1
 8007908:	bf08      	it	eq
 800790a:	2320      	moveq	r3, #32
 800790c:	4618      	mov	r0, r3
 800790e:	4770      	bx	lr
 8007910:	2300      	movs	r3, #0
 8007912:	e7e4      	b.n	80078de <__hi0bits+0xa>

08007914 <__lo0bits>:
 8007914:	6803      	ldr	r3, [r0, #0]
 8007916:	f013 0207 	ands.w	r2, r3, #7
 800791a:	4601      	mov	r1, r0
 800791c:	d00b      	beq.n	8007936 <__lo0bits+0x22>
 800791e:	07da      	lsls	r2, r3, #31
 8007920:	d424      	bmi.n	800796c <__lo0bits+0x58>
 8007922:	0798      	lsls	r0, r3, #30
 8007924:	bf49      	itett	mi
 8007926:	085b      	lsrmi	r3, r3, #1
 8007928:	089b      	lsrpl	r3, r3, #2
 800792a:	2001      	movmi	r0, #1
 800792c:	600b      	strmi	r3, [r1, #0]
 800792e:	bf5c      	itt	pl
 8007930:	600b      	strpl	r3, [r1, #0]
 8007932:	2002      	movpl	r0, #2
 8007934:	4770      	bx	lr
 8007936:	b298      	uxth	r0, r3
 8007938:	b9b0      	cbnz	r0, 8007968 <__lo0bits+0x54>
 800793a:	0c1b      	lsrs	r3, r3, #16
 800793c:	2010      	movs	r0, #16
 800793e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007942:	bf04      	itt	eq
 8007944:	0a1b      	lsreq	r3, r3, #8
 8007946:	3008      	addeq	r0, #8
 8007948:	071a      	lsls	r2, r3, #28
 800794a:	bf04      	itt	eq
 800794c:	091b      	lsreq	r3, r3, #4
 800794e:	3004      	addeq	r0, #4
 8007950:	079a      	lsls	r2, r3, #30
 8007952:	bf04      	itt	eq
 8007954:	089b      	lsreq	r3, r3, #2
 8007956:	3002      	addeq	r0, #2
 8007958:	07da      	lsls	r2, r3, #31
 800795a:	d403      	bmi.n	8007964 <__lo0bits+0x50>
 800795c:	085b      	lsrs	r3, r3, #1
 800795e:	f100 0001 	add.w	r0, r0, #1
 8007962:	d005      	beq.n	8007970 <__lo0bits+0x5c>
 8007964:	600b      	str	r3, [r1, #0]
 8007966:	4770      	bx	lr
 8007968:	4610      	mov	r0, r2
 800796a:	e7e8      	b.n	800793e <__lo0bits+0x2a>
 800796c:	2000      	movs	r0, #0
 800796e:	4770      	bx	lr
 8007970:	2020      	movs	r0, #32
 8007972:	4770      	bx	lr

08007974 <__i2b>:
 8007974:	b510      	push	{r4, lr}
 8007976:	460c      	mov	r4, r1
 8007978:	2101      	movs	r1, #1
 800797a:	f7ff feb5 	bl	80076e8 <_Balloc>
 800797e:	4602      	mov	r2, r0
 8007980:	b928      	cbnz	r0, 800798e <__i2b+0x1a>
 8007982:	4b05      	ldr	r3, [pc, #20]	; (8007998 <__i2b+0x24>)
 8007984:	4805      	ldr	r0, [pc, #20]	; (800799c <__i2b+0x28>)
 8007986:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800798a:	f000 fdb5 	bl	80084f8 <__assert_func>
 800798e:	2301      	movs	r3, #1
 8007990:	6144      	str	r4, [r0, #20]
 8007992:	6103      	str	r3, [r0, #16]
 8007994:	bd10      	pop	{r4, pc}
 8007996:	bf00      	nop
 8007998:	080092b4 	.word	0x080092b4
 800799c:	08009344 	.word	0x08009344

080079a0 <__multiply>:
 80079a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a4:	4614      	mov	r4, r2
 80079a6:	690a      	ldr	r2, [r1, #16]
 80079a8:	6923      	ldr	r3, [r4, #16]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	bfb8      	it	lt
 80079ae:	460b      	movlt	r3, r1
 80079b0:	460d      	mov	r5, r1
 80079b2:	bfbc      	itt	lt
 80079b4:	4625      	movlt	r5, r4
 80079b6:	461c      	movlt	r4, r3
 80079b8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80079bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80079c0:	68ab      	ldr	r3, [r5, #8]
 80079c2:	6869      	ldr	r1, [r5, #4]
 80079c4:	eb0a 0709 	add.w	r7, sl, r9
 80079c8:	42bb      	cmp	r3, r7
 80079ca:	b085      	sub	sp, #20
 80079cc:	bfb8      	it	lt
 80079ce:	3101      	addlt	r1, #1
 80079d0:	f7ff fe8a 	bl	80076e8 <_Balloc>
 80079d4:	b930      	cbnz	r0, 80079e4 <__multiply+0x44>
 80079d6:	4602      	mov	r2, r0
 80079d8:	4b42      	ldr	r3, [pc, #264]	; (8007ae4 <__multiply+0x144>)
 80079da:	4843      	ldr	r0, [pc, #268]	; (8007ae8 <__multiply+0x148>)
 80079dc:	f240 115d 	movw	r1, #349	; 0x15d
 80079e0:	f000 fd8a 	bl	80084f8 <__assert_func>
 80079e4:	f100 0614 	add.w	r6, r0, #20
 80079e8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80079ec:	4633      	mov	r3, r6
 80079ee:	2200      	movs	r2, #0
 80079f0:	4543      	cmp	r3, r8
 80079f2:	d31e      	bcc.n	8007a32 <__multiply+0x92>
 80079f4:	f105 0c14 	add.w	ip, r5, #20
 80079f8:	f104 0314 	add.w	r3, r4, #20
 80079fc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007a00:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007a04:	9202      	str	r2, [sp, #8]
 8007a06:	ebac 0205 	sub.w	r2, ip, r5
 8007a0a:	3a15      	subs	r2, #21
 8007a0c:	f022 0203 	bic.w	r2, r2, #3
 8007a10:	3204      	adds	r2, #4
 8007a12:	f105 0115 	add.w	r1, r5, #21
 8007a16:	458c      	cmp	ip, r1
 8007a18:	bf38      	it	cc
 8007a1a:	2204      	movcc	r2, #4
 8007a1c:	9201      	str	r2, [sp, #4]
 8007a1e:	9a02      	ldr	r2, [sp, #8]
 8007a20:	9303      	str	r3, [sp, #12]
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d808      	bhi.n	8007a38 <__multiply+0x98>
 8007a26:	2f00      	cmp	r7, #0
 8007a28:	dc55      	bgt.n	8007ad6 <__multiply+0x136>
 8007a2a:	6107      	str	r7, [r0, #16]
 8007a2c:	b005      	add	sp, #20
 8007a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a32:	f843 2b04 	str.w	r2, [r3], #4
 8007a36:	e7db      	b.n	80079f0 <__multiply+0x50>
 8007a38:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a3c:	f1ba 0f00 	cmp.w	sl, #0
 8007a40:	d020      	beq.n	8007a84 <__multiply+0xe4>
 8007a42:	f105 0e14 	add.w	lr, r5, #20
 8007a46:	46b1      	mov	r9, r6
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007a4e:	f8d9 b000 	ldr.w	fp, [r9]
 8007a52:	b2a1      	uxth	r1, r4
 8007a54:	fa1f fb8b 	uxth.w	fp, fp
 8007a58:	fb0a b101 	mla	r1, sl, r1, fp
 8007a5c:	4411      	add	r1, r2
 8007a5e:	f8d9 2000 	ldr.w	r2, [r9]
 8007a62:	0c24      	lsrs	r4, r4, #16
 8007a64:	0c12      	lsrs	r2, r2, #16
 8007a66:	fb0a 2404 	mla	r4, sl, r4, r2
 8007a6a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007a6e:	b289      	uxth	r1, r1
 8007a70:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007a74:	45f4      	cmp	ip, lr
 8007a76:	f849 1b04 	str.w	r1, [r9], #4
 8007a7a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007a7e:	d8e4      	bhi.n	8007a4a <__multiply+0xaa>
 8007a80:	9901      	ldr	r1, [sp, #4]
 8007a82:	5072      	str	r2, [r6, r1]
 8007a84:	9a03      	ldr	r2, [sp, #12]
 8007a86:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a8a:	3304      	adds	r3, #4
 8007a8c:	f1b9 0f00 	cmp.w	r9, #0
 8007a90:	d01f      	beq.n	8007ad2 <__multiply+0x132>
 8007a92:	6834      	ldr	r4, [r6, #0]
 8007a94:	f105 0114 	add.w	r1, r5, #20
 8007a98:	46b6      	mov	lr, r6
 8007a9a:	f04f 0a00 	mov.w	sl, #0
 8007a9e:	880a      	ldrh	r2, [r1, #0]
 8007aa0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007aa4:	fb09 b202 	mla	r2, r9, r2, fp
 8007aa8:	4492      	add	sl, r2
 8007aaa:	b2a4      	uxth	r4, r4
 8007aac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007ab0:	f84e 4b04 	str.w	r4, [lr], #4
 8007ab4:	f851 4b04 	ldr.w	r4, [r1], #4
 8007ab8:	f8be 2000 	ldrh.w	r2, [lr]
 8007abc:	0c24      	lsrs	r4, r4, #16
 8007abe:	fb09 2404 	mla	r4, r9, r4, r2
 8007ac2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007ac6:	458c      	cmp	ip, r1
 8007ac8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007acc:	d8e7      	bhi.n	8007a9e <__multiply+0xfe>
 8007ace:	9a01      	ldr	r2, [sp, #4]
 8007ad0:	50b4      	str	r4, [r6, r2]
 8007ad2:	3604      	adds	r6, #4
 8007ad4:	e7a3      	b.n	8007a1e <__multiply+0x7e>
 8007ad6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1a5      	bne.n	8007a2a <__multiply+0x8a>
 8007ade:	3f01      	subs	r7, #1
 8007ae0:	e7a1      	b.n	8007a26 <__multiply+0x86>
 8007ae2:	bf00      	nop
 8007ae4:	080092b4 	.word	0x080092b4
 8007ae8:	08009344 	.word	0x08009344

08007aec <__pow5mult>:
 8007aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007af0:	4615      	mov	r5, r2
 8007af2:	f012 0203 	ands.w	r2, r2, #3
 8007af6:	4606      	mov	r6, r0
 8007af8:	460f      	mov	r7, r1
 8007afa:	d007      	beq.n	8007b0c <__pow5mult+0x20>
 8007afc:	4c25      	ldr	r4, [pc, #148]	; (8007b94 <__pow5mult+0xa8>)
 8007afe:	3a01      	subs	r2, #1
 8007b00:	2300      	movs	r3, #0
 8007b02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b06:	f7ff fe51 	bl	80077ac <__multadd>
 8007b0a:	4607      	mov	r7, r0
 8007b0c:	10ad      	asrs	r5, r5, #2
 8007b0e:	d03d      	beq.n	8007b8c <__pow5mult+0xa0>
 8007b10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b12:	b97c      	cbnz	r4, 8007b34 <__pow5mult+0x48>
 8007b14:	2010      	movs	r0, #16
 8007b16:	f7ff fdbf 	bl	8007698 <malloc>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	6270      	str	r0, [r6, #36]	; 0x24
 8007b1e:	b928      	cbnz	r0, 8007b2c <__pow5mult+0x40>
 8007b20:	4b1d      	ldr	r3, [pc, #116]	; (8007b98 <__pow5mult+0xac>)
 8007b22:	481e      	ldr	r0, [pc, #120]	; (8007b9c <__pow5mult+0xb0>)
 8007b24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007b28:	f000 fce6 	bl	80084f8 <__assert_func>
 8007b2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b30:	6004      	str	r4, [r0, #0]
 8007b32:	60c4      	str	r4, [r0, #12]
 8007b34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b3c:	b94c      	cbnz	r4, 8007b52 <__pow5mult+0x66>
 8007b3e:	f240 2171 	movw	r1, #625	; 0x271
 8007b42:	4630      	mov	r0, r6
 8007b44:	f7ff ff16 	bl	8007974 <__i2b>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b4e:	4604      	mov	r4, r0
 8007b50:	6003      	str	r3, [r0, #0]
 8007b52:	f04f 0900 	mov.w	r9, #0
 8007b56:	07eb      	lsls	r3, r5, #31
 8007b58:	d50a      	bpl.n	8007b70 <__pow5mult+0x84>
 8007b5a:	4639      	mov	r1, r7
 8007b5c:	4622      	mov	r2, r4
 8007b5e:	4630      	mov	r0, r6
 8007b60:	f7ff ff1e 	bl	80079a0 <__multiply>
 8007b64:	4639      	mov	r1, r7
 8007b66:	4680      	mov	r8, r0
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f7ff fdfd 	bl	8007768 <_Bfree>
 8007b6e:	4647      	mov	r7, r8
 8007b70:	106d      	asrs	r5, r5, #1
 8007b72:	d00b      	beq.n	8007b8c <__pow5mult+0xa0>
 8007b74:	6820      	ldr	r0, [r4, #0]
 8007b76:	b938      	cbnz	r0, 8007b88 <__pow5mult+0x9c>
 8007b78:	4622      	mov	r2, r4
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f7ff ff0f 	bl	80079a0 <__multiply>
 8007b82:	6020      	str	r0, [r4, #0]
 8007b84:	f8c0 9000 	str.w	r9, [r0]
 8007b88:	4604      	mov	r4, r0
 8007b8a:	e7e4      	b.n	8007b56 <__pow5mult+0x6a>
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b92:	bf00      	nop
 8007b94:	08009498 	.word	0x08009498
 8007b98:	0800923e 	.word	0x0800923e
 8007b9c:	08009344 	.word	0x08009344

08007ba0 <__lshift>:
 8007ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ba4:	460c      	mov	r4, r1
 8007ba6:	6849      	ldr	r1, [r1, #4]
 8007ba8:	6923      	ldr	r3, [r4, #16]
 8007baa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bae:	68a3      	ldr	r3, [r4, #8]
 8007bb0:	4607      	mov	r7, r0
 8007bb2:	4691      	mov	r9, r2
 8007bb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bb8:	f108 0601 	add.w	r6, r8, #1
 8007bbc:	42b3      	cmp	r3, r6
 8007bbe:	db0b      	blt.n	8007bd8 <__lshift+0x38>
 8007bc0:	4638      	mov	r0, r7
 8007bc2:	f7ff fd91 	bl	80076e8 <_Balloc>
 8007bc6:	4605      	mov	r5, r0
 8007bc8:	b948      	cbnz	r0, 8007bde <__lshift+0x3e>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	4b28      	ldr	r3, [pc, #160]	; (8007c70 <__lshift+0xd0>)
 8007bce:	4829      	ldr	r0, [pc, #164]	; (8007c74 <__lshift+0xd4>)
 8007bd0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007bd4:	f000 fc90 	bl	80084f8 <__assert_func>
 8007bd8:	3101      	adds	r1, #1
 8007bda:	005b      	lsls	r3, r3, #1
 8007bdc:	e7ee      	b.n	8007bbc <__lshift+0x1c>
 8007bde:	2300      	movs	r3, #0
 8007be0:	f100 0114 	add.w	r1, r0, #20
 8007be4:	f100 0210 	add.w	r2, r0, #16
 8007be8:	4618      	mov	r0, r3
 8007bea:	4553      	cmp	r3, sl
 8007bec:	db33      	blt.n	8007c56 <__lshift+0xb6>
 8007bee:	6920      	ldr	r0, [r4, #16]
 8007bf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bf4:	f104 0314 	add.w	r3, r4, #20
 8007bf8:	f019 091f 	ands.w	r9, r9, #31
 8007bfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c04:	d02b      	beq.n	8007c5e <__lshift+0xbe>
 8007c06:	f1c9 0e20 	rsb	lr, r9, #32
 8007c0a:	468a      	mov	sl, r1
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	6818      	ldr	r0, [r3, #0]
 8007c10:	fa00 f009 	lsl.w	r0, r0, r9
 8007c14:	4302      	orrs	r2, r0
 8007c16:	f84a 2b04 	str.w	r2, [sl], #4
 8007c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c1e:	459c      	cmp	ip, r3
 8007c20:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c24:	d8f3      	bhi.n	8007c0e <__lshift+0x6e>
 8007c26:	ebac 0304 	sub.w	r3, ip, r4
 8007c2a:	3b15      	subs	r3, #21
 8007c2c:	f023 0303 	bic.w	r3, r3, #3
 8007c30:	3304      	adds	r3, #4
 8007c32:	f104 0015 	add.w	r0, r4, #21
 8007c36:	4584      	cmp	ip, r0
 8007c38:	bf38      	it	cc
 8007c3a:	2304      	movcc	r3, #4
 8007c3c:	50ca      	str	r2, [r1, r3]
 8007c3e:	b10a      	cbz	r2, 8007c44 <__lshift+0xa4>
 8007c40:	f108 0602 	add.w	r6, r8, #2
 8007c44:	3e01      	subs	r6, #1
 8007c46:	4638      	mov	r0, r7
 8007c48:	612e      	str	r6, [r5, #16]
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	f7ff fd8c 	bl	8007768 <_Bfree>
 8007c50:	4628      	mov	r0, r5
 8007c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c56:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	e7c5      	b.n	8007bea <__lshift+0x4a>
 8007c5e:	3904      	subs	r1, #4
 8007c60:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c64:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c68:	459c      	cmp	ip, r3
 8007c6a:	d8f9      	bhi.n	8007c60 <__lshift+0xc0>
 8007c6c:	e7ea      	b.n	8007c44 <__lshift+0xa4>
 8007c6e:	bf00      	nop
 8007c70:	080092b4 	.word	0x080092b4
 8007c74:	08009344 	.word	0x08009344

08007c78 <__mcmp>:
 8007c78:	b530      	push	{r4, r5, lr}
 8007c7a:	6902      	ldr	r2, [r0, #16]
 8007c7c:	690c      	ldr	r4, [r1, #16]
 8007c7e:	1b12      	subs	r2, r2, r4
 8007c80:	d10e      	bne.n	8007ca0 <__mcmp+0x28>
 8007c82:	f100 0314 	add.w	r3, r0, #20
 8007c86:	3114      	adds	r1, #20
 8007c88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c98:	42a5      	cmp	r5, r4
 8007c9a:	d003      	beq.n	8007ca4 <__mcmp+0x2c>
 8007c9c:	d305      	bcc.n	8007caa <__mcmp+0x32>
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	4610      	mov	r0, r2
 8007ca2:	bd30      	pop	{r4, r5, pc}
 8007ca4:	4283      	cmp	r3, r0
 8007ca6:	d3f3      	bcc.n	8007c90 <__mcmp+0x18>
 8007ca8:	e7fa      	b.n	8007ca0 <__mcmp+0x28>
 8007caa:	f04f 32ff 	mov.w	r2, #4294967295
 8007cae:	e7f7      	b.n	8007ca0 <__mcmp+0x28>

08007cb0 <__mdiff>:
 8007cb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb4:	460c      	mov	r4, r1
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	4611      	mov	r1, r2
 8007cba:	4620      	mov	r0, r4
 8007cbc:	4617      	mov	r7, r2
 8007cbe:	f7ff ffdb 	bl	8007c78 <__mcmp>
 8007cc2:	1e05      	subs	r5, r0, #0
 8007cc4:	d110      	bne.n	8007ce8 <__mdiff+0x38>
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f7ff fd0d 	bl	80076e8 <_Balloc>
 8007cce:	b930      	cbnz	r0, 8007cde <__mdiff+0x2e>
 8007cd0:	4b39      	ldr	r3, [pc, #228]	; (8007db8 <__mdiff+0x108>)
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	f240 2132 	movw	r1, #562	; 0x232
 8007cd8:	4838      	ldr	r0, [pc, #224]	; (8007dbc <__mdiff+0x10c>)
 8007cda:	f000 fc0d 	bl	80084f8 <__assert_func>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ce4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce8:	bfa4      	itt	ge
 8007cea:	463b      	movge	r3, r7
 8007cec:	4627      	movge	r7, r4
 8007cee:	4630      	mov	r0, r6
 8007cf0:	6879      	ldr	r1, [r7, #4]
 8007cf2:	bfa6      	itte	ge
 8007cf4:	461c      	movge	r4, r3
 8007cf6:	2500      	movge	r5, #0
 8007cf8:	2501      	movlt	r5, #1
 8007cfa:	f7ff fcf5 	bl	80076e8 <_Balloc>
 8007cfe:	b920      	cbnz	r0, 8007d0a <__mdiff+0x5a>
 8007d00:	4b2d      	ldr	r3, [pc, #180]	; (8007db8 <__mdiff+0x108>)
 8007d02:	4602      	mov	r2, r0
 8007d04:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007d08:	e7e6      	b.n	8007cd8 <__mdiff+0x28>
 8007d0a:	693e      	ldr	r6, [r7, #16]
 8007d0c:	60c5      	str	r5, [r0, #12]
 8007d0e:	6925      	ldr	r5, [r4, #16]
 8007d10:	f107 0114 	add.w	r1, r7, #20
 8007d14:	f104 0914 	add.w	r9, r4, #20
 8007d18:	f100 0e14 	add.w	lr, r0, #20
 8007d1c:	f107 0210 	add.w	r2, r7, #16
 8007d20:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007d24:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007d28:	46f2      	mov	sl, lr
 8007d2a:	2700      	movs	r7, #0
 8007d2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d34:	fa1f f883 	uxth.w	r8, r3
 8007d38:	fa17 f78b 	uxtah	r7, r7, fp
 8007d3c:	0c1b      	lsrs	r3, r3, #16
 8007d3e:	eba7 0808 	sub.w	r8, r7, r8
 8007d42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d4a:	fa1f f888 	uxth.w	r8, r8
 8007d4e:	141f      	asrs	r7, r3, #16
 8007d50:	454d      	cmp	r5, r9
 8007d52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d56:	f84a 3b04 	str.w	r3, [sl], #4
 8007d5a:	d8e7      	bhi.n	8007d2c <__mdiff+0x7c>
 8007d5c:	1b2b      	subs	r3, r5, r4
 8007d5e:	3b15      	subs	r3, #21
 8007d60:	f023 0303 	bic.w	r3, r3, #3
 8007d64:	3304      	adds	r3, #4
 8007d66:	3415      	adds	r4, #21
 8007d68:	42a5      	cmp	r5, r4
 8007d6a:	bf38      	it	cc
 8007d6c:	2304      	movcc	r3, #4
 8007d6e:	4419      	add	r1, r3
 8007d70:	4473      	add	r3, lr
 8007d72:	469e      	mov	lr, r3
 8007d74:	460d      	mov	r5, r1
 8007d76:	4565      	cmp	r5, ip
 8007d78:	d30e      	bcc.n	8007d98 <__mdiff+0xe8>
 8007d7a:	f10c 0203 	add.w	r2, ip, #3
 8007d7e:	1a52      	subs	r2, r2, r1
 8007d80:	f022 0203 	bic.w	r2, r2, #3
 8007d84:	3903      	subs	r1, #3
 8007d86:	458c      	cmp	ip, r1
 8007d88:	bf38      	it	cc
 8007d8a:	2200      	movcc	r2, #0
 8007d8c:	441a      	add	r2, r3
 8007d8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007d92:	b17b      	cbz	r3, 8007db4 <__mdiff+0x104>
 8007d94:	6106      	str	r6, [r0, #16]
 8007d96:	e7a5      	b.n	8007ce4 <__mdiff+0x34>
 8007d98:	f855 8b04 	ldr.w	r8, [r5], #4
 8007d9c:	fa17 f488 	uxtah	r4, r7, r8
 8007da0:	1422      	asrs	r2, r4, #16
 8007da2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007da6:	b2a4      	uxth	r4, r4
 8007da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007dac:	f84e 4b04 	str.w	r4, [lr], #4
 8007db0:	1417      	asrs	r7, r2, #16
 8007db2:	e7e0      	b.n	8007d76 <__mdiff+0xc6>
 8007db4:	3e01      	subs	r6, #1
 8007db6:	e7ea      	b.n	8007d8e <__mdiff+0xde>
 8007db8:	080092b4 	.word	0x080092b4
 8007dbc:	08009344 	.word	0x08009344

08007dc0 <__ulp>:
 8007dc0:	b082      	sub	sp, #8
 8007dc2:	ed8d 0b00 	vstr	d0, [sp]
 8007dc6:	9b01      	ldr	r3, [sp, #4]
 8007dc8:	4912      	ldr	r1, [pc, #72]	; (8007e14 <__ulp+0x54>)
 8007dca:	4019      	ands	r1, r3
 8007dcc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007dd0:	2900      	cmp	r1, #0
 8007dd2:	dd05      	ble.n	8007de0 <__ulp+0x20>
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	ec43 2b10 	vmov	d0, r2, r3
 8007ddc:	b002      	add	sp, #8
 8007dde:	4770      	bx	lr
 8007de0:	4249      	negs	r1, r1
 8007de2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007de6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007dea:	f04f 0200 	mov.w	r2, #0
 8007dee:	f04f 0300 	mov.w	r3, #0
 8007df2:	da04      	bge.n	8007dfe <__ulp+0x3e>
 8007df4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007df8:	fa41 f300 	asr.w	r3, r1, r0
 8007dfc:	e7ec      	b.n	8007dd8 <__ulp+0x18>
 8007dfe:	f1a0 0114 	sub.w	r1, r0, #20
 8007e02:	291e      	cmp	r1, #30
 8007e04:	bfda      	itte	le
 8007e06:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007e0a:	fa20 f101 	lsrle.w	r1, r0, r1
 8007e0e:	2101      	movgt	r1, #1
 8007e10:	460a      	mov	r2, r1
 8007e12:	e7e1      	b.n	8007dd8 <__ulp+0x18>
 8007e14:	7ff00000 	.word	0x7ff00000

08007e18 <__b2d>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	6905      	ldr	r5, [r0, #16]
 8007e1c:	f100 0714 	add.w	r7, r0, #20
 8007e20:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007e24:	1f2e      	subs	r6, r5, #4
 8007e26:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	f7ff fd52 	bl	80078d4 <__hi0bits>
 8007e30:	f1c0 0320 	rsb	r3, r0, #32
 8007e34:	280a      	cmp	r0, #10
 8007e36:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007eb4 <__b2d+0x9c>
 8007e3a:	600b      	str	r3, [r1, #0]
 8007e3c:	dc14      	bgt.n	8007e68 <__b2d+0x50>
 8007e3e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007e42:	fa24 f10e 	lsr.w	r1, r4, lr
 8007e46:	42b7      	cmp	r7, r6
 8007e48:	ea41 030c 	orr.w	r3, r1, ip
 8007e4c:	bf34      	ite	cc
 8007e4e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e52:	2100      	movcs	r1, #0
 8007e54:	3015      	adds	r0, #21
 8007e56:	fa04 f000 	lsl.w	r0, r4, r0
 8007e5a:	fa21 f10e 	lsr.w	r1, r1, lr
 8007e5e:	ea40 0201 	orr.w	r2, r0, r1
 8007e62:	ec43 2b10 	vmov	d0, r2, r3
 8007e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e68:	42b7      	cmp	r7, r6
 8007e6a:	bf3a      	itte	cc
 8007e6c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e70:	f1a5 0608 	subcc.w	r6, r5, #8
 8007e74:	2100      	movcs	r1, #0
 8007e76:	380b      	subs	r0, #11
 8007e78:	d017      	beq.n	8007eaa <__b2d+0x92>
 8007e7a:	f1c0 0c20 	rsb	ip, r0, #32
 8007e7e:	fa04 f500 	lsl.w	r5, r4, r0
 8007e82:	42be      	cmp	r6, r7
 8007e84:	fa21 f40c 	lsr.w	r4, r1, ip
 8007e88:	ea45 0504 	orr.w	r5, r5, r4
 8007e8c:	bf8c      	ite	hi
 8007e8e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007e92:	2400      	movls	r4, #0
 8007e94:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007e98:	fa01 f000 	lsl.w	r0, r1, r0
 8007e9c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007ea0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007ea4:	ea40 0204 	orr.w	r2, r0, r4
 8007ea8:	e7db      	b.n	8007e62 <__b2d+0x4a>
 8007eaa:	ea44 030c 	orr.w	r3, r4, ip
 8007eae:	460a      	mov	r2, r1
 8007eb0:	e7d7      	b.n	8007e62 <__b2d+0x4a>
 8007eb2:	bf00      	nop
 8007eb4:	3ff00000 	.word	0x3ff00000

08007eb8 <__d2b>:
 8007eb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	4689      	mov	r9, r1
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	ec57 6b10 	vmov	r6, r7, d0
 8007ec4:	4690      	mov	r8, r2
 8007ec6:	f7ff fc0f 	bl	80076e8 <_Balloc>
 8007eca:	4604      	mov	r4, r0
 8007ecc:	b930      	cbnz	r0, 8007edc <__d2b+0x24>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	4b25      	ldr	r3, [pc, #148]	; (8007f68 <__d2b+0xb0>)
 8007ed2:	4826      	ldr	r0, [pc, #152]	; (8007f6c <__d2b+0xb4>)
 8007ed4:	f240 310a 	movw	r1, #778	; 0x30a
 8007ed8:	f000 fb0e 	bl	80084f8 <__assert_func>
 8007edc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ee0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007ee4:	bb35      	cbnz	r5, 8007f34 <__d2b+0x7c>
 8007ee6:	2e00      	cmp	r6, #0
 8007ee8:	9301      	str	r3, [sp, #4]
 8007eea:	d028      	beq.n	8007f3e <__d2b+0x86>
 8007eec:	4668      	mov	r0, sp
 8007eee:	9600      	str	r6, [sp, #0]
 8007ef0:	f7ff fd10 	bl	8007914 <__lo0bits>
 8007ef4:	9900      	ldr	r1, [sp, #0]
 8007ef6:	b300      	cbz	r0, 8007f3a <__d2b+0x82>
 8007ef8:	9a01      	ldr	r2, [sp, #4]
 8007efa:	f1c0 0320 	rsb	r3, r0, #32
 8007efe:	fa02 f303 	lsl.w	r3, r2, r3
 8007f02:	430b      	orrs	r3, r1
 8007f04:	40c2      	lsrs	r2, r0
 8007f06:	6163      	str	r3, [r4, #20]
 8007f08:	9201      	str	r2, [sp, #4]
 8007f0a:	9b01      	ldr	r3, [sp, #4]
 8007f0c:	61a3      	str	r3, [r4, #24]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bf14      	ite	ne
 8007f12:	2202      	movne	r2, #2
 8007f14:	2201      	moveq	r2, #1
 8007f16:	6122      	str	r2, [r4, #16]
 8007f18:	b1d5      	cbz	r5, 8007f50 <__d2b+0x98>
 8007f1a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f1e:	4405      	add	r5, r0
 8007f20:	f8c9 5000 	str.w	r5, [r9]
 8007f24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f28:	f8c8 0000 	str.w	r0, [r8]
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	b003      	add	sp, #12
 8007f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f38:	e7d5      	b.n	8007ee6 <__d2b+0x2e>
 8007f3a:	6161      	str	r1, [r4, #20]
 8007f3c:	e7e5      	b.n	8007f0a <__d2b+0x52>
 8007f3e:	a801      	add	r0, sp, #4
 8007f40:	f7ff fce8 	bl	8007914 <__lo0bits>
 8007f44:	9b01      	ldr	r3, [sp, #4]
 8007f46:	6163      	str	r3, [r4, #20]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	6122      	str	r2, [r4, #16]
 8007f4c:	3020      	adds	r0, #32
 8007f4e:	e7e3      	b.n	8007f18 <__d2b+0x60>
 8007f50:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f58:	f8c9 0000 	str.w	r0, [r9]
 8007f5c:	6918      	ldr	r0, [r3, #16]
 8007f5e:	f7ff fcb9 	bl	80078d4 <__hi0bits>
 8007f62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f66:	e7df      	b.n	8007f28 <__d2b+0x70>
 8007f68:	080092b4 	.word	0x080092b4
 8007f6c:	08009344 	.word	0x08009344

08007f70 <__ratio>:
 8007f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	4688      	mov	r8, r1
 8007f76:	4669      	mov	r1, sp
 8007f78:	4681      	mov	r9, r0
 8007f7a:	f7ff ff4d 	bl	8007e18 <__b2d>
 8007f7e:	a901      	add	r1, sp, #4
 8007f80:	4640      	mov	r0, r8
 8007f82:	ec55 4b10 	vmov	r4, r5, d0
 8007f86:	f7ff ff47 	bl	8007e18 <__b2d>
 8007f8a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f8e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007f92:	eba3 0c02 	sub.w	ip, r3, r2
 8007f96:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f9a:	1a9b      	subs	r3, r3, r2
 8007f9c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007fa0:	ec51 0b10 	vmov	r0, r1, d0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	bfd6      	itet	le
 8007fa8:	460a      	movle	r2, r1
 8007faa:	462a      	movgt	r2, r5
 8007fac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fb0:	468b      	mov	fp, r1
 8007fb2:	462f      	mov	r7, r5
 8007fb4:	bfd4      	ite	le
 8007fb6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007fba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	ee10 2a10 	vmov	r2, s0
 8007fc4:	465b      	mov	r3, fp
 8007fc6:	4639      	mov	r1, r7
 8007fc8:	f7f8 fc48 	bl	800085c <__aeabi_ddiv>
 8007fcc:	ec41 0b10 	vmov	d0, r0, r1
 8007fd0:	b003      	add	sp, #12
 8007fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007fd6 <__copybits>:
 8007fd6:	3901      	subs	r1, #1
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	1149      	asrs	r1, r1, #5
 8007fdc:	6914      	ldr	r4, [r2, #16]
 8007fde:	3101      	adds	r1, #1
 8007fe0:	f102 0314 	add.w	r3, r2, #20
 8007fe4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007fe8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fec:	1f05      	subs	r5, r0, #4
 8007fee:	42a3      	cmp	r3, r4
 8007ff0:	d30c      	bcc.n	800800c <__copybits+0x36>
 8007ff2:	1aa3      	subs	r3, r4, r2
 8007ff4:	3b11      	subs	r3, #17
 8007ff6:	f023 0303 	bic.w	r3, r3, #3
 8007ffa:	3211      	adds	r2, #17
 8007ffc:	42a2      	cmp	r2, r4
 8007ffe:	bf88      	it	hi
 8008000:	2300      	movhi	r3, #0
 8008002:	4418      	add	r0, r3
 8008004:	2300      	movs	r3, #0
 8008006:	4288      	cmp	r0, r1
 8008008:	d305      	bcc.n	8008016 <__copybits+0x40>
 800800a:	bd70      	pop	{r4, r5, r6, pc}
 800800c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008010:	f845 6f04 	str.w	r6, [r5, #4]!
 8008014:	e7eb      	b.n	8007fee <__copybits+0x18>
 8008016:	f840 3b04 	str.w	r3, [r0], #4
 800801a:	e7f4      	b.n	8008006 <__copybits+0x30>

0800801c <__any_on>:
 800801c:	f100 0214 	add.w	r2, r0, #20
 8008020:	6900      	ldr	r0, [r0, #16]
 8008022:	114b      	asrs	r3, r1, #5
 8008024:	4298      	cmp	r0, r3
 8008026:	b510      	push	{r4, lr}
 8008028:	db11      	blt.n	800804e <__any_on+0x32>
 800802a:	dd0a      	ble.n	8008042 <__any_on+0x26>
 800802c:	f011 011f 	ands.w	r1, r1, #31
 8008030:	d007      	beq.n	8008042 <__any_on+0x26>
 8008032:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008036:	fa24 f001 	lsr.w	r0, r4, r1
 800803a:	fa00 f101 	lsl.w	r1, r0, r1
 800803e:	428c      	cmp	r4, r1
 8008040:	d10b      	bne.n	800805a <__any_on+0x3e>
 8008042:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008046:	4293      	cmp	r3, r2
 8008048:	d803      	bhi.n	8008052 <__any_on+0x36>
 800804a:	2000      	movs	r0, #0
 800804c:	bd10      	pop	{r4, pc}
 800804e:	4603      	mov	r3, r0
 8008050:	e7f7      	b.n	8008042 <__any_on+0x26>
 8008052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008056:	2900      	cmp	r1, #0
 8008058:	d0f5      	beq.n	8008046 <__any_on+0x2a>
 800805a:	2001      	movs	r0, #1
 800805c:	e7f6      	b.n	800804c <__any_on+0x30>

0800805e <_calloc_r>:
 800805e:	b513      	push	{r0, r1, r4, lr}
 8008060:	434a      	muls	r2, r1
 8008062:	4611      	mov	r1, r2
 8008064:	9201      	str	r2, [sp, #4]
 8008066:	f000 f859 	bl	800811c <_malloc_r>
 800806a:	4604      	mov	r4, r0
 800806c:	b118      	cbz	r0, 8008076 <_calloc_r+0x18>
 800806e:	9a01      	ldr	r2, [sp, #4]
 8008070:	2100      	movs	r1, #0
 8008072:	f7fc fba7 	bl	80047c4 <memset>
 8008076:	4620      	mov	r0, r4
 8008078:	b002      	add	sp, #8
 800807a:	bd10      	pop	{r4, pc}

0800807c <_free_r>:
 800807c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800807e:	2900      	cmp	r1, #0
 8008080:	d048      	beq.n	8008114 <_free_r+0x98>
 8008082:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008086:	9001      	str	r0, [sp, #4]
 8008088:	2b00      	cmp	r3, #0
 800808a:	f1a1 0404 	sub.w	r4, r1, #4
 800808e:	bfb8      	it	lt
 8008090:	18e4      	addlt	r4, r4, r3
 8008092:	f000 fa7b 	bl	800858c <__malloc_lock>
 8008096:	4a20      	ldr	r2, [pc, #128]	; (8008118 <_free_r+0x9c>)
 8008098:	9801      	ldr	r0, [sp, #4]
 800809a:	6813      	ldr	r3, [r2, #0]
 800809c:	4615      	mov	r5, r2
 800809e:	b933      	cbnz	r3, 80080ae <_free_r+0x32>
 80080a0:	6063      	str	r3, [r4, #4]
 80080a2:	6014      	str	r4, [r2, #0]
 80080a4:	b003      	add	sp, #12
 80080a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080aa:	f000 ba75 	b.w	8008598 <__malloc_unlock>
 80080ae:	42a3      	cmp	r3, r4
 80080b0:	d90b      	bls.n	80080ca <_free_r+0x4e>
 80080b2:	6821      	ldr	r1, [r4, #0]
 80080b4:	1862      	adds	r2, r4, r1
 80080b6:	4293      	cmp	r3, r2
 80080b8:	bf04      	itt	eq
 80080ba:	681a      	ldreq	r2, [r3, #0]
 80080bc:	685b      	ldreq	r3, [r3, #4]
 80080be:	6063      	str	r3, [r4, #4]
 80080c0:	bf04      	itt	eq
 80080c2:	1852      	addeq	r2, r2, r1
 80080c4:	6022      	streq	r2, [r4, #0]
 80080c6:	602c      	str	r4, [r5, #0]
 80080c8:	e7ec      	b.n	80080a4 <_free_r+0x28>
 80080ca:	461a      	mov	r2, r3
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	b10b      	cbz	r3, 80080d4 <_free_r+0x58>
 80080d0:	42a3      	cmp	r3, r4
 80080d2:	d9fa      	bls.n	80080ca <_free_r+0x4e>
 80080d4:	6811      	ldr	r1, [r2, #0]
 80080d6:	1855      	adds	r5, r2, r1
 80080d8:	42a5      	cmp	r5, r4
 80080da:	d10b      	bne.n	80080f4 <_free_r+0x78>
 80080dc:	6824      	ldr	r4, [r4, #0]
 80080de:	4421      	add	r1, r4
 80080e0:	1854      	adds	r4, r2, r1
 80080e2:	42a3      	cmp	r3, r4
 80080e4:	6011      	str	r1, [r2, #0]
 80080e6:	d1dd      	bne.n	80080a4 <_free_r+0x28>
 80080e8:	681c      	ldr	r4, [r3, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	6053      	str	r3, [r2, #4]
 80080ee:	4421      	add	r1, r4
 80080f0:	6011      	str	r1, [r2, #0]
 80080f2:	e7d7      	b.n	80080a4 <_free_r+0x28>
 80080f4:	d902      	bls.n	80080fc <_free_r+0x80>
 80080f6:	230c      	movs	r3, #12
 80080f8:	6003      	str	r3, [r0, #0]
 80080fa:	e7d3      	b.n	80080a4 <_free_r+0x28>
 80080fc:	6825      	ldr	r5, [r4, #0]
 80080fe:	1961      	adds	r1, r4, r5
 8008100:	428b      	cmp	r3, r1
 8008102:	bf04      	itt	eq
 8008104:	6819      	ldreq	r1, [r3, #0]
 8008106:	685b      	ldreq	r3, [r3, #4]
 8008108:	6063      	str	r3, [r4, #4]
 800810a:	bf04      	itt	eq
 800810c:	1949      	addeq	r1, r1, r5
 800810e:	6021      	streq	r1, [r4, #0]
 8008110:	6054      	str	r4, [r2, #4]
 8008112:	e7c7      	b.n	80080a4 <_free_r+0x28>
 8008114:	b003      	add	sp, #12
 8008116:	bd30      	pop	{r4, r5, pc}
 8008118:	20000224 	.word	0x20000224

0800811c <_malloc_r>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	1ccd      	adds	r5, r1, #3
 8008120:	f025 0503 	bic.w	r5, r5, #3
 8008124:	3508      	adds	r5, #8
 8008126:	2d0c      	cmp	r5, #12
 8008128:	bf38      	it	cc
 800812a:	250c      	movcc	r5, #12
 800812c:	2d00      	cmp	r5, #0
 800812e:	4606      	mov	r6, r0
 8008130:	db01      	blt.n	8008136 <_malloc_r+0x1a>
 8008132:	42a9      	cmp	r1, r5
 8008134:	d903      	bls.n	800813e <_malloc_r+0x22>
 8008136:	230c      	movs	r3, #12
 8008138:	6033      	str	r3, [r6, #0]
 800813a:	2000      	movs	r0, #0
 800813c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800813e:	f000 fa25 	bl	800858c <__malloc_lock>
 8008142:	4921      	ldr	r1, [pc, #132]	; (80081c8 <_malloc_r+0xac>)
 8008144:	680a      	ldr	r2, [r1, #0]
 8008146:	4614      	mov	r4, r2
 8008148:	b99c      	cbnz	r4, 8008172 <_malloc_r+0x56>
 800814a:	4f20      	ldr	r7, [pc, #128]	; (80081cc <_malloc_r+0xb0>)
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	b923      	cbnz	r3, 800815a <_malloc_r+0x3e>
 8008150:	4621      	mov	r1, r4
 8008152:	4630      	mov	r0, r6
 8008154:	f000 f9a0 	bl	8008498 <_sbrk_r>
 8008158:	6038      	str	r0, [r7, #0]
 800815a:	4629      	mov	r1, r5
 800815c:	4630      	mov	r0, r6
 800815e:	f000 f99b 	bl	8008498 <_sbrk_r>
 8008162:	1c43      	adds	r3, r0, #1
 8008164:	d123      	bne.n	80081ae <_malloc_r+0x92>
 8008166:	230c      	movs	r3, #12
 8008168:	6033      	str	r3, [r6, #0]
 800816a:	4630      	mov	r0, r6
 800816c:	f000 fa14 	bl	8008598 <__malloc_unlock>
 8008170:	e7e3      	b.n	800813a <_malloc_r+0x1e>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	1b5b      	subs	r3, r3, r5
 8008176:	d417      	bmi.n	80081a8 <_malloc_r+0x8c>
 8008178:	2b0b      	cmp	r3, #11
 800817a:	d903      	bls.n	8008184 <_malloc_r+0x68>
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	441c      	add	r4, r3
 8008180:	6025      	str	r5, [r4, #0]
 8008182:	e004      	b.n	800818e <_malloc_r+0x72>
 8008184:	6863      	ldr	r3, [r4, #4]
 8008186:	42a2      	cmp	r2, r4
 8008188:	bf0c      	ite	eq
 800818a:	600b      	streq	r3, [r1, #0]
 800818c:	6053      	strne	r3, [r2, #4]
 800818e:	4630      	mov	r0, r6
 8008190:	f000 fa02 	bl	8008598 <__malloc_unlock>
 8008194:	f104 000b 	add.w	r0, r4, #11
 8008198:	1d23      	adds	r3, r4, #4
 800819a:	f020 0007 	bic.w	r0, r0, #7
 800819e:	1ac2      	subs	r2, r0, r3
 80081a0:	d0cc      	beq.n	800813c <_malloc_r+0x20>
 80081a2:	1a1b      	subs	r3, r3, r0
 80081a4:	50a3      	str	r3, [r4, r2]
 80081a6:	e7c9      	b.n	800813c <_malloc_r+0x20>
 80081a8:	4622      	mov	r2, r4
 80081aa:	6864      	ldr	r4, [r4, #4]
 80081ac:	e7cc      	b.n	8008148 <_malloc_r+0x2c>
 80081ae:	1cc4      	adds	r4, r0, #3
 80081b0:	f024 0403 	bic.w	r4, r4, #3
 80081b4:	42a0      	cmp	r0, r4
 80081b6:	d0e3      	beq.n	8008180 <_malloc_r+0x64>
 80081b8:	1a21      	subs	r1, r4, r0
 80081ba:	4630      	mov	r0, r6
 80081bc:	f000 f96c 	bl	8008498 <_sbrk_r>
 80081c0:	3001      	adds	r0, #1
 80081c2:	d1dd      	bne.n	8008180 <_malloc_r+0x64>
 80081c4:	e7cf      	b.n	8008166 <_malloc_r+0x4a>
 80081c6:	bf00      	nop
 80081c8:	20000224 	.word	0x20000224
 80081cc:	20000228 	.word	0x20000228

080081d0 <__ssputs_r>:
 80081d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d4:	688e      	ldr	r6, [r1, #8]
 80081d6:	429e      	cmp	r6, r3
 80081d8:	4682      	mov	sl, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	4690      	mov	r8, r2
 80081de:	461f      	mov	r7, r3
 80081e0:	d838      	bhi.n	8008254 <__ssputs_r+0x84>
 80081e2:	898a      	ldrh	r2, [r1, #12]
 80081e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80081e8:	d032      	beq.n	8008250 <__ssputs_r+0x80>
 80081ea:	6825      	ldr	r5, [r4, #0]
 80081ec:	6909      	ldr	r1, [r1, #16]
 80081ee:	eba5 0901 	sub.w	r9, r5, r1
 80081f2:	6965      	ldr	r5, [r4, #20]
 80081f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081fc:	3301      	adds	r3, #1
 80081fe:	444b      	add	r3, r9
 8008200:	106d      	asrs	r5, r5, #1
 8008202:	429d      	cmp	r5, r3
 8008204:	bf38      	it	cc
 8008206:	461d      	movcc	r5, r3
 8008208:	0553      	lsls	r3, r2, #21
 800820a:	d531      	bpl.n	8008270 <__ssputs_r+0xa0>
 800820c:	4629      	mov	r1, r5
 800820e:	f7ff ff85 	bl	800811c <_malloc_r>
 8008212:	4606      	mov	r6, r0
 8008214:	b950      	cbnz	r0, 800822c <__ssputs_r+0x5c>
 8008216:	230c      	movs	r3, #12
 8008218:	f8ca 3000 	str.w	r3, [sl]
 800821c:	89a3      	ldrh	r3, [r4, #12]
 800821e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008222:	81a3      	strh	r3, [r4, #12]
 8008224:	f04f 30ff 	mov.w	r0, #4294967295
 8008228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800822c:	6921      	ldr	r1, [r4, #16]
 800822e:	464a      	mov	r2, r9
 8008230:	f7ff fa4c 	bl	80076cc <memcpy>
 8008234:	89a3      	ldrh	r3, [r4, #12]
 8008236:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800823a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800823e:	81a3      	strh	r3, [r4, #12]
 8008240:	6126      	str	r6, [r4, #16]
 8008242:	6165      	str	r5, [r4, #20]
 8008244:	444e      	add	r6, r9
 8008246:	eba5 0509 	sub.w	r5, r5, r9
 800824a:	6026      	str	r6, [r4, #0]
 800824c:	60a5      	str	r5, [r4, #8]
 800824e:	463e      	mov	r6, r7
 8008250:	42be      	cmp	r6, r7
 8008252:	d900      	bls.n	8008256 <__ssputs_r+0x86>
 8008254:	463e      	mov	r6, r7
 8008256:	4632      	mov	r2, r6
 8008258:	6820      	ldr	r0, [r4, #0]
 800825a:	4641      	mov	r1, r8
 800825c:	f000 f97c 	bl	8008558 <memmove>
 8008260:	68a3      	ldr	r3, [r4, #8]
 8008262:	6822      	ldr	r2, [r4, #0]
 8008264:	1b9b      	subs	r3, r3, r6
 8008266:	4432      	add	r2, r6
 8008268:	60a3      	str	r3, [r4, #8]
 800826a:	6022      	str	r2, [r4, #0]
 800826c:	2000      	movs	r0, #0
 800826e:	e7db      	b.n	8008228 <__ssputs_r+0x58>
 8008270:	462a      	mov	r2, r5
 8008272:	f000 f997 	bl	80085a4 <_realloc_r>
 8008276:	4606      	mov	r6, r0
 8008278:	2800      	cmp	r0, #0
 800827a:	d1e1      	bne.n	8008240 <__ssputs_r+0x70>
 800827c:	6921      	ldr	r1, [r4, #16]
 800827e:	4650      	mov	r0, sl
 8008280:	f7ff fefc 	bl	800807c <_free_r>
 8008284:	e7c7      	b.n	8008216 <__ssputs_r+0x46>
	...

08008288 <_svfiprintf_r>:
 8008288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828c:	4698      	mov	r8, r3
 800828e:	898b      	ldrh	r3, [r1, #12]
 8008290:	061b      	lsls	r3, r3, #24
 8008292:	b09d      	sub	sp, #116	; 0x74
 8008294:	4607      	mov	r7, r0
 8008296:	460d      	mov	r5, r1
 8008298:	4614      	mov	r4, r2
 800829a:	d50e      	bpl.n	80082ba <_svfiprintf_r+0x32>
 800829c:	690b      	ldr	r3, [r1, #16]
 800829e:	b963      	cbnz	r3, 80082ba <_svfiprintf_r+0x32>
 80082a0:	2140      	movs	r1, #64	; 0x40
 80082a2:	f7ff ff3b 	bl	800811c <_malloc_r>
 80082a6:	6028      	str	r0, [r5, #0]
 80082a8:	6128      	str	r0, [r5, #16]
 80082aa:	b920      	cbnz	r0, 80082b6 <_svfiprintf_r+0x2e>
 80082ac:	230c      	movs	r3, #12
 80082ae:	603b      	str	r3, [r7, #0]
 80082b0:	f04f 30ff 	mov.w	r0, #4294967295
 80082b4:	e0d1      	b.n	800845a <_svfiprintf_r+0x1d2>
 80082b6:	2340      	movs	r3, #64	; 0x40
 80082b8:	616b      	str	r3, [r5, #20]
 80082ba:	2300      	movs	r3, #0
 80082bc:	9309      	str	r3, [sp, #36]	; 0x24
 80082be:	2320      	movs	r3, #32
 80082c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80082c8:	2330      	movs	r3, #48	; 0x30
 80082ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008474 <_svfiprintf_r+0x1ec>
 80082ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082d2:	f04f 0901 	mov.w	r9, #1
 80082d6:	4623      	mov	r3, r4
 80082d8:	469a      	mov	sl, r3
 80082da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082de:	b10a      	cbz	r2, 80082e4 <_svfiprintf_r+0x5c>
 80082e0:	2a25      	cmp	r2, #37	; 0x25
 80082e2:	d1f9      	bne.n	80082d8 <_svfiprintf_r+0x50>
 80082e4:	ebba 0b04 	subs.w	fp, sl, r4
 80082e8:	d00b      	beq.n	8008302 <_svfiprintf_r+0x7a>
 80082ea:	465b      	mov	r3, fp
 80082ec:	4622      	mov	r2, r4
 80082ee:	4629      	mov	r1, r5
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7ff ff6d 	bl	80081d0 <__ssputs_r>
 80082f6:	3001      	adds	r0, #1
 80082f8:	f000 80aa 	beq.w	8008450 <_svfiprintf_r+0x1c8>
 80082fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082fe:	445a      	add	r2, fp
 8008300:	9209      	str	r2, [sp, #36]	; 0x24
 8008302:	f89a 3000 	ldrb.w	r3, [sl]
 8008306:	2b00      	cmp	r3, #0
 8008308:	f000 80a2 	beq.w	8008450 <_svfiprintf_r+0x1c8>
 800830c:	2300      	movs	r3, #0
 800830e:	f04f 32ff 	mov.w	r2, #4294967295
 8008312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008316:	f10a 0a01 	add.w	sl, sl, #1
 800831a:	9304      	str	r3, [sp, #16]
 800831c:	9307      	str	r3, [sp, #28]
 800831e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008322:	931a      	str	r3, [sp, #104]	; 0x68
 8008324:	4654      	mov	r4, sl
 8008326:	2205      	movs	r2, #5
 8008328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800832c:	4851      	ldr	r0, [pc, #324]	; (8008474 <_svfiprintf_r+0x1ec>)
 800832e:	f7f7 ff5f 	bl	80001f0 <memchr>
 8008332:	9a04      	ldr	r2, [sp, #16]
 8008334:	b9d8      	cbnz	r0, 800836e <_svfiprintf_r+0xe6>
 8008336:	06d0      	lsls	r0, r2, #27
 8008338:	bf44      	itt	mi
 800833a:	2320      	movmi	r3, #32
 800833c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008340:	0711      	lsls	r1, r2, #28
 8008342:	bf44      	itt	mi
 8008344:	232b      	movmi	r3, #43	; 0x2b
 8008346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800834a:	f89a 3000 	ldrb.w	r3, [sl]
 800834e:	2b2a      	cmp	r3, #42	; 0x2a
 8008350:	d015      	beq.n	800837e <_svfiprintf_r+0xf6>
 8008352:	9a07      	ldr	r2, [sp, #28]
 8008354:	4654      	mov	r4, sl
 8008356:	2000      	movs	r0, #0
 8008358:	f04f 0c0a 	mov.w	ip, #10
 800835c:	4621      	mov	r1, r4
 800835e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008362:	3b30      	subs	r3, #48	; 0x30
 8008364:	2b09      	cmp	r3, #9
 8008366:	d94e      	bls.n	8008406 <_svfiprintf_r+0x17e>
 8008368:	b1b0      	cbz	r0, 8008398 <_svfiprintf_r+0x110>
 800836a:	9207      	str	r2, [sp, #28]
 800836c:	e014      	b.n	8008398 <_svfiprintf_r+0x110>
 800836e:	eba0 0308 	sub.w	r3, r0, r8
 8008372:	fa09 f303 	lsl.w	r3, r9, r3
 8008376:	4313      	orrs	r3, r2
 8008378:	9304      	str	r3, [sp, #16]
 800837a:	46a2      	mov	sl, r4
 800837c:	e7d2      	b.n	8008324 <_svfiprintf_r+0x9c>
 800837e:	9b03      	ldr	r3, [sp, #12]
 8008380:	1d19      	adds	r1, r3, #4
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	9103      	str	r1, [sp, #12]
 8008386:	2b00      	cmp	r3, #0
 8008388:	bfbb      	ittet	lt
 800838a:	425b      	neglt	r3, r3
 800838c:	f042 0202 	orrlt.w	r2, r2, #2
 8008390:	9307      	strge	r3, [sp, #28]
 8008392:	9307      	strlt	r3, [sp, #28]
 8008394:	bfb8      	it	lt
 8008396:	9204      	strlt	r2, [sp, #16]
 8008398:	7823      	ldrb	r3, [r4, #0]
 800839a:	2b2e      	cmp	r3, #46	; 0x2e
 800839c:	d10c      	bne.n	80083b8 <_svfiprintf_r+0x130>
 800839e:	7863      	ldrb	r3, [r4, #1]
 80083a0:	2b2a      	cmp	r3, #42	; 0x2a
 80083a2:	d135      	bne.n	8008410 <_svfiprintf_r+0x188>
 80083a4:	9b03      	ldr	r3, [sp, #12]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	9203      	str	r2, [sp, #12]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	bfb8      	it	lt
 80083b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80083b4:	3402      	adds	r4, #2
 80083b6:	9305      	str	r3, [sp, #20]
 80083b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008484 <_svfiprintf_r+0x1fc>
 80083bc:	7821      	ldrb	r1, [r4, #0]
 80083be:	2203      	movs	r2, #3
 80083c0:	4650      	mov	r0, sl
 80083c2:	f7f7 ff15 	bl	80001f0 <memchr>
 80083c6:	b140      	cbz	r0, 80083da <_svfiprintf_r+0x152>
 80083c8:	2340      	movs	r3, #64	; 0x40
 80083ca:	eba0 000a 	sub.w	r0, r0, sl
 80083ce:	fa03 f000 	lsl.w	r0, r3, r0
 80083d2:	9b04      	ldr	r3, [sp, #16]
 80083d4:	4303      	orrs	r3, r0
 80083d6:	3401      	adds	r4, #1
 80083d8:	9304      	str	r3, [sp, #16]
 80083da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083de:	4826      	ldr	r0, [pc, #152]	; (8008478 <_svfiprintf_r+0x1f0>)
 80083e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083e4:	2206      	movs	r2, #6
 80083e6:	f7f7 ff03 	bl	80001f0 <memchr>
 80083ea:	2800      	cmp	r0, #0
 80083ec:	d038      	beq.n	8008460 <_svfiprintf_r+0x1d8>
 80083ee:	4b23      	ldr	r3, [pc, #140]	; (800847c <_svfiprintf_r+0x1f4>)
 80083f0:	bb1b      	cbnz	r3, 800843a <_svfiprintf_r+0x1b2>
 80083f2:	9b03      	ldr	r3, [sp, #12]
 80083f4:	3307      	adds	r3, #7
 80083f6:	f023 0307 	bic.w	r3, r3, #7
 80083fa:	3308      	adds	r3, #8
 80083fc:	9303      	str	r3, [sp, #12]
 80083fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008400:	4433      	add	r3, r6
 8008402:	9309      	str	r3, [sp, #36]	; 0x24
 8008404:	e767      	b.n	80082d6 <_svfiprintf_r+0x4e>
 8008406:	fb0c 3202 	mla	r2, ip, r2, r3
 800840a:	460c      	mov	r4, r1
 800840c:	2001      	movs	r0, #1
 800840e:	e7a5      	b.n	800835c <_svfiprintf_r+0xd4>
 8008410:	2300      	movs	r3, #0
 8008412:	3401      	adds	r4, #1
 8008414:	9305      	str	r3, [sp, #20]
 8008416:	4619      	mov	r1, r3
 8008418:	f04f 0c0a 	mov.w	ip, #10
 800841c:	4620      	mov	r0, r4
 800841e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008422:	3a30      	subs	r2, #48	; 0x30
 8008424:	2a09      	cmp	r2, #9
 8008426:	d903      	bls.n	8008430 <_svfiprintf_r+0x1a8>
 8008428:	2b00      	cmp	r3, #0
 800842a:	d0c5      	beq.n	80083b8 <_svfiprintf_r+0x130>
 800842c:	9105      	str	r1, [sp, #20]
 800842e:	e7c3      	b.n	80083b8 <_svfiprintf_r+0x130>
 8008430:	fb0c 2101 	mla	r1, ip, r1, r2
 8008434:	4604      	mov	r4, r0
 8008436:	2301      	movs	r3, #1
 8008438:	e7f0      	b.n	800841c <_svfiprintf_r+0x194>
 800843a:	ab03      	add	r3, sp, #12
 800843c:	9300      	str	r3, [sp, #0]
 800843e:	462a      	mov	r2, r5
 8008440:	4b0f      	ldr	r3, [pc, #60]	; (8008480 <_svfiprintf_r+0x1f8>)
 8008442:	a904      	add	r1, sp, #16
 8008444:	4638      	mov	r0, r7
 8008446:	f7fc fa65 	bl	8004914 <_printf_float>
 800844a:	1c42      	adds	r2, r0, #1
 800844c:	4606      	mov	r6, r0
 800844e:	d1d6      	bne.n	80083fe <_svfiprintf_r+0x176>
 8008450:	89ab      	ldrh	r3, [r5, #12]
 8008452:	065b      	lsls	r3, r3, #25
 8008454:	f53f af2c 	bmi.w	80082b0 <_svfiprintf_r+0x28>
 8008458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800845a:	b01d      	add	sp, #116	; 0x74
 800845c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008460:	ab03      	add	r3, sp, #12
 8008462:	9300      	str	r3, [sp, #0]
 8008464:	462a      	mov	r2, r5
 8008466:	4b06      	ldr	r3, [pc, #24]	; (8008480 <_svfiprintf_r+0x1f8>)
 8008468:	a904      	add	r1, sp, #16
 800846a:	4638      	mov	r0, r7
 800846c:	f7fc fcf6 	bl	8004e5c <_printf_i>
 8008470:	e7eb      	b.n	800844a <_svfiprintf_r+0x1c2>
 8008472:	bf00      	nop
 8008474:	080094a4 	.word	0x080094a4
 8008478:	080094ae 	.word	0x080094ae
 800847c:	08004915 	.word	0x08004915
 8008480:	080081d1 	.word	0x080081d1
 8008484:	080094aa 	.word	0x080094aa

08008488 <nan>:
 8008488:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008490 <nan+0x8>
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	00000000 	.word	0x00000000
 8008494:	7ff80000 	.word	0x7ff80000

08008498 <_sbrk_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4d06      	ldr	r5, [pc, #24]	; (80084b4 <_sbrk_r+0x1c>)
 800849c:	2300      	movs	r3, #0
 800849e:	4604      	mov	r4, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	f7f9 fd34 	bl	8001f10 <_sbrk>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_sbrk_r+0x1a>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_sbrk_r+0x1a>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	20000308 	.word	0x20000308

080084b8 <strncmp>:
 80084b8:	b510      	push	{r4, lr}
 80084ba:	b16a      	cbz	r2, 80084d8 <strncmp+0x20>
 80084bc:	3901      	subs	r1, #1
 80084be:	1884      	adds	r4, r0, r2
 80084c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80084c4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d103      	bne.n	80084d4 <strncmp+0x1c>
 80084cc:	42a0      	cmp	r0, r4
 80084ce:	d001      	beq.n	80084d4 <strncmp+0x1c>
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1f5      	bne.n	80084c0 <strncmp+0x8>
 80084d4:	1a98      	subs	r0, r3, r2
 80084d6:	bd10      	pop	{r4, pc}
 80084d8:	4610      	mov	r0, r2
 80084da:	e7fc      	b.n	80084d6 <strncmp+0x1e>

080084dc <__ascii_wctomb>:
 80084dc:	b149      	cbz	r1, 80084f2 <__ascii_wctomb+0x16>
 80084de:	2aff      	cmp	r2, #255	; 0xff
 80084e0:	bf85      	ittet	hi
 80084e2:	238a      	movhi	r3, #138	; 0x8a
 80084e4:	6003      	strhi	r3, [r0, #0]
 80084e6:	700a      	strbls	r2, [r1, #0]
 80084e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80084ec:	bf98      	it	ls
 80084ee:	2001      	movls	r0, #1
 80084f0:	4770      	bx	lr
 80084f2:	4608      	mov	r0, r1
 80084f4:	4770      	bx	lr
	...

080084f8 <__assert_func>:
 80084f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084fa:	4614      	mov	r4, r2
 80084fc:	461a      	mov	r2, r3
 80084fe:	4b09      	ldr	r3, [pc, #36]	; (8008524 <__assert_func+0x2c>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4605      	mov	r5, r0
 8008504:	68d8      	ldr	r0, [r3, #12]
 8008506:	b14c      	cbz	r4, 800851c <__assert_func+0x24>
 8008508:	4b07      	ldr	r3, [pc, #28]	; (8008528 <__assert_func+0x30>)
 800850a:	9100      	str	r1, [sp, #0]
 800850c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008510:	4906      	ldr	r1, [pc, #24]	; (800852c <__assert_func+0x34>)
 8008512:	462b      	mov	r3, r5
 8008514:	f000 f80e 	bl	8008534 <fiprintf>
 8008518:	f000 fa84 	bl	8008a24 <abort>
 800851c:	4b04      	ldr	r3, [pc, #16]	; (8008530 <__assert_func+0x38>)
 800851e:	461c      	mov	r4, r3
 8008520:	e7f3      	b.n	800850a <__assert_func+0x12>
 8008522:	bf00      	nop
 8008524:	20000010 	.word	0x20000010
 8008528:	080094b5 	.word	0x080094b5
 800852c:	080094c2 	.word	0x080094c2
 8008530:	080094f0 	.word	0x080094f0

08008534 <fiprintf>:
 8008534:	b40e      	push	{r1, r2, r3}
 8008536:	b503      	push	{r0, r1, lr}
 8008538:	4601      	mov	r1, r0
 800853a:	ab03      	add	r3, sp, #12
 800853c:	4805      	ldr	r0, [pc, #20]	; (8008554 <fiprintf+0x20>)
 800853e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008542:	6800      	ldr	r0, [r0, #0]
 8008544:	9301      	str	r3, [sp, #4]
 8008546:	f000 f87d 	bl	8008644 <_vfiprintf_r>
 800854a:	b002      	add	sp, #8
 800854c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008550:	b003      	add	sp, #12
 8008552:	4770      	bx	lr
 8008554:	20000010 	.word	0x20000010

08008558 <memmove>:
 8008558:	4288      	cmp	r0, r1
 800855a:	b510      	push	{r4, lr}
 800855c:	eb01 0402 	add.w	r4, r1, r2
 8008560:	d902      	bls.n	8008568 <memmove+0x10>
 8008562:	4284      	cmp	r4, r0
 8008564:	4623      	mov	r3, r4
 8008566:	d807      	bhi.n	8008578 <memmove+0x20>
 8008568:	1e43      	subs	r3, r0, #1
 800856a:	42a1      	cmp	r1, r4
 800856c:	d008      	beq.n	8008580 <memmove+0x28>
 800856e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008572:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008576:	e7f8      	b.n	800856a <memmove+0x12>
 8008578:	4402      	add	r2, r0
 800857a:	4601      	mov	r1, r0
 800857c:	428a      	cmp	r2, r1
 800857e:	d100      	bne.n	8008582 <memmove+0x2a>
 8008580:	bd10      	pop	{r4, pc}
 8008582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008586:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800858a:	e7f7      	b.n	800857c <memmove+0x24>

0800858c <__malloc_lock>:
 800858c:	4801      	ldr	r0, [pc, #4]	; (8008594 <__malloc_lock+0x8>)
 800858e:	f000 bc09 	b.w	8008da4 <__retarget_lock_acquire_recursive>
 8008592:	bf00      	nop
 8008594:	20000310 	.word	0x20000310

08008598 <__malloc_unlock>:
 8008598:	4801      	ldr	r0, [pc, #4]	; (80085a0 <__malloc_unlock+0x8>)
 800859a:	f000 bc04 	b.w	8008da6 <__retarget_lock_release_recursive>
 800859e:	bf00      	nop
 80085a0:	20000310 	.word	0x20000310

080085a4 <_realloc_r>:
 80085a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a6:	4607      	mov	r7, r0
 80085a8:	4614      	mov	r4, r2
 80085aa:	460e      	mov	r6, r1
 80085ac:	b921      	cbnz	r1, 80085b8 <_realloc_r+0x14>
 80085ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80085b2:	4611      	mov	r1, r2
 80085b4:	f7ff bdb2 	b.w	800811c <_malloc_r>
 80085b8:	b922      	cbnz	r2, 80085c4 <_realloc_r+0x20>
 80085ba:	f7ff fd5f 	bl	800807c <_free_r>
 80085be:	4625      	mov	r5, r4
 80085c0:	4628      	mov	r0, r5
 80085c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c4:	f000 fc54 	bl	8008e70 <_malloc_usable_size_r>
 80085c8:	42a0      	cmp	r0, r4
 80085ca:	d20f      	bcs.n	80085ec <_realloc_r+0x48>
 80085cc:	4621      	mov	r1, r4
 80085ce:	4638      	mov	r0, r7
 80085d0:	f7ff fda4 	bl	800811c <_malloc_r>
 80085d4:	4605      	mov	r5, r0
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d0f2      	beq.n	80085c0 <_realloc_r+0x1c>
 80085da:	4631      	mov	r1, r6
 80085dc:	4622      	mov	r2, r4
 80085de:	f7ff f875 	bl	80076cc <memcpy>
 80085e2:	4631      	mov	r1, r6
 80085e4:	4638      	mov	r0, r7
 80085e6:	f7ff fd49 	bl	800807c <_free_r>
 80085ea:	e7e9      	b.n	80085c0 <_realloc_r+0x1c>
 80085ec:	4635      	mov	r5, r6
 80085ee:	e7e7      	b.n	80085c0 <_realloc_r+0x1c>

080085f0 <__sfputc_r>:
 80085f0:	6893      	ldr	r3, [r2, #8]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	b410      	push	{r4}
 80085f8:	6093      	str	r3, [r2, #8]
 80085fa:	da08      	bge.n	800860e <__sfputc_r+0x1e>
 80085fc:	6994      	ldr	r4, [r2, #24]
 80085fe:	42a3      	cmp	r3, r4
 8008600:	db01      	blt.n	8008606 <__sfputc_r+0x16>
 8008602:	290a      	cmp	r1, #10
 8008604:	d103      	bne.n	800860e <__sfputc_r+0x1e>
 8008606:	f85d 4b04 	ldr.w	r4, [sp], #4
 800860a:	f000 b94b 	b.w	80088a4 <__swbuf_r>
 800860e:	6813      	ldr	r3, [r2, #0]
 8008610:	1c58      	adds	r0, r3, #1
 8008612:	6010      	str	r0, [r2, #0]
 8008614:	7019      	strb	r1, [r3, #0]
 8008616:	4608      	mov	r0, r1
 8008618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800861c:	4770      	bx	lr

0800861e <__sfputs_r>:
 800861e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008620:	4606      	mov	r6, r0
 8008622:	460f      	mov	r7, r1
 8008624:	4614      	mov	r4, r2
 8008626:	18d5      	adds	r5, r2, r3
 8008628:	42ac      	cmp	r4, r5
 800862a:	d101      	bne.n	8008630 <__sfputs_r+0x12>
 800862c:	2000      	movs	r0, #0
 800862e:	e007      	b.n	8008640 <__sfputs_r+0x22>
 8008630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008634:	463a      	mov	r2, r7
 8008636:	4630      	mov	r0, r6
 8008638:	f7ff ffda 	bl	80085f0 <__sfputc_r>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d1f3      	bne.n	8008628 <__sfputs_r+0xa>
 8008640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008644 <_vfiprintf_r>:
 8008644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008648:	460d      	mov	r5, r1
 800864a:	b09d      	sub	sp, #116	; 0x74
 800864c:	4614      	mov	r4, r2
 800864e:	4698      	mov	r8, r3
 8008650:	4606      	mov	r6, r0
 8008652:	b118      	cbz	r0, 800865c <_vfiprintf_r+0x18>
 8008654:	6983      	ldr	r3, [r0, #24]
 8008656:	b90b      	cbnz	r3, 800865c <_vfiprintf_r+0x18>
 8008658:	f000 fb06 	bl	8008c68 <__sinit>
 800865c:	4b89      	ldr	r3, [pc, #548]	; (8008884 <_vfiprintf_r+0x240>)
 800865e:	429d      	cmp	r5, r3
 8008660:	d11b      	bne.n	800869a <_vfiprintf_r+0x56>
 8008662:	6875      	ldr	r5, [r6, #4]
 8008664:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008666:	07d9      	lsls	r1, r3, #31
 8008668:	d405      	bmi.n	8008676 <_vfiprintf_r+0x32>
 800866a:	89ab      	ldrh	r3, [r5, #12]
 800866c:	059a      	lsls	r2, r3, #22
 800866e:	d402      	bmi.n	8008676 <_vfiprintf_r+0x32>
 8008670:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008672:	f000 fb97 	bl	8008da4 <__retarget_lock_acquire_recursive>
 8008676:	89ab      	ldrh	r3, [r5, #12]
 8008678:	071b      	lsls	r3, r3, #28
 800867a:	d501      	bpl.n	8008680 <_vfiprintf_r+0x3c>
 800867c:	692b      	ldr	r3, [r5, #16]
 800867e:	b9eb      	cbnz	r3, 80086bc <_vfiprintf_r+0x78>
 8008680:	4629      	mov	r1, r5
 8008682:	4630      	mov	r0, r6
 8008684:	f000 f960 	bl	8008948 <__swsetup_r>
 8008688:	b1c0      	cbz	r0, 80086bc <_vfiprintf_r+0x78>
 800868a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800868c:	07dc      	lsls	r4, r3, #31
 800868e:	d50e      	bpl.n	80086ae <_vfiprintf_r+0x6a>
 8008690:	f04f 30ff 	mov.w	r0, #4294967295
 8008694:	b01d      	add	sp, #116	; 0x74
 8008696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869a:	4b7b      	ldr	r3, [pc, #492]	; (8008888 <_vfiprintf_r+0x244>)
 800869c:	429d      	cmp	r5, r3
 800869e:	d101      	bne.n	80086a4 <_vfiprintf_r+0x60>
 80086a0:	68b5      	ldr	r5, [r6, #8]
 80086a2:	e7df      	b.n	8008664 <_vfiprintf_r+0x20>
 80086a4:	4b79      	ldr	r3, [pc, #484]	; (800888c <_vfiprintf_r+0x248>)
 80086a6:	429d      	cmp	r5, r3
 80086a8:	bf08      	it	eq
 80086aa:	68f5      	ldreq	r5, [r6, #12]
 80086ac:	e7da      	b.n	8008664 <_vfiprintf_r+0x20>
 80086ae:	89ab      	ldrh	r3, [r5, #12]
 80086b0:	0598      	lsls	r0, r3, #22
 80086b2:	d4ed      	bmi.n	8008690 <_vfiprintf_r+0x4c>
 80086b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086b6:	f000 fb76 	bl	8008da6 <__retarget_lock_release_recursive>
 80086ba:	e7e9      	b.n	8008690 <_vfiprintf_r+0x4c>
 80086bc:	2300      	movs	r3, #0
 80086be:	9309      	str	r3, [sp, #36]	; 0x24
 80086c0:	2320      	movs	r3, #32
 80086c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80086ca:	2330      	movs	r3, #48	; 0x30
 80086cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008890 <_vfiprintf_r+0x24c>
 80086d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086d4:	f04f 0901 	mov.w	r9, #1
 80086d8:	4623      	mov	r3, r4
 80086da:	469a      	mov	sl, r3
 80086dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086e0:	b10a      	cbz	r2, 80086e6 <_vfiprintf_r+0xa2>
 80086e2:	2a25      	cmp	r2, #37	; 0x25
 80086e4:	d1f9      	bne.n	80086da <_vfiprintf_r+0x96>
 80086e6:	ebba 0b04 	subs.w	fp, sl, r4
 80086ea:	d00b      	beq.n	8008704 <_vfiprintf_r+0xc0>
 80086ec:	465b      	mov	r3, fp
 80086ee:	4622      	mov	r2, r4
 80086f0:	4629      	mov	r1, r5
 80086f2:	4630      	mov	r0, r6
 80086f4:	f7ff ff93 	bl	800861e <__sfputs_r>
 80086f8:	3001      	adds	r0, #1
 80086fa:	f000 80aa 	beq.w	8008852 <_vfiprintf_r+0x20e>
 80086fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008700:	445a      	add	r2, fp
 8008702:	9209      	str	r2, [sp, #36]	; 0x24
 8008704:	f89a 3000 	ldrb.w	r3, [sl]
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 80a2 	beq.w	8008852 <_vfiprintf_r+0x20e>
 800870e:	2300      	movs	r3, #0
 8008710:	f04f 32ff 	mov.w	r2, #4294967295
 8008714:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008718:	f10a 0a01 	add.w	sl, sl, #1
 800871c:	9304      	str	r3, [sp, #16]
 800871e:	9307      	str	r3, [sp, #28]
 8008720:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008724:	931a      	str	r3, [sp, #104]	; 0x68
 8008726:	4654      	mov	r4, sl
 8008728:	2205      	movs	r2, #5
 800872a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800872e:	4858      	ldr	r0, [pc, #352]	; (8008890 <_vfiprintf_r+0x24c>)
 8008730:	f7f7 fd5e 	bl	80001f0 <memchr>
 8008734:	9a04      	ldr	r2, [sp, #16]
 8008736:	b9d8      	cbnz	r0, 8008770 <_vfiprintf_r+0x12c>
 8008738:	06d1      	lsls	r1, r2, #27
 800873a:	bf44      	itt	mi
 800873c:	2320      	movmi	r3, #32
 800873e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008742:	0713      	lsls	r3, r2, #28
 8008744:	bf44      	itt	mi
 8008746:	232b      	movmi	r3, #43	; 0x2b
 8008748:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800874c:	f89a 3000 	ldrb.w	r3, [sl]
 8008750:	2b2a      	cmp	r3, #42	; 0x2a
 8008752:	d015      	beq.n	8008780 <_vfiprintf_r+0x13c>
 8008754:	9a07      	ldr	r2, [sp, #28]
 8008756:	4654      	mov	r4, sl
 8008758:	2000      	movs	r0, #0
 800875a:	f04f 0c0a 	mov.w	ip, #10
 800875e:	4621      	mov	r1, r4
 8008760:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008764:	3b30      	subs	r3, #48	; 0x30
 8008766:	2b09      	cmp	r3, #9
 8008768:	d94e      	bls.n	8008808 <_vfiprintf_r+0x1c4>
 800876a:	b1b0      	cbz	r0, 800879a <_vfiprintf_r+0x156>
 800876c:	9207      	str	r2, [sp, #28]
 800876e:	e014      	b.n	800879a <_vfiprintf_r+0x156>
 8008770:	eba0 0308 	sub.w	r3, r0, r8
 8008774:	fa09 f303 	lsl.w	r3, r9, r3
 8008778:	4313      	orrs	r3, r2
 800877a:	9304      	str	r3, [sp, #16]
 800877c:	46a2      	mov	sl, r4
 800877e:	e7d2      	b.n	8008726 <_vfiprintf_r+0xe2>
 8008780:	9b03      	ldr	r3, [sp, #12]
 8008782:	1d19      	adds	r1, r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	9103      	str	r1, [sp, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	bfbb      	ittet	lt
 800878c:	425b      	neglt	r3, r3
 800878e:	f042 0202 	orrlt.w	r2, r2, #2
 8008792:	9307      	strge	r3, [sp, #28]
 8008794:	9307      	strlt	r3, [sp, #28]
 8008796:	bfb8      	it	lt
 8008798:	9204      	strlt	r2, [sp, #16]
 800879a:	7823      	ldrb	r3, [r4, #0]
 800879c:	2b2e      	cmp	r3, #46	; 0x2e
 800879e:	d10c      	bne.n	80087ba <_vfiprintf_r+0x176>
 80087a0:	7863      	ldrb	r3, [r4, #1]
 80087a2:	2b2a      	cmp	r3, #42	; 0x2a
 80087a4:	d135      	bne.n	8008812 <_vfiprintf_r+0x1ce>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	1d1a      	adds	r2, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9203      	str	r2, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfb8      	it	lt
 80087b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80087b6:	3402      	adds	r4, #2
 80087b8:	9305      	str	r3, [sp, #20]
 80087ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80088a0 <_vfiprintf_r+0x25c>
 80087be:	7821      	ldrb	r1, [r4, #0]
 80087c0:	2203      	movs	r2, #3
 80087c2:	4650      	mov	r0, sl
 80087c4:	f7f7 fd14 	bl	80001f0 <memchr>
 80087c8:	b140      	cbz	r0, 80087dc <_vfiprintf_r+0x198>
 80087ca:	2340      	movs	r3, #64	; 0x40
 80087cc:	eba0 000a 	sub.w	r0, r0, sl
 80087d0:	fa03 f000 	lsl.w	r0, r3, r0
 80087d4:	9b04      	ldr	r3, [sp, #16]
 80087d6:	4303      	orrs	r3, r0
 80087d8:	3401      	adds	r4, #1
 80087da:	9304      	str	r3, [sp, #16]
 80087dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087e0:	482c      	ldr	r0, [pc, #176]	; (8008894 <_vfiprintf_r+0x250>)
 80087e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087e6:	2206      	movs	r2, #6
 80087e8:	f7f7 fd02 	bl	80001f0 <memchr>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d03f      	beq.n	8008870 <_vfiprintf_r+0x22c>
 80087f0:	4b29      	ldr	r3, [pc, #164]	; (8008898 <_vfiprintf_r+0x254>)
 80087f2:	bb1b      	cbnz	r3, 800883c <_vfiprintf_r+0x1f8>
 80087f4:	9b03      	ldr	r3, [sp, #12]
 80087f6:	3307      	adds	r3, #7
 80087f8:	f023 0307 	bic.w	r3, r3, #7
 80087fc:	3308      	adds	r3, #8
 80087fe:	9303      	str	r3, [sp, #12]
 8008800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008802:	443b      	add	r3, r7
 8008804:	9309      	str	r3, [sp, #36]	; 0x24
 8008806:	e767      	b.n	80086d8 <_vfiprintf_r+0x94>
 8008808:	fb0c 3202 	mla	r2, ip, r2, r3
 800880c:	460c      	mov	r4, r1
 800880e:	2001      	movs	r0, #1
 8008810:	e7a5      	b.n	800875e <_vfiprintf_r+0x11a>
 8008812:	2300      	movs	r3, #0
 8008814:	3401      	adds	r4, #1
 8008816:	9305      	str	r3, [sp, #20]
 8008818:	4619      	mov	r1, r3
 800881a:	f04f 0c0a 	mov.w	ip, #10
 800881e:	4620      	mov	r0, r4
 8008820:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008824:	3a30      	subs	r2, #48	; 0x30
 8008826:	2a09      	cmp	r2, #9
 8008828:	d903      	bls.n	8008832 <_vfiprintf_r+0x1ee>
 800882a:	2b00      	cmp	r3, #0
 800882c:	d0c5      	beq.n	80087ba <_vfiprintf_r+0x176>
 800882e:	9105      	str	r1, [sp, #20]
 8008830:	e7c3      	b.n	80087ba <_vfiprintf_r+0x176>
 8008832:	fb0c 2101 	mla	r1, ip, r1, r2
 8008836:	4604      	mov	r4, r0
 8008838:	2301      	movs	r3, #1
 800883a:	e7f0      	b.n	800881e <_vfiprintf_r+0x1da>
 800883c:	ab03      	add	r3, sp, #12
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	462a      	mov	r2, r5
 8008842:	4b16      	ldr	r3, [pc, #88]	; (800889c <_vfiprintf_r+0x258>)
 8008844:	a904      	add	r1, sp, #16
 8008846:	4630      	mov	r0, r6
 8008848:	f7fc f864 	bl	8004914 <_printf_float>
 800884c:	4607      	mov	r7, r0
 800884e:	1c78      	adds	r0, r7, #1
 8008850:	d1d6      	bne.n	8008800 <_vfiprintf_r+0x1bc>
 8008852:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008854:	07d9      	lsls	r1, r3, #31
 8008856:	d405      	bmi.n	8008864 <_vfiprintf_r+0x220>
 8008858:	89ab      	ldrh	r3, [r5, #12]
 800885a:	059a      	lsls	r2, r3, #22
 800885c:	d402      	bmi.n	8008864 <_vfiprintf_r+0x220>
 800885e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008860:	f000 faa1 	bl	8008da6 <__retarget_lock_release_recursive>
 8008864:	89ab      	ldrh	r3, [r5, #12]
 8008866:	065b      	lsls	r3, r3, #25
 8008868:	f53f af12 	bmi.w	8008690 <_vfiprintf_r+0x4c>
 800886c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800886e:	e711      	b.n	8008694 <_vfiprintf_r+0x50>
 8008870:	ab03      	add	r3, sp, #12
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	462a      	mov	r2, r5
 8008876:	4b09      	ldr	r3, [pc, #36]	; (800889c <_vfiprintf_r+0x258>)
 8008878:	a904      	add	r1, sp, #16
 800887a:	4630      	mov	r0, r6
 800887c:	f7fc faee 	bl	8004e5c <_printf_i>
 8008880:	e7e4      	b.n	800884c <_vfiprintf_r+0x208>
 8008882:	bf00      	nop
 8008884:	08009514 	.word	0x08009514
 8008888:	08009534 	.word	0x08009534
 800888c:	080094f4 	.word	0x080094f4
 8008890:	080094a4 	.word	0x080094a4
 8008894:	080094ae 	.word	0x080094ae
 8008898:	08004915 	.word	0x08004915
 800889c:	0800861f 	.word	0x0800861f
 80088a0:	080094aa 	.word	0x080094aa

080088a4 <__swbuf_r>:
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a6:	460e      	mov	r6, r1
 80088a8:	4614      	mov	r4, r2
 80088aa:	4605      	mov	r5, r0
 80088ac:	b118      	cbz	r0, 80088b6 <__swbuf_r+0x12>
 80088ae:	6983      	ldr	r3, [r0, #24]
 80088b0:	b90b      	cbnz	r3, 80088b6 <__swbuf_r+0x12>
 80088b2:	f000 f9d9 	bl	8008c68 <__sinit>
 80088b6:	4b21      	ldr	r3, [pc, #132]	; (800893c <__swbuf_r+0x98>)
 80088b8:	429c      	cmp	r4, r3
 80088ba:	d12b      	bne.n	8008914 <__swbuf_r+0x70>
 80088bc:	686c      	ldr	r4, [r5, #4]
 80088be:	69a3      	ldr	r3, [r4, #24]
 80088c0:	60a3      	str	r3, [r4, #8]
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	071a      	lsls	r2, r3, #28
 80088c6:	d52f      	bpl.n	8008928 <__swbuf_r+0x84>
 80088c8:	6923      	ldr	r3, [r4, #16]
 80088ca:	b36b      	cbz	r3, 8008928 <__swbuf_r+0x84>
 80088cc:	6923      	ldr	r3, [r4, #16]
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	1ac0      	subs	r0, r0, r3
 80088d2:	6963      	ldr	r3, [r4, #20]
 80088d4:	b2f6      	uxtb	r6, r6
 80088d6:	4283      	cmp	r3, r0
 80088d8:	4637      	mov	r7, r6
 80088da:	dc04      	bgt.n	80088e6 <__swbuf_r+0x42>
 80088dc:	4621      	mov	r1, r4
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 f92e 	bl	8008b40 <_fflush_r>
 80088e4:	bb30      	cbnz	r0, 8008934 <__swbuf_r+0x90>
 80088e6:	68a3      	ldr	r3, [r4, #8]
 80088e8:	3b01      	subs	r3, #1
 80088ea:	60a3      	str	r3, [r4, #8]
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	1c5a      	adds	r2, r3, #1
 80088f0:	6022      	str	r2, [r4, #0]
 80088f2:	701e      	strb	r6, [r3, #0]
 80088f4:	6963      	ldr	r3, [r4, #20]
 80088f6:	3001      	adds	r0, #1
 80088f8:	4283      	cmp	r3, r0
 80088fa:	d004      	beq.n	8008906 <__swbuf_r+0x62>
 80088fc:	89a3      	ldrh	r3, [r4, #12]
 80088fe:	07db      	lsls	r3, r3, #31
 8008900:	d506      	bpl.n	8008910 <__swbuf_r+0x6c>
 8008902:	2e0a      	cmp	r6, #10
 8008904:	d104      	bne.n	8008910 <__swbuf_r+0x6c>
 8008906:	4621      	mov	r1, r4
 8008908:	4628      	mov	r0, r5
 800890a:	f000 f919 	bl	8008b40 <_fflush_r>
 800890e:	b988      	cbnz	r0, 8008934 <__swbuf_r+0x90>
 8008910:	4638      	mov	r0, r7
 8008912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008914:	4b0a      	ldr	r3, [pc, #40]	; (8008940 <__swbuf_r+0x9c>)
 8008916:	429c      	cmp	r4, r3
 8008918:	d101      	bne.n	800891e <__swbuf_r+0x7a>
 800891a:	68ac      	ldr	r4, [r5, #8]
 800891c:	e7cf      	b.n	80088be <__swbuf_r+0x1a>
 800891e:	4b09      	ldr	r3, [pc, #36]	; (8008944 <__swbuf_r+0xa0>)
 8008920:	429c      	cmp	r4, r3
 8008922:	bf08      	it	eq
 8008924:	68ec      	ldreq	r4, [r5, #12]
 8008926:	e7ca      	b.n	80088be <__swbuf_r+0x1a>
 8008928:	4621      	mov	r1, r4
 800892a:	4628      	mov	r0, r5
 800892c:	f000 f80c 	bl	8008948 <__swsetup_r>
 8008930:	2800      	cmp	r0, #0
 8008932:	d0cb      	beq.n	80088cc <__swbuf_r+0x28>
 8008934:	f04f 37ff 	mov.w	r7, #4294967295
 8008938:	e7ea      	b.n	8008910 <__swbuf_r+0x6c>
 800893a:	bf00      	nop
 800893c:	08009514 	.word	0x08009514
 8008940:	08009534 	.word	0x08009534
 8008944:	080094f4 	.word	0x080094f4

08008948 <__swsetup_r>:
 8008948:	4b32      	ldr	r3, [pc, #200]	; (8008a14 <__swsetup_r+0xcc>)
 800894a:	b570      	push	{r4, r5, r6, lr}
 800894c:	681d      	ldr	r5, [r3, #0]
 800894e:	4606      	mov	r6, r0
 8008950:	460c      	mov	r4, r1
 8008952:	b125      	cbz	r5, 800895e <__swsetup_r+0x16>
 8008954:	69ab      	ldr	r3, [r5, #24]
 8008956:	b913      	cbnz	r3, 800895e <__swsetup_r+0x16>
 8008958:	4628      	mov	r0, r5
 800895a:	f000 f985 	bl	8008c68 <__sinit>
 800895e:	4b2e      	ldr	r3, [pc, #184]	; (8008a18 <__swsetup_r+0xd0>)
 8008960:	429c      	cmp	r4, r3
 8008962:	d10f      	bne.n	8008984 <__swsetup_r+0x3c>
 8008964:	686c      	ldr	r4, [r5, #4]
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800896c:	0719      	lsls	r1, r3, #28
 800896e:	d42c      	bmi.n	80089ca <__swsetup_r+0x82>
 8008970:	06dd      	lsls	r5, r3, #27
 8008972:	d411      	bmi.n	8008998 <__swsetup_r+0x50>
 8008974:	2309      	movs	r3, #9
 8008976:	6033      	str	r3, [r6, #0]
 8008978:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800897c:	81a3      	strh	r3, [r4, #12]
 800897e:	f04f 30ff 	mov.w	r0, #4294967295
 8008982:	e03e      	b.n	8008a02 <__swsetup_r+0xba>
 8008984:	4b25      	ldr	r3, [pc, #148]	; (8008a1c <__swsetup_r+0xd4>)
 8008986:	429c      	cmp	r4, r3
 8008988:	d101      	bne.n	800898e <__swsetup_r+0x46>
 800898a:	68ac      	ldr	r4, [r5, #8]
 800898c:	e7eb      	b.n	8008966 <__swsetup_r+0x1e>
 800898e:	4b24      	ldr	r3, [pc, #144]	; (8008a20 <__swsetup_r+0xd8>)
 8008990:	429c      	cmp	r4, r3
 8008992:	bf08      	it	eq
 8008994:	68ec      	ldreq	r4, [r5, #12]
 8008996:	e7e6      	b.n	8008966 <__swsetup_r+0x1e>
 8008998:	0758      	lsls	r0, r3, #29
 800899a:	d512      	bpl.n	80089c2 <__swsetup_r+0x7a>
 800899c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800899e:	b141      	cbz	r1, 80089b2 <__swsetup_r+0x6a>
 80089a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089a4:	4299      	cmp	r1, r3
 80089a6:	d002      	beq.n	80089ae <__swsetup_r+0x66>
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff fb67 	bl	800807c <_free_r>
 80089ae:	2300      	movs	r3, #0
 80089b0:	6363      	str	r3, [r4, #52]	; 0x34
 80089b2:	89a3      	ldrh	r3, [r4, #12]
 80089b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089b8:	81a3      	strh	r3, [r4, #12]
 80089ba:	2300      	movs	r3, #0
 80089bc:	6063      	str	r3, [r4, #4]
 80089be:	6923      	ldr	r3, [r4, #16]
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	f043 0308 	orr.w	r3, r3, #8
 80089c8:	81a3      	strh	r3, [r4, #12]
 80089ca:	6923      	ldr	r3, [r4, #16]
 80089cc:	b94b      	cbnz	r3, 80089e2 <__swsetup_r+0x9a>
 80089ce:	89a3      	ldrh	r3, [r4, #12]
 80089d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089d8:	d003      	beq.n	80089e2 <__swsetup_r+0x9a>
 80089da:	4621      	mov	r1, r4
 80089dc:	4630      	mov	r0, r6
 80089de:	f000 fa07 	bl	8008df0 <__smakebuf_r>
 80089e2:	89a0      	ldrh	r0, [r4, #12]
 80089e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089e8:	f010 0301 	ands.w	r3, r0, #1
 80089ec:	d00a      	beq.n	8008a04 <__swsetup_r+0xbc>
 80089ee:	2300      	movs	r3, #0
 80089f0:	60a3      	str	r3, [r4, #8]
 80089f2:	6963      	ldr	r3, [r4, #20]
 80089f4:	425b      	negs	r3, r3
 80089f6:	61a3      	str	r3, [r4, #24]
 80089f8:	6923      	ldr	r3, [r4, #16]
 80089fa:	b943      	cbnz	r3, 8008a0e <__swsetup_r+0xc6>
 80089fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a00:	d1ba      	bne.n	8008978 <__swsetup_r+0x30>
 8008a02:	bd70      	pop	{r4, r5, r6, pc}
 8008a04:	0781      	lsls	r1, r0, #30
 8008a06:	bf58      	it	pl
 8008a08:	6963      	ldrpl	r3, [r4, #20]
 8008a0a:	60a3      	str	r3, [r4, #8]
 8008a0c:	e7f4      	b.n	80089f8 <__swsetup_r+0xb0>
 8008a0e:	2000      	movs	r0, #0
 8008a10:	e7f7      	b.n	8008a02 <__swsetup_r+0xba>
 8008a12:	bf00      	nop
 8008a14:	20000010 	.word	0x20000010
 8008a18:	08009514 	.word	0x08009514
 8008a1c:	08009534 	.word	0x08009534
 8008a20:	080094f4 	.word	0x080094f4

08008a24 <abort>:
 8008a24:	b508      	push	{r3, lr}
 8008a26:	2006      	movs	r0, #6
 8008a28:	f000 fa52 	bl	8008ed0 <raise>
 8008a2c:	2001      	movs	r0, #1
 8008a2e:	f7f9 f9f7 	bl	8001e20 <_exit>
	...

08008a34 <__sflush_r>:
 8008a34:	898a      	ldrh	r2, [r1, #12]
 8008a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a3a:	4605      	mov	r5, r0
 8008a3c:	0710      	lsls	r0, r2, #28
 8008a3e:	460c      	mov	r4, r1
 8008a40:	d458      	bmi.n	8008af4 <__sflush_r+0xc0>
 8008a42:	684b      	ldr	r3, [r1, #4]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	dc05      	bgt.n	8008a54 <__sflush_r+0x20>
 8008a48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	dc02      	bgt.n	8008a54 <__sflush_r+0x20>
 8008a4e:	2000      	movs	r0, #0
 8008a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a56:	2e00      	cmp	r6, #0
 8008a58:	d0f9      	beq.n	8008a4e <__sflush_r+0x1a>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a60:	682f      	ldr	r7, [r5, #0]
 8008a62:	602b      	str	r3, [r5, #0]
 8008a64:	d032      	beq.n	8008acc <__sflush_r+0x98>
 8008a66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a68:	89a3      	ldrh	r3, [r4, #12]
 8008a6a:	075a      	lsls	r2, r3, #29
 8008a6c:	d505      	bpl.n	8008a7a <__sflush_r+0x46>
 8008a6e:	6863      	ldr	r3, [r4, #4]
 8008a70:	1ac0      	subs	r0, r0, r3
 8008a72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a74:	b10b      	cbz	r3, 8008a7a <__sflush_r+0x46>
 8008a76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a78:	1ac0      	subs	r0, r0, r3
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a80:	6a21      	ldr	r1, [r4, #32]
 8008a82:	4628      	mov	r0, r5
 8008a84:	47b0      	blx	r6
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	89a3      	ldrh	r3, [r4, #12]
 8008a8a:	d106      	bne.n	8008a9a <__sflush_r+0x66>
 8008a8c:	6829      	ldr	r1, [r5, #0]
 8008a8e:	291d      	cmp	r1, #29
 8008a90:	d82c      	bhi.n	8008aec <__sflush_r+0xb8>
 8008a92:	4a2a      	ldr	r2, [pc, #168]	; (8008b3c <__sflush_r+0x108>)
 8008a94:	40ca      	lsrs	r2, r1
 8008a96:	07d6      	lsls	r6, r2, #31
 8008a98:	d528      	bpl.n	8008aec <__sflush_r+0xb8>
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	6062      	str	r2, [r4, #4]
 8008a9e:	04d9      	lsls	r1, r3, #19
 8008aa0:	6922      	ldr	r2, [r4, #16]
 8008aa2:	6022      	str	r2, [r4, #0]
 8008aa4:	d504      	bpl.n	8008ab0 <__sflush_r+0x7c>
 8008aa6:	1c42      	adds	r2, r0, #1
 8008aa8:	d101      	bne.n	8008aae <__sflush_r+0x7a>
 8008aaa:	682b      	ldr	r3, [r5, #0]
 8008aac:	b903      	cbnz	r3, 8008ab0 <__sflush_r+0x7c>
 8008aae:	6560      	str	r0, [r4, #84]	; 0x54
 8008ab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ab2:	602f      	str	r7, [r5, #0]
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	d0ca      	beq.n	8008a4e <__sflush_r+0x1a>
 8008ab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008abc:	4299      	cmp	r1, r3
 8008abe:	d002      	beq.n	8008ac6 <__sflush_r+0x92>
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	f7ff fadb 	bl	800807c <_free_r>
 8008ac6:	2000      	movs	r0, #0
 8008ac8:	6360      	str	r0, [r4, #52]	; 0x34
 8008aca:	e7c1      	b.n	8008a50 <__sflush_r+0x1c>
 8008acc:	6a21      	ldr	r1, [r4, #32]
 8008ace:	2301      	movs	r3, #1
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b0      	blx	r6
 8008ad4:	1c41      	adds	r1, r0, #1
 8008ad6:	d1c7      	bne.n	8008a68 <__sflush_r+0x34>
 8008ad8:	682b      	ldr	r3, [r5, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d0c4      	beq.n	8008a68 <__sflush_r+0x34>
 8008ade:	2b1d      	cmp	r3, #29
 8008ae0:	d001      	beq.n	8008ae6 <__sflush_r+0xb2>
 8008ae2:	2b16      	cmp	r3, #22
 8008ae4:	d101      	bne.n	8008aea <__sflush_r+0xb6>
 8008ae6:	602f      	str	r7, [r5, #0]
 8008ae8:	e7b1      	b.n	8008a4e <__sflush_r+0x1a>
 8008aea:	89a3      	ldrh	r3, [r4, #12]
 8008aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008af0:	81a3      	strh	r3, [r4, #12]
 8008af2:	e7ad      	b.n	8008a50 <__sflush_r+0x1c>
 8008af4:	690f      	ldr	r7, [r1, #16]
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	d0a9      	beq.n	8008a4e <__sflush_r+0x1a>
 8008afa:	0793      	lsls	r3, r2, #30
 8008afc:	680e      	ldr	r6, [r1, #0]
 8008afe:	bf08      	it	eq
 8008b00:	694b      	ldreq	r3, [r1, #20]
 8008b02:	600f      	str	r7, [r1, #0]
 8008b04:	bf18      	it	ne
 8008b06:	2300      	movne	r3, #0
 8008b08:	eba6 0807 	sub.w	r8, r6, r7
 8008b0c:	608b      	str	r3, [r1, #8]
 8008b0e:	f1b8 0f00 	cmp.w	r8, #0
 8008b12:	dd9c      	ble.n	8008a4e <__sflush_r+0x1a>
 8008b14:	6a21      	ldr	r1, [r4, #32]
 8008b16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b18:	4643      	mov	r3, r8
 8008b1a:	463a      	mov	r2, r7
 8008b1c:	4628      	mov	r0, r5
 8008b1e:	47b0      	blx	r6
 8008b20:	2800      	cmp	r0, #0
 8008b22:	dc06      	bgt.n	8008b32 <__sflush_r+0xfe>
 8008b24:	89a3      	ldrh	r3, [r4, #12]
 8008b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b2a:	81a3      	strh	r3, [r4, #12]
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b30:	e78e      	b.n	8008a50 <__sflush_r+0x1c>
 8008b32:	4407      	add	r7, r0
 8008b34:	eba8 0800 	sub.w	r8, r8, r0
 8008b38:	e7e9      	b.n	8008b0e <__sflush_r+0xda>
 8008b3a:	bf00      	nop
 8008b3c:	20400001 	.word	0x20400001

08008b40 <_fflush_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	690b      	ldr	r3, [r1, #16]
 8008b44:	4605      	mov	r5, r0
 8008b46:	460c      	mov	r4, r1
 8008b48:	b913      	cbnz	r3, 8008b50 <_fflush_r+0x10>
 8008b4a:	2500      	movs	r5, #0
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	bd38      	pop	{r3, r4, r5, pc}
 8008b50:	b118      	cbz	r0, 8008b5a <_fflush_r+0x1a>
 8008b52:	6983      	ldr	r3, [r0, #24]
 8008b54:	b90b      	cbnz	r3, 8008b5a <_fflush_r+0x1a>
 8008b56:	f000 f887 	bl	8008c68 <__sinit>
 8008b5a:	4b14      	ldr	r3, [pc, #80]	; (8008bac <_fflush_r+0x6c>)
 8008b5c:	429c      	cmp	r4, r3
 8008b5e:	d11b      	bne.n	8008b98 <_fflush_r+0x58>
 8008b60:	686c      	ldr	r4, [r5, #4]
 8008b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d0ef      	beq.n	8008b4a <_fflush_r+0xa>
 8008b6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b6c:	07d0      	lsls	r0, r2, #31
 8008b6e:	d404      	bmi.n	8008b7a <_fflush_r+0x3a>
 8008b70:	0599      	lsls	r1, r3, #22
 8008b72:	d402      	bmi.n	8008b7a <_fflush_r+0x3a>
 8008b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b76:	f000 f915 	bl	8008da4 <__retarget_lock_acquire_recursive>
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	f7ff ff59 	bl	8008a34 <__sflush_r>
 8008b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b84:	07da      	lsls	r2, r3, #31
 8008b86:	4605      	mov	r5, r0
 8008b88:	d4e0      	bmi.n	8008b4c <_fflush_r+0xc>
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	059b      	lsls	r3, r3, #22
 8008b8e:	d4dd      	bmi.n	8008b4c <_fflush_r+0xc>
 8008b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b92:	f000 f908 	bl	8008da6 <__retarget_lock_release_recursive>
 8008b96:	e7d9      	b.n	8008b4c <_fflush_r+0xc>
 8008b98:	4b05      	ldr	r3, [pc, #20]	; (8008bb0 <_fflush_r+0x70>)
 8008b9a:	429c      	cmp	r4, r3
 8008b9c:	d101      	bne.n	8008ba2 <_fflush_r+0x62>
 8008b9e:	68ac      	ldr	r4, [r5, #8]
 8008ba0:	e7df      	b.n	8008b62 <_fflush_r+0x22>
 8008ba2:	4b04      	ldr	r3, [pc, #16]	; (8008bb4 <_fflush_r+0x74>)
 8008ba4:	429c      	cmp	r4, r3
 8008ba6:	bf08      	it	eq
 8008ba8:	68ec      	ldreq	r4, [r5, #12]
 8008baa:	e7da      	b.n	8008b62 <_fflush_r+0x22>
 8008bac:	08009514 	.word	0x08009514
 8008bb0:	08009534 	.word	0x08009534
 8008bb4:	080094f4 	.word	0x080094f4

08008bb8 <std>:
 8008bb8:	2300      	movs	r3, #0
 8008bba:	b510      	push	{r4, lr}
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	e9c0 3300 	strd	r3, r3, [r0]
 8008bc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bc6:	6083      	str	r3, [r0, #8]
 8008bc8:	8181      	strh	r1, [r0, #12]
 8008bca:	6643      	str	r3, [r0, #100]	; 0x64
 8008bcc:	81c2      	strh	r2, [r0, #14]
 8008bce:	6183      	str	r3, [r0, #24]
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	2208      	movs	r2, #8
 8008bd4:	305c      	adds	r0, #92	; 0x5c
 8008bd6:	f7fb fdf5 	bl	80047c4 <memset>
 8008bda:	4b05      	ldr	r3, [pc, #20]	; (8008bf0 <std+0x38>)
 8008bdc:	6263      	str	r3, [r4, #36]	; 0x24
 8008bde:	4b05      	ldr	r3, [pc, #20]	; (8008bf4 <std+0x3c>)
 8008be0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008be2:	4b05      	ldr	r3, [pc, #20]	; (8008bf8 <std+0x40>)
 8008be4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008be6:	4b05      	ldr	r3, [pc, #20]	; (8008bfc <std+0x44>)
 8008be8:	6224      	str	r4, [r4, #32]
 8008bea:	6323      	str	r3, [r4, #48]	; 0x30
 8008bec:	bd10      	pop	{r4, pc}
 8008bee:	bf00      	nop
 8008bf0:	08008f09 	.word	0x08008f09
 8008bf4:	08008f2b 	.word	0x08008f2b
 8008bf8:	08008f63 	.word	0x08008f63
 8008bfc:	08008f87 	.word	0x08008f87

08008c00 <_cleanup_r>:
 8008c00:	4901      	ldr	r1, [pc, #4]	; (8008c08 <_cleanup_r+0x8>)
 8008c02:	f000 b8af 	b.w	8008d64 <_fwalk_reent>
 8008c06:	bf00      	nop
 8008c08:	08008b41 	.word	0x08008b41

08008c0c <__sfmoreglue>:
 8008c0c:	b570      	push	{r4, r5, r6, lr}
 8008c0e:	1e4a      	subs	r2, r1, #1
 8008c10:	2568      	movs	r5, #104	; 0x68
 8008c12:	4355      	muls	r5, r2
 8008c14:	460e      	mov	r6, r1
 8008c16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c1a:	f7ff fa7f 	bl	800811c <_malloc_r>
 8008c1e:	4604      	mov	r4, r0
 8008c20:	b140      	cbz	r0, 8008c34 <__sfmoreglue+0x28>
 8008c22:	2100      	movs	r1, #0
 8008c24:	e9c0 1600 	strd	r1, r6, [r0]
 8008c28:	300c      	adds	r0, #12
 8008c2a:	60a0      	str	r0, [r4, #8]
 8008c2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c30:	f7fb fdc8 	bl	80047c4 <memset>
 8008c34:	4620      	mov	r0, r4
 8008c36:	bd70      	pop	{r4, r5, r6, pc}

08008c38 <__sfp_lock_acquire>:
 8008c38:	4801      	ldr	r0, [pc, #4]	; (8008c40 <__sfp_lock_acquire+0x8>)
 8008c3a:	f000 b8b3 	b.w	8008da4 <__retarget_lock_acquire_recursive>
 8008c3e:	bf00      	nop
 8008c40:	20000314 	.word	0x20000314

08008c44 <__sfp_lock_release>:
 8008c44:	4801      	ldr	r0, [pc, #4]	; (8008c4c <__sfp_lock_release+0x8>)
 8008c46:	f000 b8ae 	b.w	8008da6 <__retarget_lock_release_recursive>
 8008c4a:	bf00      	nop
 8008c4c:	20000314 	.word	0x20000314

08008c50 <__sinit_lock_acquire>:
 8008c50:	4801      	ldr	r0, [pc, #4]	; (8008c58 <__sinit_lock_acquire+0x8>)
 8008c52:	f000 b8a7 	b.w	8008da4 <__retarget_lock_acquire_recursive>
 8008c56:	bf00      	nop
 8008c58:	2000030f 	.word	0x2000030f

08008c5c <__sinit_lock_release>:
 8008c5c:	4801      	ldr	r0, [pc, #4]	; (8008c64 <__sinit_lock_release+0x8>)
 8008c5e:	f000 b8a2 	b.w	8008da6 <__retarget_lock_release_recursive>
 8008c62:	bf00      	nop
 8008c64:	2000030f 	.word	0x2000030f

08008c68 <__sinit>:
 8008c68:	b510      	push	{r4, lr}
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	f7ff fff0 	bl	8008c50 <__sinit_lock_acquire>
 8008c70:	69a3      	ldr	r3, [r4, #24]
 8008c72:	b11b      	cbz	r3, 8008c7c <__sinit+0x14>
 8008c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c78:	f7ff bff0 	b.w	8008c5c <__sinit_lock_release>
 8008c7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008c80:	6523      	str	r3, [r4, #80]	; 0x50
 8008c82:	4b13      	ldr	r3, [pc, #76]	; (8008cd0 <__sinit+0x68>)
 8008c84:	4a13      	ldr	r2, [pc, #76]	; (8008cd4 <__sinit+0x6c>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	62a2      	str	r2, [r4, #40]	; 0x28
 8008c8a:	42a3      	cmp	r3, r4
 8008c8c:	bf04      	itt	eq
 8008c8e:	2301      	moveq	r3, #1
 8008c90:	61a3      	streq	r3, [r4, #24]
 8008c92:	4620      	mov	r0, r4
 8008c94:	f000 f820 	bl	8008cd8 <__sfp>
 8008c98:	6060      	str	r0, [r4, #4]
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f000 f81c 	bl	8008cd8 <__sfp>
 8008ca0:	60a0      	str	r0, [r4, #8]
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f000 f818 	bl	8008cd8 <__sfp>
 8008ca8:	2200      	movs	r2, #0
 8008caa:	60e0      	str	r0, [r4, #12]
 8008cac:	2104      	movs	r1, #4
 8008cae:	6860      	ldr	r0, [r4, #4]
 8008cb0:	f7ff ff82 	bl	8008bb8 <std>
 8008cb4:	68a0      	ldr	r0, [r4, #8]
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	2109      	movs	r1, #9
 8008cba:	f7ff ff7d 	bl	8008bb8 <std>
 8008cbe:	68e0      	ldr	r0, [r4, #12]
 8008cc0:	2202      	movs	r2, #2
 8008cc2:	2112      	movs	r1, #18
 8008cc4:	f7ff ff78 	bl	8008bb8 <std>
 8008cc8:	2301      	movs	r3, #1
 8008cca:	61a3      	str	r3, [r4, #24]
 8008ccc:	e7d2      	b.n	8008c74 <__sinit+0xc>
 8008cce:	bf00      	nop
 8008cd0:	0800909c 	.word	0x0800909c
 8008cd4:	08008c01 	.word	0x08008c01

08008cd8 <__sfp>:
 8008cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cda:	4607      	mov	r7, r0
 8008cdc:	f7ff ffac 	bl	8008c38 <__sfp_lock_acquire>
 8008ce0:	4b1e      	ldr	r3, [pc, #120]	; (8008d5c <__sfp+0x84>)
 8008ce2:	681e      	ldr	r6, [r3, #0]
 8008ce4:	69b3      	ldr	r3, [r6, #24]
 8008ce6:	b913      	cbnz	r3, 8008cee <__sfp+0x16>
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f7ff ffbd 	bl	8008c68 <__sinit>
 8008cee:	3648      	adds	r6, #72	; 0x48
 8008cf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008cf4:	3b01      	subs	r3, #1
 8008cf6:	d503      	bpl.n	8008d00 <__sfp+0x28>
 8008cf8:	6833      	ldr	r3, [r6, #0]
 8008cfa:	b30b      	cbz	r3, 8008d40 <__sfp+0x68>
 8008cfc:	6836      	ldr	r6, [r6, #0]
 8008cfe:	e7f7      	b.n	8008cf0 <__sfp+0x18>
 8008d00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d04:	b9d5      	cbnz	r5, 8008d3c <__sfp+0x64>
 8008d06:	4b16      	ldr	r3, [pc, #88]	; (8008d60 <__sfp+0x88>)
 8008d08:	60e3      	str	r3, [r4, #12]
 8008d0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d0e:	6665      	str	r5, [r4, #100]	; 0x64
 8008d10:	f000 f847 	bl	8008da2 <__retarget_lock_init_recursive>
 8008d14:	f7ff ff96 	bl	8008c44 <__sfp_lock_release>
 8008d18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d20:	6025      	str	r5, [r4, #0]
 8008d22:	61a5      	str	r5, [r4, #24]
 8008d24:	2208      	movs	r2, #8
 8008d26:	4629      	mov	r1, r5
 8008d28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d2c:	f7fb fd4a 	bl	80047c4 <memset>
 8008d30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d38:	4620      	mov	r0, r4
 8008d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d3c:	3468      	adds	r4, #104	; 0x68
 8008d3e:	e7d9      	b.n	8008cf4 <__sfp+0x1c>
 8008d40:	2104      	movs	r1, #4
 8008d42:	4638      	mov	r0, r7
 8008d44:	f7ff ff62 	bl	8008c0c <__sfmoreglue>
 8008d48:	4604      	mov	r4, r0
 8008d4a:	6030      	str	r0, [r6, #0]
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	d1d5      	bne.n	8008cfc <__sfp+0x24>
 8008d50:	f7ff ff78 	bl	8008c44 <__sfp_lock_release>
 8008d54:	230c      	movs	r3, #12
 8008d56:	603b      	str	r3, [r7, #0]
 8008d58:	e7ee      	b.n	8008d38 <__sfp+0x60>
 8008d5a:	bf00      	nop
 8008d5c:	0800909c 	.word	0x0800909c
 8008d60:	ffff0001 	.word	0xffff0001

08008d64 <_fwalk_reent>:
 8008d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d68:	4606      	mov	r6, r0
 8008d6a:	4688      	mov	r8, r1
 8008d6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d70:	2700      	movs	r7, #0
 8008d72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d76:	f1b9 0901 	subs.w	r9, r9, #1
 8008d7a:	d505      	bpl.n	8008d88 <_fwalk_reent+0x24>
 8008d7c:	6824      	ldr	r4, [r4, #0]
 8008d7e:	2c00      	cmp	r4, #0
 8008d80:	d1f7      	bne.n	8008d72 <_fwalk_reent+0xe>
 8008d82:	4638      	mov	r0, r7
 8008d84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d88:	89ab      	ldrh	r3, [r5, #12]
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d907      	bls.n	8008d9e <_fwalk_reent+0x3a>
 8008d8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d92:	3301      	adds	r3, #1
 8008d94:	d003      	beq.n	8008d9e <_fwalk_reent+0x3a>
 8008d96:	4629      	mov	r1, r5
 8008d98:	4630      	mov	r0, r6
 8008d9a:	47c0      	blx	r8
 8008d9c:	4307      	orrs	r7, r0
 8008d9e:	3568      	adds	r5, #104	; 0x68
 8008da0:	e7e9      	b.n	8008d76 <_fwalk_reent+0x12>

08008da2 <__retarget_lock_init_recursive>:
 8008da2:	4770      	bx	lr

08008da4 <__retarget_lock_acquire_recursive>:
 8008da4:	4770      	bx	lr

08008da6 <__retarget_lock_release_recursive>:
 8008da6:	4770      	bx	lr

08008da8 <__swhatbuf_r>:
 8008da8:	b570      	push	{r4, r5, r6, lr}
 8008daa:	460e      	mov	r6, r1
 8008dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db0:	2900      	cmp	r1, #0
 8008db2:	b096      	sub	sp, #88	; 0x58
 8008db4:	4614      	mov	r4, r2
 8008db6:	461d      	mov	r5, r3
 8008db8:	da07      	bge.n	8008dca <__swhatbuf_r+0x22>
 8008dba:	2300      	movs	r3, #0
 8008dbc:	602b      	str	r3, [r5, #0]
 8008dbe:	89b3      	ldrh	r3, [r6, #12]
 8008dc0:	061a      	lsls	r2, r3, #24
 8008dc2:	d410      	bmi.n	8008de6 <__swhatbuf_r+0x3e>
 8008dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dc8:	e00e      	b.n	8008de8 <__swhatbuf_r+0x40>
 8008dca:	466a      	mov	r2, sp
 8008dcc:	f000 f902 	bl	8008fd4 <_fstat_r>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	dbf2      	blt.n	8008dba <__swhatbuf_r+0x12>
 8008dd4:	9a01      	ldr	r2, [sp, #4]
 8008dd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008dda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008dde:	425a      	negs	r2, r3
 8008de0:	415a      	adcs	r2, r3
 8008de2:	602a      	str	r2, [r5, #0]
 8008de4:	e7ee      	b.n	8008dc4 <__swhatbuf_r+0x1c>
 8008de6:	2340      	movs	r3, #64	; 0x40
 8008de8:	2000      	movs	r0, #0
 8008dea:	6023      	str	r3, [r4, #0]
 8008dec:	b016      	add	sp, #88	; 0x58
 8008dee:	bd70      	pop	{r4, r5, r6, pc}

08008df0 <__smakebuf_r>:
 8008df0:	898b      	ldrh	r3, [r1, #12]
 8008df2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008df4:	079d      	lsls	r5, r3, #30
 8008df6:	4606      	mov	r6, r0
 8008df8:	460c      	mov	r4, r1
 8008dfa:	d507      	bpl.n	8008e0c <__smakebuf_r+0x1c>
 8008dfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	6123      	str	r3, [r4, #16]
 8008e04:	2301      	movs	r3, #1
 8008e06:	6163      	str	r3, [r4, #20]
 8008e08:	b002      	add	sp, #8
 8008e0a:	bd70      	pop	{r4, r5, r6, pc}
 8008e0c:	ab01      	add	r3, sp, #4
 8008e0e:	466a      	mov	r2, sp
 8008e10:	f7ff ffca 	bl	8008da8 <__swhatbuf_r>
 8008e14:	9900      	ldr	r1, [sp, #0]
 8008e16:	4605      	mov	r5, r0
 8008e18:	4630      	mov	r0, r6
 8008e1a:	f7ff f97f 	bl	800811c <_malloc_r>
 8008e1e:	b948      	cbnz	r0, 8008e34 <__smakebuf_r+0x44>
 8008e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e24:	059a      	lsls	r2, r3, #22
 8008e26:	d4ef      	bmi.n	8008e08 <__smakebuf_r+0x18>
 8008e28:	f023 0303 	bic.w	r3, r3, #3
 8008e2c:	f043 0302 	orr.w	r3, r3, #2
 8008e30:	81a3      	strh	r3, [r4, #12]
 8008e32:	e7e3      	b.n	8008dfc <__smakebuf_r+0xc>
 8008e34:	4b0d      	ldr	r3, [pc, #52]	; (8008e6c <__smakebuf_r+0x7c>)
 8008e36:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	6020      	str	r0, [r4, #0]
 8008e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e40:	81a3      	strh	r3, [r4, #12]
 8008e42:	9b00      	ldr	r3, [sp, #0]
 8008e44:	6163      	str	r3, [r4, #20]
 8008e46:	9b01      	ldr	r3, [sp, #4]
 8008e48:	6120      	str	r0, [r4, #16]
 8008e4a:	b15b      	cbz	r3, 8008e64 <__smakebuf_r+0x74>
 8008e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e50:	4630      	mov	r0, r6
 8008e52:	f000 f8d1 	bl	8008ff8 <_isatty_r>
 8008e56:	b128      	cbz	r0, 8008e64 <__smakebuf_r+0x74>
 8008e58:	89a3      	ldrh	r3, [r4, #12]
 8008e5a:	f023 0303 	bic.w	r3, r3, #3
 8008e5e:	f043 0301 	orr.w	r3, r3, #1
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	89a0      	ldrh	r0, [r4, #12]
 8008e66:	4305      	orrs	r5, r0
 8008e68:	81a5      	strh	r5, [r4, #12]
 8008e6a:	e7cd      	b.n	8008e08 <__smakebuf_r+0x18>
 8008e6c:	08008c01 	.word	0x08008c01

08008e70 <_malloc_usable_size_r>:
 8008e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e74:	1f18      	subs	r0, r3, #4
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	bfbc      	itt	lt
 8008e7a:	580b      	ldrlt	r3, [r1, r0]
 8008e7c:	18c0      	addlt	r0, r0, r3
 8008e7e:	4770      	bx	lr

08008e80 <_raise_r>:
 8008e80:	291f      	cmp	r1, #31
 8008e82:	b538      	push	{r3, r4, r5, lr}
 8008e84:	4604      	mov	r4, r0
 8008e86:	460d      	mov	r5, r1
 8008e88:	d904      	bls.n	8008e94 <_raise_r+0x14>
 8008e8a:	2316      	movs	r3, #22
 8008e8c:	6003      	str	r3, [r0, #0]
 8008e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e96:	b112      	cbz	r2, 8008e9e <_raise_r+0x1e>
 8008e98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e9c:	b94b      	cbnz	r3, 8008eb2 <_raise_r+0x32>
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	f000 f830 	bl	8008f04 <_getpid_r>
 8008ea4:	462a      	mov	r2, r5
 8008ea6:	4601      	mov	r1, r0
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008eae:	f000 b817 	b.w	8008ee0 <_kill_r>
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d00a      	beq.n	8008ecc <_raise_r+0x4c>
 8008eb6:	1c59      	adds	r1, r3, #1
 8008eb8:	d103      	bne.n	8008ec2 <_raise_r+0x42>
 8008eba:	2316      	movs	r3, #22
 8008ebc:	6003      	str	r3, [r0, #0]
 8008ebe:	2001      	movs	r0, #1
 8008ec0:	e7e7      	b.n	8008e92 <_raise_r+0x12>
 8008ec2:	2400      	movs	r4, #0
 8008ec4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ec8:	4628      	mov	r0, r5
 8008eca:	4798      	blx	r3
 8008ecc:	2000      	movs	r0, #0
 8008ece:	e7e0      	b.n	8008e92 <_raise_r+0x12>

08008ed0 <raise>:
 8008ed0:	4b02      	ldr	r3, [pc, #8]	; (8008edc <raise+0xc>)
 8008ed2:	4601      	mov	r1, r0
 8008ed4:	6818      	ldr	r0, [r3, #0]
 8008ed6:	f7ff bfd3 	b.w	8008e80 <_raise_r>
 8008eda:	bf00      	nop
 8008edc:	20000010 	.word	0x20000010

08008ee0 <_kill_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4d07      	ldr	r5, [pc, #28]	; (8008f00 <_kill_r+0x20>)
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	4608      	mov	r0, r1
 8008eea:	4611      	mov	r1, r2
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	f7f8 ff87 	bl	8001e00 <_kill>
 8008ef2:	1c43      	adds	r3, r0, #1
 8008ef4:	d102      	bne.n	8008efc <_kill_r+0x1c>
 8008ef6:	682b      	ldr	r3, [r5, #0]
 8008ef8:	b103      	cbz	r3, 8008efc <_kill_r+0x1c>
 8008efa:	6023      	str	r3, [r4, #0]
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	20000308 	.word	0x20000308

08008f04 <_getpid_r>:
 8008f04:	f7f8 bf74 	b.w	8001df0 <_getpid>

08008f08 <__sread>:
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f10:	f000 f894 	bl	800903c <_read_r>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	bfab      	itete	ge
 8008f18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f1c:	181b      	addge	r3, r3, r0
 8008f1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f22:	bfac      	ite	ge
 8008f24:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f26:	81a3      	strhlt	r3, [r4, #12]
 8008f28:	bd10      	pop	{r4, pc}

08008f2a <__swrite>:
 8008f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2e:	461f      	mov	r7, r3
 8008f30:	898b      	ldrh	r3, [r1, #12]
 8008f32:	05db      	lsls	r3, r3, #23
 8008f34:	4605      	mov	r5, r0
 8008f36:	460c      	mov	r4, r1
 8008f38:	4616      	mov	r6, r2
 8008f3a:	d505      	bpl.n	8008f48 <__swrite+0x1e>
 8008f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f40:	2302      	movs	r3, #2
 8008f42:	2200      	movs	r2, #0
 8008f44:	f000 f868 	bl	8009018 <_lseek_r>
 8008f48:	89a3      	ldrh	r3, [r4, #12]
 8008f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f52:	81a3      	strh	r3, [r4, #12]
 8008f54:	4632      	mov	r2, r6
 8008f56:	463b      	mov	r3, r7
 8008f58:	4628      	mov	r0, r5
 8008f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f5e:	f000 b817 	b.w	8008f90 <_write_r>

08008f62 <__sseek>:
 8008f62:	b510      	push	{r4, lr}
 8008f64:	460c      	mov	r4, r1
 8008f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f6a:	f000 f855 	bl	8009018 <_lseek_r>
 8008f6e:	1c43      	adds	r3, r0, #1
 8008f70:	89a3      	ldrh	r3, [r4, #12]
 8008f72:	bf15      	itete	ne
 8008f74:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f7e:	81a3      	strheq	r3, [r4, #12]
 8008f80:	bf18      	it	ne
 8008f82:	81a3      	strhne	r3, [r4, #12]
 8008f84:	bd10      	pop	{r4, pc}

08008f86 <__sclose>:
 8008f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f8a:	f000 b813 	b.w	8008fb4 <_close_r>
	...

08008f90 <_write_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4d07      	ldr	r5, [pc, #28]	; (8008fb0 <_write_r+0x20>)
 8008f94:	4604      	mov	r4, r0
 8008f96:	4608      	mov	r0, r1
 8008f98:	4611      	mov	r1, r2
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	602a      	str	r2, [r5, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f7f8 ff65 	bl	8001e6e <_write>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d102      	bne.n	8008fae <_write_r+0x1e>
 8008fa8:	682b      	ldr	r3, [r5, #0]
 8008faa:	b103      	cbz	r3, 8008fae <_write_r+0x1e>
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	20000308 	.word	0x20000308

08008fb4 <_close_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	4d06      	ldr	r5, [pc, #24]	; (8008fd0 <_close_r+0x1c>)
 8008fb8:	2300      	movs	r3, #0
 8008fba:	4604      	mov	r4, r0
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	602b      	str	r3, [r5, #0]
 8008fc0:	f7f8 ff71 	bl	8001ea6 <_close>
 8008fc4:	1c43      	adds	r3, r0, #1
 8008fc6:	d102      	bne.n	8008fce <_close_r+0x1a>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	b103      	cbz	r3, 8008fce <_close_r+0x1a>
 8008fcc:	6023      	str	r3, [r4, #0]
 8008fce:	bd38      	pop	{r3, r4, r5, pc}
 8008fd0:	20000308 	.word	0x20000308

08008fd4 <_fstat_r>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	4d07      	ldr	r5, [pc, #28]	; (8008ff4 <_fstat_r+0x20>)
 8008fd8:	2300      	movs	r3, #0
 8008fda:	4604      	mov	r4, r0
 8008fdc:	4608      	mov	r0, r1
 8008fde:	4611      	mov	r1, r2
 8008fe0:	602b      	str	r3, [r5, #0]
 8008fe2:	f7f8 ff6c 	bl	8001ebe <_fstat>
 8008fe6:	1c43      	adds	r3, r0, #1
 8008fe8:	d102      	bne.n	8008ff0 <_fstat_r+0x1c>
 8008fea:	682b      	ldr	r3, [r5, #0]
 8008fec:	b103      	cbz	r3, 8008ff0 <_fstat_r+0x1c>
 8008fee:	6023      	str	r3, [r4, #0]
 8008ff0:	bd38      	pop	{r3, r4, r5, pc}
 8008ff2:	bf00      	nop
 8008ff4:	20000308 	.word	0x20000308

08008ff8 <_isatty_r>:
 8008ff8:	b538      	push	{r3, r4, r5, lr}
 8008ffa:	4d06      	ldr	r5, [pc, #24]	; (8009014 <_isatty_r+0x1c>)
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	4604      	mov	r4, r0
 8009000:	4608      	mov	r0, r1
 8009002:	602b      	str	r3, [r5, #0]
 8009004:	f7f8 ff6b 	bl	8001ede <_isatty>
 8009008:	1c43      	adds	r3, r0, #1
 800900a:	d102      	bne.n	8009012 <_isatty_r+0x1a>
 800900c:	682b      	ldr	r3, [r5, #0]
 800900e:	b103      	cbz	r3, 8009012 <_isatty_r+0x1a>
 8009010:	6023      	str	r3, [r4, #0]
 8009012:	bd38      	pop	{r3, r4, r5, pc}
 8009014:	20000308 	.word	0x20000308

08009018 <_lseek_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	4d07      	ldr	r5, [pc, #28]	; (8009038 <_lseek_r+0x20>)
 800901c:	4604      	mov	r4, r0
 800901e:	4608      	mov	r0, r1
 8009020:	4611      	mov	r1, r2
 8009022:	2200      	movs	r2, #0
 8009024:	602a      	str	r2, [r5, #0]
 8009026:	461a      	mov	r2, r3
 8009028:	f7f8 ff64 	bl	8001ef4 <_lseek>
 800902c:	1c43      	adds	r3, r0, #1
 800902e:	d102      	bne.n	8009036 <_lseek_r+0x1e>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	b103      	cbz	r3, 8009036 <_lseek_r+0x1e>
 8009034:	6023      	str	r3, [r4, #0]
 8009036:	bd38      	pop	{r3, r4, r5, pc}
 8009038:	20000308 	.word	0x20000308

0800903c <_read_r>:
 800903c:	b538      	push	{r3, r4, r5, lr}
 800903e:	4d07      	ldr	r5, [pc, #28]	; (800905c <_read_r+0x20>)
 8009040:	4604      	mov	r4, r0
 8009042:	4608      	mov	r0, r1
 8009044:	4611      	mov	r1, r2
 8009046:	2200      	movs	r2, #0
 8009048:	602a      	str	r2, [r5, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	f7f8 fef2 	bl	8001e34 <_read>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d102      	bne.n	800905a <_read_r+0x1e>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	b103      	cbz	r3, 800905a <_read_r+0x1e>
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	20000308 	.word	0x20000308

08009060 <_init>:
 8009060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009062:	bf00      	nop
 8009064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009066:	bc08      	pop	{r3}
 8009068:	469e      	mov	lr, r3
 800906a:	4770      	bx	lr

0800906c <_fini>:
 800906c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906e:	bf00      	nop
 8009070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009072:	bc08      	pop	{r3}
 8009074:	469e      	mov	lr, r3
 8009076:	4770      	bx	lr
