set clock_constraint { \
    name clk \
    module lteCellSearch \
    port ap_clk \
    period 16.3 \
    uncertainty 4.401 \
}

set all_path {}

set false_path {}

