{C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Exercise_6/exercise 2/exercise_2_1.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Exercise_6/exercise 2/exercise_2_1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Compiling entity running_light_8_bit
-- Compiling architecture behavioural of running_light_8_bit

} {} {}} C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Compiling entity D_flip_flop
-- Compiling architecture Behavioral of D_flip_flop

} {} {}} C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise2_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/iqbal/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise2_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Compiling entity clock_divider
-- Compiling architecture behavioural of clock_divider

} {} {}}
