Timing Analyzer report for cpu_001
Thu Jul 08 18:27:53 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clock'
 13. Slow 1200mV 85C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow 1200mV 85C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow 1200mV 85C Model Hold: 'i_clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'i_clock'
 24. Slow 1200mV 0C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 25. Slow 1200mV 0C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 26. Slow 1200mV 0C Model Hold: 'i_clock'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'i_clock'
 34. Fast 1200mV 0C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast 1200mV 0C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'
 36. Fast 1200mV 0C Model Hold: 'i_clock'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cpu_001                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processor 3            ;   0.8%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------+
; i_clock                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clock }                                                                                                    ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 } ;
+------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; 91.39 MHz  ; 91.39 MHz       ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ;      ;
; 123.64 MHz ; 123.64 MHz      ; i_clock                                                                                                    ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -7.784 ; -326.482      ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -4.971 ; -34.641       ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -1.956 ; -12.519       ;
; i_clock                                                                                                    ; 0.434  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                   ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -3.201 ; -86.726       ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.413  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clock'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                       ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.784 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.220     ; 3.555      ;
; -7.645 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.008     ; 3.628      ;
; -7.545 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.992     ; 3.544      ;
; -7.529 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.008     ; 3.512      ;
; -7.514 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.968     ; 3.537      ;
; -7.501 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.948     ; 3.544      ;
; -7.458 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.004     ; 3.445      ;
; -7.431 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.966     ; 3.456      ;
; -7.385 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg0[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.179     ; 3.197      ;
; -7.366 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg1[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.177     ; 3.180      ;
; -7.363 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg0[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.162     ; 3.192      ;
; -7.354 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.995     ; 3.350      ;
; -7.339 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.937     ; 3.393      ;
; -7.330 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg3[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.221     ; 3.100      ;
; -7.263 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.946     ; 3.308      ;
; -7.241 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.026     ; 3.206      ;
; -7.194 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.966     ; 3.219      ;
; -7.088 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.108     ; 7.981      ;
; -7.088 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.108     ; 7.981      ;
; -7.088 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.108     ; 7.981      ;
; -7.088 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.108     ; 7.981      ;
; -7.052 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.887      ;
; -7.033 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg1[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.178     ; 2.846      ;
; -7.019 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.932     ; 3.078      ;
; -7.010 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.152     ; 7.859      ;
; -7.010 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.157     ; 2.844      ;
; -6.944 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg0[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.984     ; 2.951      ;
; -6.910 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.158     ; 2.743      ;
; -6.906 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.741      ;
; -6.902 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.737      ;
; -6.881 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg2[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.442     ; 2.430      ;
; -6.880 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg2[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.655     ; 2.216      ;
; -6.845 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg1[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.965     ; 2.871      ;
; -6.833 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.668      ;
; -6.830 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.665      ;
; -6.811 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg1[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.965     ; 2.837      ;
; -6.798 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.943     ; 2.846      ;
; -6.781 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.182      ;
; -6.781 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.182      ;
; -6.781 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.182      ;
; -6.781 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.182      ;
; -6.772 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg1[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.961     ; 2.802      ;
; -6.745 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.128     ; 7.618      ;
; -6.724 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg3[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.006     ; 2.709      ;
; -6.722 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.557      ;
; -6.697 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg2[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.442     ; 2.246      ;
; -6.682 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.517      ;
; -6.682 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.166     ; 7.517      ;
; -6.670 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg2[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.654     ; 2.007      ;
; -6.646 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg2[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.438     ; 2.199      ;
; -6.646 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.963     ; 2.674      ;
; -6.634 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.512      ;
; -6.630 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.941     ; 2.680      ;
; -6.619 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.124     ; 7.496      ;
; -6.619 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg1[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.983     ; 2.627      ;
; -6.601 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.002      ;
; -6.601 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.002      ;
; -6.601 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.600     ; 7.002      ;
; -6.589 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg2[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.429     ; 2.151      ;
; -6.584 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.462      ;
; -6.584 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.462      ;
; -6.584 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.462      ;
; -6.584 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.462      ;
; -6.567 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.124     ; 7.444      ;
; -6.553 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg1[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.952     ; 2.592      ;
; -6.510 ; RegisterFile:RegFile|reg3[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.069     ; 7.442      ;
; -6.491 ; RegisterFile:RegFile|reg0[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.113     ; 7.379      ;
; -6.464 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg2[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.460     ; 1.995      ;
; -6.463 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.124     ; 7.340      ;
; -6.463 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.124     ; 7.340      ;
; -6.303 ; RegisterFile:RegFile|reg1[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.113     ; 7.191      ;
; -6.231 ; RegisterFile:RegFile|reg2[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; 0.383      ; 7.615      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.220 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.610     ; 6.611      ;
; -6.169 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.047      ;
; -6.166 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.123     ; 7.044      ;
; -6.092 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.945     ; 2.138      ;
; -5.928 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.945     ; 1.974      ;
; -5.427 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.103     ; 6.325      ;
; -5.184 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 9.154      ;
; -5.179 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 9.149      ;
; -5.158 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 9.128      ;
; -5.110 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 9.080      ;
; -5.107 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 9.077      ;
; -5.092 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.243      ; 9.120      ;
; -4.989 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.243      ; 9.017      ;
; -4.966 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.199      ; 8.950      ;
; -4.934 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.223      ; 8.942      ;
; -4.922 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.243      ; 8.950      ;
; -4.896 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.227      ; 8.908      ;
; -4.844 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.227      ; 8.856      ;
; -4.821 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.185      ; 8.791      ;
; -4.740 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg1[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 3.228      ; 8.753      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.971 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.861      ; 12.640     ;
; -4.852 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.850      ; 12.510     ;
; -4.471 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.861      ; 12.640     ;
; -4.434 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.863      ; 12.096     ;
; -4.364 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.862      ; 12.024     ;
; -4.352 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.850      ; 12.510     ;
; -4.279 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.880      ; 11.967     ;
; -4.274 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.859      ; 12.124     ;
; -4.205 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 8.066      ; 12.272     ;
; -4.167 ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.007      ; 9.169      ;
; -4.016 ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.003      ; 9.206      ;
; -3.934 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.863      ; 12.096     ;
; -3.864 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.862      ; 12.024     ;
; -3.840 ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.024      ; 8.868      ;
; -3.791 ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.714      ; 8.702      ;
; -3.779 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.880      ; 11.967     ;
; -3.777 ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.006      ; 8.777      ;
; -3.774 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.859      ; 12.124     ;
; -3.760 ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.493      ; 8.257      ;
; -3.734 ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.498      ; 8.236      ;
; -3.705 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 8.066      ; 12.272     ;
; -3.601 ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.994      ; 8.599      ;
; -3.443 ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.210      ; 8.850      ;
; -3.367 ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.553      ; 7.924      ;
; -3.262 ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.759      ; 7.859      ;
; -3.243 ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.715      ; 7.796      ;
; -3.191 ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.507      ; 7.885      ;
; -3.085 ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.513      ; 7.602      ;
; -3.055 ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.715      ; 7.608      ;
; -3.011 ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.510      ; 7.515      ;
; -2.983 ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.211      ; 8.032      ;
; -2.961 ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.510      ; 7.465      ;
; -2.940 ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.539      ; 7.483      ;
; -2.932 ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.528      ; 7.464      ;
; -2.915 ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.511      ; 7.421      ;
; -2.902 ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.511      ; 7.408      ;
; -2.867 ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.482      ; 7.353      ;
; -2.815 ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.528      ; 7.347      ;
; -2.746 ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.542      ; 7.292      ;
; -2.677 ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.555      ; 7.227      ;
; -2.605 ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.554      ; 7.153      ;
; -2.525 ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.572      ; 7.101      ;
; -2.519 ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.551      ; 7.257      ;
; -2.271 ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.491      ; 6.949      ;
; -2.221 ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.698      ; 7.116      ;
; -2.220 ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.758      ; 7.175      ;
; -0.029 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 8.067      ; 7.738      ;
; 0.478  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 8.067      ; 7.731      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.956 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.406      ; 6.744      ;
; -1.640 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.189      ; 6.843      ;
; -1.617 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.405      ; 7.082      ;
; -1.610 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.180      ; 6.864      ;
; -1.560 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.193      ; 6.927      ;
; -1.500 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.193      ; 6.987      ;
; -1.469 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.406      ; 6.751      ;
; -1.460 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.191      ; 7.025      ;
; -1.176 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.211      ; 7.329      ;
; -1.153 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.189      ; 6.850      ;
; -1.130 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.405      ; 7.089      ;
; -1.123 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.180      ; 6.871      ;
; -1.073 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.193      ; 6.934      ;
; -1.013 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.193      ; 6.994      ;
; -0.973 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.191      ; 7.032      ;
; -0.689 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.211      ; 7.336      ;
; 1.062  ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.162      ; 6.254      ;
; 1.080  ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.220      ; 6.330      ;
; 1.128  ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.946      ; 6.104      ;
; 1.256  ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.026      ; 6.312      ;
; 1.295  ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.008      ; 6.333      ;
; 1.384  ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.995      ; 6.409      ;
; 1.405  ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.004      ; 6.439      ;
; 1.456  ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.008      ; 6.494      ;
; 1.470  ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.937      ; 6.437      ;
; 1.473  ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.655      ; 7.158      ;
; 1.577  ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.965      ; 6.572      ;
; 1.612  ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.965      ; 6.607      ;
; 1.646  ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.966      ; 6.642      ;
; 1.647  ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.992      ; 6.669      ;
; 1.654  ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.984      ; 6.668      ;
; 1.658  ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.983      ; 6.671      ;
; 1.659  ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.178      ; 6.867      ;
; 1.696  ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.966      ; 6.692      ;
; 1.763  ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.968      ; 6.761      ;
; 1.850  ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.221      ; 7.101      ;
; 1.873  ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.179      ; 7.082      ;
; 1.982  ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.961      ; 6.973      ;
; 2.103  ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.006      ; 7.139      ;
; 2.132  ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.429      ; 7.591      ;
; 2.176  ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.654      ; 7.860      ;
; 2.301  ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.952      ; 7.283      ;
; 2.329  ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.442      ; 7.801      ;
; 2.402  ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.460      ; 7.892      ;
; 2.421  ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.948      ; 7.399      ;
; 2.494  ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.177      ; 7.701      ;
; 2.682  ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.438      ; 8.150      ;
; 2.755  ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.442      ; 8.227      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clock'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                     ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.434 ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                  ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.100      ; 0.746      ;
; 0.625 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.489      ;
; 0.633 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.497      ;
; 0.639 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.503      ;
; 0.670 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.534      ;
; 0.675 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.539      ;
; 0.678 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 0.969      ;
; 0.694 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.558      ;
; 0.728 ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 1.019      ;
; 0.763 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.059      ;
; 0.774 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.501      ;
; 0.782 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.510      ;
; 0.803 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.530      ;
; 0.820 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.547      ;
; 0.821 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.548      ;
; 0.823 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.550      ;
; 0.831 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.558      ;
; 0.841 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 1.568      ;
; 0.901 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.765      ;
; 0.996 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 1.860      ;
; 1.118 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.429      ;
; 1.211 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.338      ; 5.085      ;
; 1.247 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 4.629      ;
; 1.249 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.542      ;
; 1.253 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 4.635      ;
; 1.258 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.560      ;
; 1.268 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.560      ;
; 1.275 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.569      ;
; 1.287 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.473      ; 2.014      ;
; 1.389 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.682      ;
; 1.398 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.690      ;
; 1.399 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.691      ;
; 1.406 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.698      ;
; 1.408 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.700      ;
; 1.415 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.707      ;
; 1.417 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.709      ;
; 1.435 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 4.817      ;
; 1.442 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.610      ; 2.306      ;
; 1.519 ; RegisterFile:RegFile|reg0[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.071      ; 1.802      ;
; 1.529 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.838      ;
; 1.555 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.080      ; 1.847      ;
; 1.582 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.856      ; 4.974      ;
; 1.585 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.856      ; 4.977      ;
; 1.598 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 4.980      ;
; 1.652 ; RegisterFile:RegFile|reg3[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.129      ; 1.993      ;
; 1.693 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 5.075      ;
; 1.705 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 5.087      ;
; 1.707 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 5.089      ;
; 1.718 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 3.338      ; 5.092      ;
; 1.720 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.606      ; 2.538      ;
; 1.722 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.352      ; 5.610      ;
; 1.727 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 5.109      ;
; 1.730 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[7]                                                              ; RegisterFile:RegFile|reg3[7]                                                                                ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.545      ; 2.487      ;
; 1.750 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.846      ; 5.132      ;
; 1.754 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 2.846      ; 4.636      ;
; 1.760 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 2.846      ; 4.642      ;
; 1.771 ; RegisterFile:RegFile|reg3[5]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.367     ; 1.616      ;
; 1.787 ; RegisterFile:RegFile|reg3[6]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[6]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.368     ; 1.631      ;
; 1.823 ; RegisterFile:RegFile|reg1[7]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[7]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.381     ; 1.654      ;
; 1.859 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                              ; RegisterFile:RegFile|reg1[5]                                                                                ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.589      ; 2.660      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.878 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.079      ; 2.169      ;
; 1.892 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.352      ; 5.780      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; 93.06 MHz  ; 93.06 MHz       ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ;      ;
; 132.93 MHz ; 132.93 MHz      ; i_clock                                                                                                    ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -7.146 ; -299.096      ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -4.873 ; -34.089       ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -1.857 ; -12.126       ;
; i_clock                                                                                                    ; 0.383  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                    ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -3.201 ; -86.789       ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.326  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clock'                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                       ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.146 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.739     ; 3.399      ;
; -7.002 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.545     ; 3.449      ;
; -6.900 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.546     ; 3.346      ;
; -6.896 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.533     ; 3.355      ;
; -6.858 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.501     ; 3.349      ;
; -6.849 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.485     ; 3.356      ;
; -6.826 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.505     ; 3.313      ;
; -6.824 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.541     ; 3.275      ;
; -6.794 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg0[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.701     ; 3.085      ;
; -6.748 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg1[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.698     ; 3.042      ;
; -6.740 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg0[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.681     ; 3.051      ;
; -6.732 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.534     ; 3.190      ;
; -6.720 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg3[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.741     ; 2.971      ;
; -6.718 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.476     ; 3.234      ;
; -6.637 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.483     ; 3.146      ;
; -6.630 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.561     ; 3.061      ;
; -6.601 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.506     ; 3.087      ;
; -6.523 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.375      ;
; -6.522 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.092     ; 7.432      ;
; -6.522 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.092     ; 7.432      ;
; -6.522 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.092     ; 7.432      ;
; -6.522 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.092     ; 7.432      ;
; -6.417 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg1[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.700     ; 2.709      ;
; -6.416 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.140     ; 7.278      ;
; -6.386 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.468     ; 2.910      ;
; -6.374 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.226      ;
; -6.371 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.223      ;
; -6.371 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg0[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.521     ; 2.842      ;
; -6.364 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.673     ; 2.683      ;
; -6.301 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.153      ;
; -6.298 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.150      ;
; -6.283 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg2[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.148     ; 2.127      ;
; -6.270 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg2[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.951     ; 2.311      ;
; -6.253 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.675     ; 2.570      ;
; -6.239 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg1[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.504     ; 2.727      ;
; -6.212 ; RegisterFile:RegFile|reg3[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.058     ; 7.156      ;
; -6.206 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg1[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.505     ; 2.693      ;
; -6.191 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 7.043      ;
; -6.191 ; RegisterFile:RegFile|reg0[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.100     ; 7.093      ;
; -6.171 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.556     ; 6.617      ;
; -6.171 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.556     ; 6.617      ;
; -6.171 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.556     ; 6.617      ;
; -6.171 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.556     ; 6.617      ;
; -6.169 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.108     ; 7.063      ;
; -6.169 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.477     ; 2.684      ;
; -6.126 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg1[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.500     ; 2.618      ;
; -6.125 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.110     ; 7.017      ;
; -6.125 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 7.018      ;
; -6.113 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg3[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.543     ; 2.562      ;
; -6.099 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg2[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.952     ; 2.139      ;
; -6.078 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 6.930      ;
; -6.078 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.150     ; 6.930      ;
; -6.075 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg2[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -5.146     ; 1.921      ;
; -6.072 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.110     ; 6.964      ;
; -6.026 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg1[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.520     ; 2.498      ;
; -6.021 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg2[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.947     ; 2.066      ;
; -6.013 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.475     ; 2.530      ;
; -6.010 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.495     ; 2.507      ;
; -6.000 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.893      ;
; -6.000 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.893      ;
; -6.000 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.893      ;
; -6.000 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.893      ;
; -5.999 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg2[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.940     ; 2.051      ;
; -5.990 ; RegisterFile:RegFile|reg1[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.101     ; 6.891      ;
; -5.978 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.557     ; 6.423      ;
; -5.978 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.557     ; 6.423      ;
; -5.978 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.557     ; 6.423      ;
; -5.968 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg1[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.493     ; 2.467      ;
; -5.966 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.110     ; 6.858      ;
; -5.932 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.110     ; 6.824      ;
; -5.932 ; RegisterFile:RegFile|reg2[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; 0.366      ; 7.300      ;
; -5.889 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg2[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.968     ; 1.913      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.701 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.565     ; 6.138      ;
; -5.636 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.529      ;
; -5.633 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.109     ; 6.526      ;
; -5.446 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.480     ; 1.958      ;
; -5.341 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -4.479     ; 1.854      ;
; -4.956 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.084     ; 5.874      ;
; -4.893 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.575      ;
; -4.890 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.572      ;
; -4.820 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.502      ;
; -4.818 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.500      ;
; -4.817 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.499      ;
; -4.803 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.982      ; 8.543      ;
; -4.706 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.982      ; 8.446      ;
; -4.683 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.934      ; 8.375      ;
; -4.645 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.966      ; 8.369      ;
; -4.644 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.964      ; 8.366      ;
; -4.636 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.982      ; 8.376      ;
; -4.591 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.964      ; 8.313      ;
; -4.487 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.924      ; 8.169      ;
; -4.420 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg1[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 2.965      ; 8.143      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.873 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.165      ; 11.893     ;
; -4.739 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.157      ; 11.751     ;
; -4.373 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.165      ; 11.893     ;
; -4.356 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.168      ; 11.374     ;
; -4.248 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.168      ; 11.265     ;
; -4.239 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.157      ; 11.751     ;
; -4.199 ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.557      ; 8.830      ;
; -4.194 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.164      ; 11.377     ;
; -4.187 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.183      ; 11.225     ;
; -4.154 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.354      ; 11.536     ;
; -4.048 ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.553      ; 8.844      ;
; -3.866 ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.573      ; 8.518      ;
; -3.856 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.168      ; 11.374     ;
; -3.847 ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.277      ; 8.376      ;
; -3.799 ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.070      ; 7.948      ;
; -3.774 ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.557      ; 8.404      ;
; -3.748 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.168      ; 11.265     ;
; -3.740 ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.080      ; 7.899      ;
; -3.694 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.164      ; 11.377     ;
; -3.687 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.183      ; 11.225     ;
; -3.654 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.354      ; 11.536     ;
; -3.626 ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.546      ; 8.251      ;
; -3.512 ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.744      ; 8.508      ;
; -3.377 ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.131      ; 7.587      ;
; -3.338 ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.322      ; 7.591      ;
; -3.317 ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.280      ; 7.528      ;
; -3.245 ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.087      ; 7.575      ;
; -3.116 ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.279      ; 7.326      ;
; -3.108 ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.087      ; 7.274      ;
; -3.058 ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.746      ; 7.735      ;
; -3.042 ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.092      ; 7.207      ;
; -3.001 ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.091      ; 7.165      ;
; -2.975 ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.092      ; 7.141      ;
; -2.975 ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.120      ; 7.174      ;
; -2.959 ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.107      ; 7.145      ;
; -2.954 ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.091      ; 7.119      ;
; -2.898 ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.062      ; 7.039      ;
; -2.846 ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.106      ; 7.031      ;
; -2.773 ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.123      ; 6.975      ;
; -2.735 ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.134      ; 6.943      ;
; -2.626 ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.134      ; 6.833      ;
; -2.576 ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.130      ; 6.949      ;
; -2.570 ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.149      ; 6.798      ;
; -2.349 ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.069      ; 6.661      ;
; -2.315 ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.259      ; 6.826      ;
; -2.311 ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.320      ; 6.883      ;
; -0.208 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.356      ; 7.271      ;
; 0.300  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.356      ; 7.263      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.857 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.665      ; 6.074      ;
; -1.583 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.465      ; 6.148      ;
; -1.571 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.663      ; 6.358      ;
; -1.558 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.458      ; 6.166      ;
; -1.507 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.469      ; 6.228      ;
; -1.458 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.470      ; 6.278      ;
; -1.416 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.467      ; 6.317      ;
; -1.368 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.665      ; 6.083      ;
; -1.176 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.485      ; 6.575      ;
; -1.094 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.465      ; 6.157      ;
; -1.082 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.663      ; 6.367      ;
; -1.069 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.458      ; 6.175      ;
; -1.018 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.469      ; 6.237      ;
; -0.969 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.470      ; 6.287      ;
; -0.927 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.467      ; 6.326      ;
; -0.687 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.485      ; 6.584      ;
; 0.875  ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.681      ; 5.586      ;
; 0.887  ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.739      ; 5.656      ;
; 0.922  ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.483      ; 5.435      ;
; 1.040  ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.561      ; 5.631      ;
; 1.086  ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.545      ; 5.661      ;
; 1.166  ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.534      ; 5.730      ;
; 1.173  ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.541      ; 5.744      ;
; 1.228  ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.148      ; 6.406      ;
; 1.242  ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.476      ; 5.748      ;
; 1.244  ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.546      ; 5.820      ;
; 1.341  ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.505      ; 5.876      ;
; 1.376  ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.504      ; 5.910      ;
; 1.409  ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.700      ; 6.139      ;
; 1.415  ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.533      ; 5.978      ;
; 1.415  ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.506      ; 5.951      ;
; 1.416  ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.521      ; 5.967      ;
; 1.416  ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.520      ; 5.966      ;
; 1.442  ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.505      ; 5.977      ;
; 1.521  ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.501      ; 6.052      ;
; 1.567  ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.741      ; 6.338      ;
; 1.602  ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 6.333      ;
; 1.680  ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.500      ; 6.210      ;
; 1.812  ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.940      ; 6.782      ;
; 1.823  ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.543      ; 6.396      ;
; 1.853  ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.146      ; 7.029      ;
; 1.982  ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.493      ; 6.505      ;
; 1.991  ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.951      ; 6.972      ;
; 2.052  ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.968      ; 7.050      ;
; 2.108  ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.485      ; 6.623      ;
; 2.150  ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.698      ; 6.878      ;
; 2.283  ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.947      ; 7.260      ;
; 2.386  ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.952      ; 7.368      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                     ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.383 ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                  ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.091      ; 0.669      ;
; 0.557 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.352      ;
; 0.567 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.362      ;
; 0.569 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.364      ;
; 0.599 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.394      ;
; 0.604 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.399      ;
; 0.621 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.416      ;
; 0.627 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.892      ;
; 0.671 ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.936      ;
; 0.709 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.974      ;
; 0.711 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.977      ;
; 0.715 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.980      ;
; 0.719 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.365      ;
; 0.729 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.375      ;
; 0.731 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 0.996      ;
; 0.746 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.392      ;
; 0.755 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.401      ;
; 0.762 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.408      ;
; 0.762 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.408      ;
; 0.772 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.418      ;
; 0.782 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.428      ;
; 0.800 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.595      ;
; 0.892 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 1.687      ;
; 1.029 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.298      ;
; 1.036 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.301      ;
; 1.041 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.065      ; 4.597      ;
; 1.044 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.310      ;
; 1.049 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.314      ;
; 1.103 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.195      ;
; 1.110 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.202      ;
; 1.124 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.389      ;
; 1.131 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.396      ;
; 1.131 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.396      ;
; 1.151 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.416      ;
; 1.153 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.420      ;
; 1.155 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.420      ;
; 1.158 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.423      ;
; 1.158 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.423      ;
; 1.166 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.431      ;
; 1.171 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.436      ;
; 1.171 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.436      ;
; 1.177 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.416      ; 1.823      ;
; 1.246 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.511      ;
; 1.253 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.518      ;
; 1.267 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.359      ;
; 1.273 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.538      ;
; 1.275 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.540      ;
; 1.277 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.542      ;
; 1.280 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.545      ;
; 1.288 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.553      ;
; 1.289 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.565      ; 2.084      ;
; 1.293 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.558      ;
; 1.365 ; RegisterFile:RegFile|reg0[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.061      ; 1.621      ;
; 1.368 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.633      ;
; 1.390 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.610      ; 4.491      ;
; 1.393 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.610      ; 4.494      ;
; 1.395 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.660      ;
; 1.397 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.662      ;
; 1.410 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 1.675      ;
; 1.419 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.511      ;
; 1.463 ; RegisterFile:RegFile|reg3[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.119      ; 1.777      ;
; 1.498 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.572      ; 2.265      ;
; 1.500 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.592      ;
; 1.513 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.077      ; 5.081      ;
; 1.513 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.605      ;
; 1.514 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.606      ;
; 1.515 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[7]                                                              ; RegisterFile:RegFile|reg3[7]                                                                                ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.506      ; 2.216      ;
; 1.531 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.623      ;
; 1.546 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.601      ; 4.638      ;
; 1.550 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 3.065      ; 4.606      ;
; 1.604 ; RegisterFile:RegFile|reg3[5]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.347     ; 1.452      ;
; 1.612 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 2.601      ; 4.204      ;
; 1.616 ; RegisterFile:RegFile|reg3[6]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[6]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.348     ; 1.463      ;
; 1.619 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; -0.500       ; 2.601      ; 4.211      ;
; 1.637 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                              ; RegisterFile:RegFile|reg1[5]                                                                                ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.549      ; 2.381      ;
; 1.638 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.076      ; 5.205      ;
; 1.647 ; RegisterFile:RegFile|reg1[7]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[7]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.357     ; 1.485      ;
; 1.650 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[3]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 3.077      ; 5.218      ;
; 1.736 ; RegisterFile:RegFile|reg3[4]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[4]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; -0.347     ; 1.584      ;
; 1.741 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                              ; RegisterFile:RegFile|reg2[5]                                                                                ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.083      ; 2.019      ;
; 1.753 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[3]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 2.611      ; 4.855      ;
; 1.763 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 2.028      ;
; 1.763 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 2.028      ;
; 1.763 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 2.028      ;
; 1.763 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 2.028      ;
; 1.763 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.070      ; 2.028      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -2.668 ; -107.016      ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -1.897 ; -12.914       ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -1.028 ; -7.060        ;
; i_clock                                                                                                    ; 0.179  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                    ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_clock                                                                                                    ; -3.000 ; -73.389       ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.419  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clock'                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                       ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.668 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.144     ; 1.501      ;
; -2.645 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.057     ; 1.565      ;
; -2.591 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.049     ; 1.519      ;
; -2.584 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.058     ; 1.503      ;
; -2.575 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.032     ; 1.520      ;
; -2.571 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.040     ; 1.508      ;
; -2.564 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.046     ; 1.495      ;
; -2.557 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.052     ; 1.482      ;
; -2.504 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg0[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.122     ; 1.359      ;
; -2.503 ; RegisterFile:RegFile|reg3[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.038     ; 3.452      ;
; -2.501 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg0[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.133     ; 1.345      ;
; -2.492 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.027     ; 1.442      ;
; -2.491 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.049     ; 1.419      ;
; -2.486 ; RegisterFile:RegFile|reg0[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.050     ; 3.423      ;
; -2.474 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg1[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.132     ; 1.319      ;
; -2.457 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.066     ; 1.368      ;
; -2.456 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.030     ; 1.403      ;
; -2.453 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.047     ; 1.383      ;
; -2.448 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg3[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.144     ; 1.281      ;
; -2.416 ; RegisterFile:RegFile|reg1[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.051     ; 3.352      ;
; -2.360 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.029     ; 1.308      ;
; -2.345 ; RegisterFile:RegFile|reg2[0]                                                                                ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0] ; i_clock                                                                                                    ; i_clock     ; 1.000        ; 0.148      ; 3.480      ;
; -2.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.122     ; 3.209      ;
; -2.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.122     ; 3.209      ;
; -2.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.122     ; 3.209      ;
; -2.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.122     ; 3.209      ;
; -2.344 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.124     ; 1.197      ;
; -2.339 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg1[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.132     ; 1.184      ;
; -2.331 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg0[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.055     ; 1.253      ;
; -2.330 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg2[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.235     ; 1.072      ;
; -2.323 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; RegisterFile:RegFile|reg1[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.045     ; 1.255      ;
; -2.308 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg1[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.046     ; 1.239      ;
; -2.308 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.124     ; 1.161      ;
; -2.301 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.139     ; 3.149      ;
; -2.301 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.144      ;
; -2.280 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                                                                           ; RegisterFile:RegFile|reg2[0]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.322     ; 0.935      ;
; -2.278 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg1[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.040     ; 1.215      ;
; -2.275 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.034     ; 1.218      ;
; -2.261 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                                                                          ; RegisterFile:RegFile|reg3[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.054     ; 1.184      ;
; -2.249 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.092      ;
; -2.246 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.089      ;
; -2.240 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; RegisterFile:RegFile|reg2[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.236     ; 0.981      ;
; -2.215 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.058      ;
; -2.213 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.046     ; 1.144      ;
; -2.212 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.055      ;
; -2.211 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; RegisterFile:RegFile|reg2[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.230     ; 0.958      ;
; -2.209 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.032     ; 1.154      ;
; -2.206 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.130     ; 3.063      ;
; -2.206 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                                                                           ; RegisterFile:RegFile|reg2[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.322     ; 0.861      ;
; -2.188 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg1[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.054     ; 1.111      ;
; -2.180 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.845      ;
; -2.180 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.845      ;
; -2.180 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.845      ;
; -2.180 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.845      ;
; -2.175 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg2[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.227     ; 0.925      ;
; -2.169 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                                                                          ; RegisterFile:RegFile|reg1[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.037     ; 1.109      ;
; -2.165 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 3.008      ;
; -2.147 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[7]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 2.990      ;
; -2.147 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg3[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.144     ; 2.990      ;
; -2.134 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.133     ; 2.988      ;
; -2.127 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                                                                           ; RegisterFile:RegFile|reg2[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.244     ; 0.860      ;
; -2.115 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.133     ; 2.969      ;
; -2.107 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.962      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[5]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.956      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[6]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.956      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[4]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.956      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[3]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.956      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.766      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.766      ;
; -2.101 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.322     ; 2.766      ;
; -2.063 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.133     ; 2.917      ;
; -2.063 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.133     ; 2.917      ;
; -1.960 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.038     ; 0.899      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.916 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]           ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.326     ; 2.577      ;
; -1.902 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[0]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.757      ;
; -1.898 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                  ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.132     ; 2.753      ;
; -1.878 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                                                                          ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 1.000        ; -2.037     ; 0.818      ;
; -1.749 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.737      ;
; -1.746 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.734      ;
; -1.721 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.709      ;
; -1.715 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.703      ;
; -1.713 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.405      ; 3.723      ;
; -1.712 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[3]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.700      ;
; -1.675 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg1[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.388      ; 3.668      ;
; -1.659 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.405      ; 3.669      ;
; -1.655 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg2[7]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.397      ; 3.657      ;
; -1.649 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_Z_Bit                     ; i_clock                                                                                                    ; i_clock     ; 1.000        ; -0.124     ; 2.512      ;
; -1.648 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[6]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.405      ; 3.658      ;
; -1.634 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[5]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.394      ; 3.633      ;
; -1.615 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[4]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.394      ; 3.614      ;
; -1.588 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg3[2]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.383      ; 3.576      ;
; -1.557 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; RegisterFile:RegFile|reg0[1]                  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.500        ; 1.405      ; 3.567      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.897 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.263      ; 5.350      ;
; -1.803 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.259      ; 5.253      ;
; -1.698 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.267      ; 5.156      ;
; -1.661 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.266      ; 5.118      ;
; -1.599 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.262      ; 5.146      ;
; -1.589 ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.013      ; 4.155      ;
; -1.554 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.350      ; 5.198      ;
; -1.534 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.275      ; 5.000      ;
; -1.452 ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.008      ; 4.107      ;
; -1.400 ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.012      ; 3.965      ;
; -1.391 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.263      ; 5.344      ;
; -1.373 ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.897      ; 3.926      ;
; -1.363 ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.021      ; 3.937      ;
; -1.342 ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.800      ; 3.694      ;
; -1.309 ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.005      ; 3.867      ;
; -1.309 ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.806      ; 3.668      ;
; -1.297 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.259      ; 5.247      ;
; -1.262 ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.096      ; 4.014      ;
; -1.194 ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.823      ; 3.569      ;
; -1.192 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.267      ; 5.150      ;
; -1.168 ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.909      ; 3.565      ;
; -1.155 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.266      ; 5.112      ;
; -1.151 ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.897      ; 3.536      ;
; -1.093 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.262      ; 5.140      ;
; -1.081 ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.896      ; 3.465      ;
; -1.048 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.350      ; 5.192      ;
; -1.028 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.275      ; 4.994      ;
; -1.018 ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.808      ; 3.378      ;
; -1.011 ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.809      ; 3.467      ;
; -1.010 ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.095      ; 3.593      ;
; -0.983 ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.814      ; 3.350      ;
; -0.974 ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.817      ; 3.343      ;
; -0.966 ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.813      ; 3.332      ;
; -0.949 ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.815      ; 3.317      ;
; -0.941 ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.823      ; 3.317      ;
; -0.909 ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.814      ; 3.276      ;
; -0.891 ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.822      ; 3.266      ;
; -0.889 ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.819      ; 3.261      ;
; -0.881 ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.796      ; 3.230      ;
; -0.864 ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.827      ; 3.244      ;
; -0.826 ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.826      ; 3.205      ;
; -0.769 ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.822      ; 3.238      ;
; -0.705 ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.093      ;
; -0.635 ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.887      ; 3.178      ;
; -0.630 ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.910      ; 3.196      ;
; -0.576 ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.799      ; 3.022      ;
; 0.355  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.349      ; 3.120      ;
; 0.855  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.349      ; 3.120      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                            ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.028 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.527      ; 2.627      ;
; -0.933 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.435      ; 2.630      ;
; -0.922 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.432      ; 2.638      ;
; -0.893 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.440      ; 2.675      ;
; -0.860 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.527      ; 2.795      ;
; -0.855 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.441      ; 2.714      ;
; -0.841 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.437      ; 2.724      ;
; -0.728 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.449      ; 2.849      ;
; -0.548 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.527      ; 2.627      ;
; -0.453 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.435      ; 2.630      ;
; -0.442 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.432      ; 2.638      ;
; -0.413 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.440      ; 2.675      ;
; -0.380 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.527      ; 2.795      ;
; -0.375 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.441      ; 2.714      ;
; -0.361 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.437      ; 2.724      ;
; -0.248 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.449      ; 2.849      ;
; 0.536  ; RegisterFile:RegFile|reg0[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.030      ; 2.596      ;
; 0.561  ; RegisterFile:RegFile|reg3[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.066      ; 2.657      ;
; 0.563  ; RegisterFile:RegFile|reg3[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.144      ; 2.737      ;
; 0.567  ; RegisterFile:RegFile|reg0[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.122      ; 2.719      ;
; 0.631  ; RegisterFile:RegFile|reg3[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.057      ; 2.718      ;
; 0.680  ; RegisterFile:RegFile|reg3[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.049      ; 2.759      ;
; 0.683  ; RegisterFile:RegFile|reg3[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.052      ; 2.765      ;
; 0.684  ; RegisterFile:RegFile|reg3[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.058      ; 2.772      ;
; 0.688  ; RegisterFile:RegFile|reg0[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.027      ; 2.745      ;
; 0.698  ; RegisterFile:RegFile|reg1[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.054      ; 2.782      ;
; 0.712  ; RegisterFile:RegFile|reg2[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.322      ; 3.064      ;
; 0.716  ; RegisterFile:RegFile|reg1[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.046      ; 2.792      ;
; 0.716  ; RegisterFile:RegFile|reg0[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.055      ; 2.801      ;
; 0.728  ; RegisterFile:RegFile|reg1[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.045      ; 2.803      ;
; 0.744  ; RegisterFile:RegFile|reg0[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.047      ; 2.821      ;
; 0.744  ; RegisterFile:RegFile|reg0[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.046      ; 2.820      ;
; 0.775  ; RegisterFile:RegFile|reg1[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.132      ; 2.937      ;
; 0.802  ; RegisterFile:RegFile|reg1[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.049      ; 2.881      ;
; 0.816  ; RegisterFile:RegFile|reg3[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.144      ; 2.990      ;
; 0.821  ; RegisterFile:RegFile|reg0[0]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.133      ; 2.984      ;
; 0.831  ; RegisterFile:RegFile|reg2[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.040      ; 2.901      ;
; 0.852  ; RegisterFile:RegFile|reg1[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.040      ; 2.922      ;
; 0.924  ; RegisterFile:RegFile|reg3[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.054      ; 3.008      ;
; 0.967  ; RegisterFile:RegFile|reg2[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.227      ; 3.224      ;
; 0.993  ; RegisterFile:RegFile|reg1[3]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.037      ; 3.060      ;
; 1.024  ; RegisterFile:RegFile|reg2[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.322      ; 3.376      ;
; 1.042  ; RegisterFile:RegFile|reg2[2]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.244      ; 3.316      ;
; 1.045  ; RegisterFile:RegFile|reg2[5]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.235      ; 3.310      ;
; 1.093  ; RegisterFile:RegFile|reg0[7]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.032      ; 3.155      ;
; 1.143  ; RegisterFile:RegFile|reg1[1]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90  ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.132      ; 3.305      ;
; 1.200  ; RegisterFile:RegFile|reg2[6]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.230      ; 3.460      ;
; 1.231  ; RegisterFile:RegFile|reg2[4]                                                                               ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108 ; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.236      ; 3.497      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                     ; Launch Clock                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.179 ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                  ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.044      ; 0.307      ;
; 0.196 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.626      ;
; 0.200 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.630      ;
; 0.200 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.630      ;
; 0.206 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.699      ;
; 0.209 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.702      ;
; 0.213 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.643      ;
; 0.213 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.643      ;
; 0.221 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.651      ;
; 0.242 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[0]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.445      ; 1.929      ;
; 0.277 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.401      ;
; 0.297 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.790      ;
; 0.305 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.738      ;
; 0.309 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.631      ;
; 0.312 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.634      ;
; 0.315 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.638      ;
; 0.325 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.647      ;
; 0.331 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.653      ;
; 0.331 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.653      ;
; 0.334 ; ProgramCounter:progCtr|w_progCtr[8]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.656      ;
; 0.339 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.661      ;
; 0.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[1]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 1.840      ;
; 0.344 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 1.840      ;
; 0.364 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.794      ;
; 0.366 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.859      ;
; 0.384 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.079      ;
; 0.416 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.909      ;
; 0.418 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.911      ;
; 0.421 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.914      ;
; 0.423 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.916      ;
; 0.432 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ProgramCounter:progCtr|w_progCtr[0]                                                                         ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.251      ; 1.925      ;
; 0.454 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; ProgramCounter:progCtr|w_progCtr[7]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[1]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[2]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; ProgramCounter:progCtr|w_progCtr[6]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.589      ;
; 0.488 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[3]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.183      ;
; 0.489 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg0[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.452      ; 2.183      ;
; 0.517 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; ProgramCounter:progCtr|w_progCtr[5]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[3]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 2.018      ;
; 0.527 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.218      ; 0.849      ;
; 0.530 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[3]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[4]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; ProgramCounter:progCtr|w_progCtr[4]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.655      ;
; 0.557 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a13~porta_address_reg0 ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.326      ; 0.987      ;
; 0.565 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[1]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.260      ;
; 0.578 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg0[1]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.463      ; 2.283      ;
; 0.580 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[5]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.275      ;
; 0.583 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; ProgramCounter:progCtr|w_progCtr[3]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[5]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[6]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; ProgramCounter:progCtr|w_progCtr[2]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.720      ;
; 0.615 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[5]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 2.111      ;
; 0.615 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg3[2]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.440      ; 2.297      ;
; 0.645 ; RegisterFile:RegFile|reg0[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.027      ; 0.756      ;
; 0.649 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.446      ; 2.338      ;
; 0.652 ; ProgramCounter:progCtr|w_progCtr[1]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.772      ;
; 0.659 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[0]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 2.155      ;
; 0.660 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[6]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 2.156      ;
; 0.660 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg2[4]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.254      ; 2.156      ;
; 0.662 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[7]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.782      ;
; 0.665 ; ProgramCounter:progCtr|w_progCtr[0]                                                                        ; ProgramCounter:progCtr|w_progCtr[8]                                                                         ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.036      ; 0.785      ;
; 0.669 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg3[7]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.440      ; 2.351      ;
; 0.684 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[6]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.379      ;
; 0.685 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[4]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.380      ;
; 0.693 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[5]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.248      ; 2.183      ;
; 0.696 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[6]                                                               ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.247      ; 2.185      ;
; 0.697 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:RegFile|reg1[0]                                                                                ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock     ; 0.000        ; 1.453      ; 2.392      ;
; 0.698 ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                ; ALU_Unit:ALU_Unit|o_Z_Bit                                                                                   ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.246      ; 1.028      ;
; 0.705 ; RegisterFile:RegFile|reg3[3]                                                                               ; PeriphTestReg:testPeriphReg|o_PeriphRegOut[3]                                                               ; i_clock                                                                                                    ; i_clock     ; 0.000        ; 0.049      ; 0.838      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                            ; -7.784   ; -1.956  ; N/A      ; N/A     ; -3.201              ;
;  ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -4.971   ; -1.956  ; N/A      ; N/A     ; 0.326               ;
;  i_clock                                                                                                    ; -7.784   ; 0.179   ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                                                                             ; -361.123 ; -12.519 ; 0.0      ; 0.0     ; -86.789             ;
;  ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; -34.641  ; -12.519 ; N/A      ; N/A     ; 0.000               ;
;  i_clock                                                                                                    ; -326.482 ; 0.000   ; N/A      ; N/A     ; -86.789             ;
+-------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_KEY0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                 ; To Clock                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_clock                                                                                                    ; i_clock                                                                                                    ; 751      ; 0        ; 0        ; 0        ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock                                                                                                    ; 849      ; 809      ; 0        ; 0        ;
; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 32       ; 0        ; 0        ; 0        ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 158      ; 158      ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                 ; To Clock                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_clock                                                                                                    ; i_clock                                                                                                    ; 751      ; 0        ; 0        ; 0        ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clock                                                                                                    ; 849      ; 809      ; 0        ; 0        ;
; i_clock                                                                                                    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 32       ; 0        ; 0        ; 0        ;
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; 158      ; 158      ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                     ; Clock                                                                                                      ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained ;
; i_clock                                                                                                    ; i_clock                                                                                                    ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_KEY0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_KEY0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 08 18:27:50 2021
Info: Command: quartus_sta cpu_001 -c cpu_001
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_001.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clock i_clock
    Info (332105): create_clock -period 1.000 -name ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  to: rom|altsyncram_component|auto_generated|ram_block1a0|portadataout[12]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.784            -326.482 i_clock 
    Info (332119):    -4.971             -34.641 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.956
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.956             -12.519 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.434               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.726 i_clock 
    Info (332119):     0.413               0.000 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  to: rom|altsyncram_component|auto_generated|ram_block1a0|portadataout[12]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.146            -299.096 i_clock 
    Info (332119):    -4.873             -34.089 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.857             -12.126 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.383               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.789 i_clock 
    Info (332119):     0.326               0.000 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0  to: rom|altsyncram_component|auto_generated|ram_block1a0|portadataout[12]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.668            -107.016 i_clock 
    Info (332119):    -1.897             -12.914 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.028              -7.060 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.179               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -73.389 i_clock 
    Info (332119):     0.419               0.000 ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ram_block1a0~porta_address_reg0 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Thu Jul 08 18:27:53 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


