
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116984                       # Number of seconds simulated
sim_ticks                                116984151781                       # Number of ticks simulated
final_tick                               1171814769860                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  24675                       # Simulator instruction rate (inst/s)
host_op_rate                                    31121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1310403                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889500                       # Number of bytes of host memory used
host_seconds                                 89273.45                       # Real time elapsed on the host
sim_insts                                  2202847997                       # Number of instructions simulated
sim_ops                                    2778311454                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1062016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       752128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1817856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1019776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1019776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5876                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14202                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7967                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7967                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9078290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6429315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15539336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8717215                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8717215                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8717215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9078290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6429315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24256551                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140437158                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23418254                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18997892                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1998639                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680943                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9022517                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522137                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92467                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102368058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128029988                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23418254                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11544654                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28201687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6509435                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2960605                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11956691                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138015615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.135818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109813928     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1987282      1.44%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648001      2.64%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3292438      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102916      1.52%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1715644      1.24%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          996785      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039577      0.75%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13419044      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138015615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166753                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.911653                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101324087                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4322200                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27836497                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47780                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4485043                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049321                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154993340                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4485043                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102140960                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1074390                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2084267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27049795                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181152                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153291586                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216807379                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713850080                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713850080                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45102810                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4237006                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14559117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82607                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1606629                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150416797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139770672                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156717                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26364116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57929317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    138015615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.012716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.559449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79464967     57.58%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24105941     17.47%     75.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12665833      9.18%     84.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7316656      5.30%     89.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8108775      5.88%     95.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3010877      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2666917      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       513082      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162567      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138015615                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559445     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117019     14.37%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137982     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117702421     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978028      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12900120      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173197      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139770672                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.995254                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814446                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418528122                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176814931                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136704528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140585118                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269462                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3365682                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119169                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4485043                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         691107                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       108209                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150450609                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14559117                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210211                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1116806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235555                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137464801                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12391134                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2305871                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19564004                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19562965                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172870                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.978835                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136830383                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136704528                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79784201                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224063790                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.973421                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356078                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27321606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023777                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133530572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.922107                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82880642     62.07%     62.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466531     17.57%     79.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655532      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3960928      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4883126      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707905      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206606      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997044      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772258      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133530572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772258                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281209336                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305387271                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2421543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.404372                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.404372                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.712062                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.712062                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618960621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191354524                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144377283                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140437158                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23561603                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19304551                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994710                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9680672                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9326018                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2409770                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91475                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104421238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126423175                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23561603                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11735788                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27408788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5983151                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4130383                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12219607                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1559743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139931655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.105622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.530213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112522867     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2207445      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3776278      2.70%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2181627      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1709268      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1520838      1.09%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          920881      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2299530      1.64%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12792921      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139931655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167773                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103780899                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5278296                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26830070                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71352                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3971036                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3860916                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152408090                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3971036                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104301745                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         596520                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3804912                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26363597                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       893838                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151375762                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         92838                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517943                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213672227                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704277546                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704277546                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171050631                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42621551                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34037                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17044                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2620628                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14079568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7186628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69640                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1636620                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146398048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34038                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137377321                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        87396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21868214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48589959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139931655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.981746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.544859                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83870491     59.94%     59.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21515215     15.38%     75.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11588932      8.28%     83.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8612416      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8387454      5.99%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3115366      2.23%     97.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2348699      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       316502      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176580      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139931655                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122206     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163226     37.41%     65.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150889     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115945932     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1860309      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16993      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12392130      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7161957      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137377321                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.978212                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436321                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    415210011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168300533                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134445503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137813642                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281039                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2964537                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118326                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3971036                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         400030                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53605                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146432086                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       814444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14079568                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7186628                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17044                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2208642                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135240912                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12082356                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2136406                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19244112                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19142209                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7161756                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.962999                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134445560                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134445503                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79513509                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220270626                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.957336                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99454120                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122591704                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23840599                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2011544                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135960619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.901671                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.711631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86383282     63.54%     63.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23894000     17.57%     81.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9341887      6.87%     87.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4915753      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4185805      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2012039      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       946133      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1467302      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2814418      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135960619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99454120                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122591704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18183328                       # Number of memory references committed
system.switch_cpus1.commit.loads             11115029                       # Number of loads committed
system.switch_cpus1.commit.membars              16994                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17786834                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110364081                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2535579                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2814418                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           279578504                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296837280                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 505503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99454120                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122591704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99454120                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.412080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.412080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.708175                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.708175                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608180037                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187710305                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142268045                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33988                       # number of misc regfile writes
system.l20.replacements                          8314                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          291609                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12410                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.497905                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           84.451573                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.510629                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2505.254256                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1501.783542                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020618                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001101                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.611634                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.366646                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30547                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30547                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9772                       # number of Writeback hits
system.l20.Writeback_hits::total                 9772                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30547                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30547                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30547                       # number of overall hits
system.l20.overall_hits::total                  30547                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8297                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8311                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8297                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8311                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8297                       # number of overall misses
system.l20.overall_misses::total                 8311                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3093228                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1944908145                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1948001373                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3093228                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1944908145                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1948001373                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3093228                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1944908145                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1948001373                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38844                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38858                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9772                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9772                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38844                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38858                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38844                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38858                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213598                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213881                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213598                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213881                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213598                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213881                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 220944.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234411.009401                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234388.325472                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 220944.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234411.009401                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234388.325472                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 220944.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234411.009401                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234388.325472                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4428                       # number of writebacks
system.l20.writebacks::total                     4428                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8297                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8311                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8297                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8311                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8297                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8311                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2253066                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1447259754                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1449512820                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2253066                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1447259754                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1449512820                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2253066                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1447259754                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1449512820                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213598                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213881                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213598                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213881                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213598                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213881                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160933.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174431.692660                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174408.954398                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 160933.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174431.692660                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174408.954398                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 160933.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174431.692660                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174408.954398                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5891                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          269739                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9987                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.009012                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.555663                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2177.515457                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1799.928880                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001601                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.531620                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.439436                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        26959                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  26959                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8818                       # number of Writeback hits
system.l21.Writeback_hits::total                 8818                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        26959                       # number of demand (read+write) hits
system.l21.demand_hits::total                   26959                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        26959                       # number of overall hits
system.l21.overall_hits::total                  26959                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5876                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5891                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5876                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5891                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5876                       # number of overall misses
system.l21.overall_misses::total                 5891                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3545278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1667041247                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1670586525                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3545278                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1667041247                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1670586525                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3545278                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1667041247                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1670586525                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32835                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32850                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8818                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8818                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32835                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32850                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32835                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32850                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178955                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.179330                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178955                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179330                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178955                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179330                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 236351.866667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 283703.411675                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283582.842472                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 236351.866667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 283703.411675                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283582.842472                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 236351.866667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 283703.411675                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283582.842472                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3539                       # number of writebacks
system.l21.writebacks::total                     3539                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5876                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5891                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5876                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5891                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5876                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5891                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2644900                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1314132513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1316777413                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2644900                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1314132513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1316777413                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2644900                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1314132513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1316777413                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178955                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.179330                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178955                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179330                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178955                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179330                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176326.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223644.062798                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223523.580547                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 176326.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223644.062798                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223523.580547                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 176326.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223644.062798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223523.580547                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011964324                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185668.086393                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11956675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11956675                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11956675                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11956675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11956675                       # number of overall hits
system.cpu0.icache.overall_hits::total       11956675                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3778464                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3778464                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3778464                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3778464                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3778464                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3778464                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11956691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11956691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11956691                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11956691                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11956691                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11956691                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       236154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       236154                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       236154                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       236154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       236154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       236154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3221628                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3221628                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3221628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3221628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3221628                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3221628                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 230116.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 230116.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 230116.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 230116.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 230116.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 230116.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38844                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168062729                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39100                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.279514                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9320853                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9320853                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16378630                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16378630                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16378630                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16378630                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117627                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117627                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117627                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14644077850                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14644077850                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14644077850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14644077850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14644077850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14644077850                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9438480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9438480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16496257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16496257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16496257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16496257                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012462                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124495.888274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124495.888274                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124495.888274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124495.888274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124495.888274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124495.888274                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9772                       # number of writebacks
system.cpu0.dcache.writebacks::total             9772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78783                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78783                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78783                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78783                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38844                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4000188602                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4000188602                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4000188602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4000188602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4000188602                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4000188602                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102980.861961                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102980.861961                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102980.861961                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102980.861961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102980.861961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102980.861961                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.995076                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015621114                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203082.676790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.995076                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024031                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12219588                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12219588                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12219588                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12219588                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12219588                       # number of overall hits
system.cpu1.icache.overall_hits::total       12219588                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4357357                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4357357                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4357357                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4357357                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4357357                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4357357                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12219607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12219607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12219607                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12219607                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12219607                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12219607                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229334.578947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229334.578947                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229334.578947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229334.578947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229334.578947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229334.578947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3669835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3669835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3669835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3669835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3669835                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3669835                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 244655.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 244655.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 244655.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 244655.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 244655.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 244655.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32835                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162770212                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33091                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4918.866520                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.679628                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.320372                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901092                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098908                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9011413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9011413                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7034311                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7034311                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17022                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17022                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16994                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16994                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16045724                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16045724                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16045724                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16045724                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84013                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84013                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84013                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84013                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84013                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84013                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9157274040                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9157274040                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9157274040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9157274040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9157274040                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9157274040                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9095426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9095426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7034311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7034311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16129737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16129737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16129737                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16129737                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108998.298359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108998.298359                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108998.298359                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108998.298359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108998.298359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108998.298359                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8818                       # number of writebacks
system.cpu1.dcache.writebacks::total             8818                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51178                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51178                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51178                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51178                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51178                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51178                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32835                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32835                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32835                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3473786897                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3473786897                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3473786897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3473786897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3473786897                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3473786897                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105795.245835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105795.245835                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105795.245835                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105795.245835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105795.245835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105795.245835                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
