Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 11 17:37:21 2024
| Host         : DESKTOP-P1GI4OE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file px2_top_control_sets_placed.rpt
| Design       : px2_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+---------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+---------------+---------------------------+------------------+----------------+
|  clk_1020us_reg_n_0 |               |                           |                1 |              1 |
|  clk_1020us_reg_n_0 |               | count_for_trig[3]_i_1_n_0 |                1 |              4 |
| ~clk_6us_reg_n_0    |               | sclk15_out                |                6 |              9 |
|  clk_IBUF_BUFG      |               |                           |                7 |             13 |
| ~clk_6us_reg_n_0    |               |                           |                5 |             14 |
|  clk_IBUF_BUFG      |               | clk_1020us                |                4 |             15 |
+---------------------+---------------+---------------------------+------------------+----------------+


