#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar  8 13:32:31 2024
# Process ID: 44352
# Current directory: C:/Users/lqy/Desktop/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49832 C:\Users\lqy\Desktop\ALU\ALU.xpr
# Log file: C:/Users/lqy/Desktop/ALU/vivado.log
# Journal file: C:/Users/lqy/Desktop/ALU\vivado.jou
# Running On: LAPTOP-SDV26TG8, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 21318 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lqy/Desktop/ALU/ALU.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v]
close [ open C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v w ]
add_files C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
launch_simulation
source ALU_tb.tcl
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v]
close_sim
launch_simulation
source ALU_tb.tcl
save_wave_config {C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg
set_property xsim.view C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
close_sim
launch_simulation
open_wave_config C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg
source ALU_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg
source ALU_tb.tcl
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v]
open_bd_design {C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
set_property location {5.5 1228 398} [get_bd_cells or_bit_32_0]
undo
startgroup
set_property CONFIG.DIN_WIDTH {3} [get_bd_cells xlslice_1]
endgroup
save_bd_design
open_bd_design {C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
export_ip_user_files -of_objects  [get_files C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -reset -force -quiet
remove_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd
export_ip_user_files -of_objects  [get_files C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
create_bd_design "ALU"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or_bit_32:1.0 or_bit_32_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells or_bit_32_0]
make_bd_intf_pins_external  [get_bd_cells or_bit_32_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_cells or_bit_32_0]
make_bd_intf_pins_external  [get_bd_cells or_bit_32_0]
endgroup
set_property name zero [get_bd_ports o_0]
delete_bd_objs [get_bd_nets A_0_1] [get_bd_ports A_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX8T1_32:1.0 MUX8T1_32_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells MUX8T1_32_0]
make_bd_intf_pins_external  [get_bd_cells MUX8T1_32_0]
endgroup
delete_bd_objs [get_bd_nets I6_0_1] [get_bd_nets s_0_1] [get_bd_nets I7_0_1] [get_bd_nets I0_0_1] [get_bd_nets I1_0_1] [get_bd_nets I3_0_1] [get_bd_nets I2_0_1] [get_bd_nets I4_0_1] [get_bd_nets I5_0_1] [get_bd_ports I0_0] [get_bd_ports I1_0] [get_bd_ports I4_0] [get_bd_ports I6_0] [get_bd_ports I3_0] [get_bd_ports I5_0] [get_bd_ports I2_0] [get_bd_ports s_0] [get_bd_ports I7_0]
set_property name res [get_bd_ports o_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:and32:1.0 and32_0
endgroup
connect_bd_net [get_bd_pins MUX8T1_32_0/I0] [get_bd_pins and32_0/res]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or32:1.0 or32_0
endgroup
connect_bd_net [get_bd_pins or32_0/res] [get_bd_pins MUX8T1_32_0/I1]
set_property location {2 232 -193} [get_bd_cells or32_0]
set_property location {1 217 -163} [get_bd_cells or32_0]
set_property location {1 209 -176} [get_bd_cells or32_0]
regenerate_bd_layout -routing
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2 150 -66} [get_bd_cells xlslice_0]
set_property location {1 236 -54} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_WIDTH {33} \
  CONFIG.DOUT_WIDTH {32} \
] [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {32} \
  CONFIG.DIN_TO {1} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins MUX8T1_32_0/I2]
set_property location {1 240 -95} [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_0
endgroup
set_property location {2 210 -2} [get_bd_cells xor32_0]
connect_bd_net [get_bd_pins xor32_0/res] [get_bd_pins MUX8T1_32_0/I3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:nor32:1.0 nor32_0
endgroup
set_property location {2 225 107} [get_bd_cells nor32_0]
connect_bd_net [get_bd_pins nor32_0/res] [get_bd_pins MUX8T1_32_0/I4]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:srl32:1.0 srl32_0
endgroup
set_property location {2 218 205} [get_bd_cells srl32_0]
connect_bd_net [get_bd_pins srl32_0/res] [get_bd_pins MUX8T1_32_0/I5]
connect_bd_net [get_bd_pins or_bit_32_0/A] [get_bd_pins MUX8T1_32_0/o]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:addc_32:1.0 addc_32_0
endgroup
set_property location {1 70 -155} [get_bd_cells addc_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 229 135} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property CONFIG.IN1_WIDTH {31} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins addc_32_0/S] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins MUX8T1_32_0/I7]
set_property location {1 222 33} [get_bd_cells xlconcat_0]
set_property location {2 416 230} [get_bd_cells srl32_0]
set_property location {2 421 114} [get_bd_cells nor32_0]
set_property location {2 419 91} [get_bd_cells nor32_0]
set_property location {2 425 108} [get_bd_cells nor32_0]
set_property location {2 417 212} [get_bd_cells srl32_0]
set_property location {2 420 222} [get_bd_cells srl32_0]
set_property location {2 420 105} [get_bd_cells nor32_0]
connect_bd_net [get_bd_pins MUX8T1_32_0/I6] [get_bd_pins xlslice_0/Dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SignalExt_32:1.0 SignalExt_32_0
endgroup
set_property location {1 -20 -316} [get_bd_cells SignalExt_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_1
endgroup
set_property location {1 32 -125} [get_bd_cells xor32_1]
set_property location {1 35 -149} [get_bd_cells xor32_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {1 104 18} [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 63 137} [get_bd_cells xlconstant_0]
set_property CONFIG.DIN_WIDTH {33} [get_bd_cells xlslice_1]
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {31} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins SignalExt_32_0/So] [get_bd_pins xor32_1/A]
connect_bd_net [get_bd_pins xor32_1/res] [get_bd_pins addc_32_0/B]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins addc_32_0/S]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property NAME xlslice_3 [get_bd_cells /xlslice_2]
set_property NAME xlslice_2 [get_bd_cells /xlslice_1]
set_property NAME xlslice_1 [get_bd_cells /xlslice_3]
set_property location {0.5 -211 -291} [get_bd_cells xlslice_1]
set_property location {1 -222 -292} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins SignalExt_32_0/S]
connect_bd_net [get_bd_pins addc_32_0/C0] [get_bd_pins xlslice_1/Dout]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
startgroup
set_property CONFIG.DIN_WIDTH {3} [get_bd_cells xlslice_1]
endgroup
delete_bd_objs [get_bd_nets Din_0_1] [get_bd_ports ALU_operation]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
set_property location {-350 -122} [get_bd_ports ALU_operation]
undo
undo
connect_bd_net [get_bd_ports Din_0] [get_bd_pins xor32_1/B]
undo
undo
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
startgroup
make_bd_pins_external  [get_bd_cells and32_0]
make_bd_intf_pins_external  [get_bd_cells and32_0]
endgroup
delete_bd_objs [get_bd_nets B_0_1] [get_bd_ports B_0]
set_property name A [get_bd_ports A_0]
connect_bd_net [get_bd_ports ALU_operation] [get_bd_pins MUX8T1_32_0/s]
connect_bd_net [get_bd_ports A] [get_bd_pins or32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins xor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins nor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins srl32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins addc_32_0/A]
startgroup
make_bd_pins_external  [get_bd_pins xor32_1/B]
endgroup
set_property name B [get_bd_ports B_0]
connect_bd_net [get_bd_ports B] [get_bd_pins and32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
save_bd_design
regenerate_bd_layout -routing
generate_target all [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
catch { config_ip_cache -export [get_ips -all ALU_or_bit_32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_MUX8T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_and32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_or32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_xor32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_nor32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_srl32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_addc_32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_SignalExt_32_0_0] }
catch { config_ip_cache -export [get_ips -all ALU_xor32_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_simulation -of_objects [get_files C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory C:/Users/lqy/Desktop/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lqy/Desktop/ALU/ALU.ip_user_files -ipstatic_source_dir C:/Users/lqy/Desktop/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lqy/Desktop/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/Users/lqy/Desktop/ALU/ALU.cache/compile_simlib/questa} {riviera=C:/Users/lqy/Desktop/ALU/ALU.cache/compile_simlib/riviera} {activehdl=C:/Users/lqy/Desktop/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -top
add_files -norecurse c:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/lqy/Desktop/ALU/ALU_Structrual_behav.wcfg
close_sim
launch_simulation
source ALU_tb.tcl
open_bd_design {C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
set_property is_enabled false [get_files  c:/Users/lqy/Desktop/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v]
close_bd_design [get_bd_designs ALU]
set_property is_enabled false [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
set_property is_enabled true [get_files  C:/Users/lqy/Desktop/ALU/ALU.srcs/sources_1/new/ALU_Wrapper.v]
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
