
*** Running vivado
    with args -log top_score7seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_score7seg.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_score7seg.tcl -notrace
Command: synth_design -top top_score7seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 429.848 ; gain = 98.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_score7seg' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/top_score7seg.vhd:35]
	Parameter DIVISOR bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:28' bound to instance 'clk_div_inst' of component 'clk_div' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/top_score7seg.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:39]
	Parameter DIVISOR bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:39]
INFO: [Synth 8-3491] module 'score_7seg' declared at 'C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:45' bound to instance 'score_display' of component 'score_7seg' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/top_score7seg.vhd:104]
INFO: [Synth 8-638] synthesizing module 'score_7seg' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:55]
	Parameter DIVISOR bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:28' bound to instance 'clk_div_inst' of component 'clk_div' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:93]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:39]
	Parameter DIVISOR bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (1#1) [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:130]
WARNING: [Synth 8-614] signal 'clk_divided' is read in the process but is not in the sensitivity list [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:122]
INFO: [Synth 8-3491] module 'SevenSegController' declared at 'C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/7seg.vhd:31' bound to instance 'seg_inst' of component 'SevenSegController' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:150]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/7seg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (2#1) [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/7seg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'score_7seg' (3#1) [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'top_score7seg' (4#1) [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/top_score7seg.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.477 ; gain = 155.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.477 ; gain = 155.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.477 ; gain = 155.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_score7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_score7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.965 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.965 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 809.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "score0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_score7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module score_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clk_div_inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_inst/clk_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "score_display/clk_div_inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "score_display/clk_div_inst/clk_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'score_reg[7]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[8]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[9]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[10]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[11]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[12]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[13]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[14]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[15]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[23]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[24]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[25]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[26]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[27]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[28]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[29]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3886] merging instance 'score_reg[30]' (FDRE) to 'score_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 809.965 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |     3|
|6     |LUT4   |    24|
|7     |LUT5   |    75|
|8     |LUT6   |    19|
|9     |MUXF7  |     6|
|10    |MUXF8  |     2|
|11    |FDCE   |    78|
|12    |FDPE   |     8|
|13    |FDRE   |    18|
|14    |IBUF   |     2|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   273|
|2     |  clk_div_inst   |clk_div                 |    82|
|3     |  score_display  |score_7seg              |   130|
|4     |    clk_div_inst |clk_div__parameterized1 |    82|
|5     |    seg_inst     |SevenSegController      |     7|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 819.969 ; gain = 165.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.969 ; gain = 488.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 831.355 ; gain = 512.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ali/Pictures/Xilinx/pong_game/mine_made/7seg/project_1.runs/synth_1/top_score7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_score7seg_utilization_synth.rpt -pb top_score7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:10:45 2024...
