#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov  2 17:31:26 2025
# Process ID: 20336
# Current directory: F:/finish(1)/finish
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25224 F:\finish(1)\finish\finish.xpr
# Log file: F:/finish(1)/finish/vivado.log
# Journal file: F:/finish(1)/finish\vivado.jou
# Running On: zhy, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project F:/finish(1)/finish/finish.xpr
INFO: [Project 1-313] Project file moved from 'E:/JXR/ABeijing/AD/ZYNQ_7020/finish' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/finish(1)/touch_gui_lcd_zd/ip_repo', nor could it be found using path 'E:/JXR/ABeijing/AD/ZYNQ_7020/touch_gui_lcd_zd/ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/finish(1)/ad_fft_lcd_zynq/ip_lib', nor could it be found using path 'E:/JXR/ABeijing/AD/ZYNQ_7020/ad_fft_lcd_zynq/ip_lib'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/finish(1)/finish/ip_lib/rgb2lcd'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/finish(1)/touch_gui_lcd_zd/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/finish(1)/ad_fft_lcd_zynq/ip_lib'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/finish(1)/finish/ip_lib/pl_bram_rd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'cordic_0' is locked:
* IP definition 'CORDIC (6.0)' for IP 'cordic_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'mult_image' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_image' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'mult_real' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_real' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'xfft_0' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'fifo_windows_ad' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_windows_ad' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'hann_windows_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'hann_windows_rom' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_auto_pc_2
system_axi_gpio_0_0
system_axi_vdma_0_0
system_ui_axisbufw_1_2
system_auto_pc_1
system_axi_dma_0_0
system_clk_wiz_0_0
system_ui_axisbufw_1_1
system_ui_axisbufw_2_0
system_auto_pc_0
system_xbar_0
system_auto_pc_3
system_DMA_temperature_1
system_auto_pc_14
system_auto_pc_4
system_auto_pc_5
system_axi_timer_0_0
system_v_tc_0_0
system_auto_pc_6
system_auto_pc_7
system_auto_pc_8
system_auto_pc_9
system_auto_pc_10
system_ps7_0_axi_periph_0
system_auto_pc_11
system_auto_pc_12
system_DMA_temperature_0
system_auto_pc_13
system_blk_mem_gen_0_1
system_v_axi4s_vid_out_0_0
system_ui_axisbufw_0_0
system_axi_gpio_1_0
system_axi_gpio_2_0
system_smartconnect_0_2
system_smartconnect_0_1
system_ui_axisbufw_1_0
system_axi_dma_1_0
system_axi_dma_2_0
system_xlconstant_0_0
system_axi_bram_ctrl_0_0
system_blk_mem_gen_0_0
system_axi_bram_ctrl_0_1

WARNING: [IP_Flow 19-2162] IP 'rom_ad_data' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rom_ad_data' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'dds_compiler_0' is locked:
* IP definition 'DDS Compiler (6.0)' for IP 'dds_compiler_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'finish.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.012 ; gain = 196.688
CRITICAL WARNING: [HDL 9-1206] Syntax error near '/' [F:/finish(1)/finish/finish.srcs/sources_1/new/ads1258.v:255]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '/' [F:/finish(1)/finish/finish.srcs/sources_1/new/ads1258.v:255]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  2 17:32:20 2025...
