   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_USIC_CH_SetInputSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_USIC_CH_SetInputSource:
  25              	.LFB174:
  26              	 .file 1 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2017-02-10
   4:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
   7:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  77:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  78:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  79:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  80:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  81:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
  82:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
  83:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
  84:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  85:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  86:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  87:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  88:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  89:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
  90:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  91:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
  92:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
  93:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  94:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  95:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
  96:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
  97:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
  98:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  99:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 100:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 101:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 102:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 103:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 104:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 105:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 106:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 107:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 108:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 109:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 110:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 111:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 112:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 113:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 114:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 115:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 116:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 117:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 118:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 119:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 120:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 122:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 123:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 124:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 126:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 127:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 128:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 129:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 130:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 131:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 132:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 133:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 134:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 135:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 136:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 137:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 138:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 139:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 140:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 141:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 142:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 143:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 144:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 145:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 146:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 147:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 148:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 149:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 150:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 151:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 152:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 154:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 155:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 158:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 159:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 160:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 162:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 163:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 164:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 165:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 166:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 167:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 168:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 169:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 170:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 171:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 172:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 173:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 174:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 175:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 176:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 177:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 178:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 179:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 180:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 181:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 182:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 183:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 184:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 185:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 186:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 187:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 188:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 189:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 190:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 191:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 192:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 193:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 194:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 195:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 196:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 197:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 198:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 199:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 200:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 201:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 202:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 203:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 204:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 205:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 206:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 207:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 208:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 209:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 210:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 211:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 212:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 213:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 214:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 215:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 216:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 217:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 218:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 219:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 220:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 221:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 222:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 223:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 224:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 225:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 226:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 227:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 228:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 229:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 230:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 231:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 232:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 233:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 234:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 235:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 236:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 237:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 238:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 239:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 240:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 241:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 242:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 243:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 244:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 245:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 246:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 247:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 248:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 249:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 250:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 251:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 252:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 253:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 254:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 255:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 256:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 257:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 258:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 259:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 260:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 261:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 262:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 263:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 264:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 265:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 266:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 267:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 268:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 269:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 270:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 271:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 272:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 273:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 274:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 275:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 276:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 277:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 278:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 279:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 280:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 281:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 282:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 283:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 284:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 285:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 286:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 287:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 288:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 289:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 290:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 291:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 292:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 293:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 294:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 295:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 296:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 297:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 298:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 299:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 300:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 301:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 302:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 303:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 304:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 305:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 306:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 307:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 308:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 309:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 310:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 311:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 312:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 313:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 314:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 315:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 316:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 317:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 318:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 319:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 320:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 321:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 322:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 323:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 324:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 325:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 326:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 327:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 328:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 329:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 330:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 331:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 332:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 333:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 334:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 335:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 336:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 337:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 338:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 339:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 340:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 341:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 342:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 343:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 344:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 345:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 346:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 347:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 348:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 349:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 350:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 351:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 352:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 353:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 354:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 355:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 356:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 357:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 358:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 359:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 360:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 361:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 362:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 363:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 364:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 365:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 366:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 367:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 368:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 369:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 370:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 371:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 372:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 373:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 374:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 375:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 376:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 377:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 378:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 379:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 380:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 381:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 382:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 383:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 384:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 385:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 386:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 387:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 388:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 389:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 390:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 391:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 392:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 393:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 394:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 395:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 396:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 397:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 398:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 399:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 400:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 401:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 402:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 403:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 404:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 405:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 406:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 407:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 408:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 409:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 410:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 411:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 412:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 413:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 414:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 415:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 416:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 417:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 418:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 419:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 420:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 421:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 422:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 423:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 424:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 425:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 426:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 427:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 428:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 429:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 430:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 431:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 432:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 433:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 434:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 435:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 436:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 437:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 438:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 439:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 440:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 441:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 442:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 443:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 444:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 445:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 447:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 448:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 449:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
 450:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 451:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 452:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 453:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Msk /**< Shift MSB first. The 
 454:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 455:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 456:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 457:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 458:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 459:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 460:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 462:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 463:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 464:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 465:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 466:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 467:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 468:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 469:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 470:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 471:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 472:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 473:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 474:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 475:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 476:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 477:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 478:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 479:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 480:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 481:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 482:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 483:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 484:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 485:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 486:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 487:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 488:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 489:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 490:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 491:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 492:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 493:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 494:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 495:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 496:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 497:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 498:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 499:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 500:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   };
 501:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 502:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 503:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 504:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 505:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 506:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 507:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 508:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 509:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 510:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   };
 511:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 512:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 513:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 514:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 515:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 516:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 517:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 518:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 519:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 520:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 521:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 522:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 523:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 524:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 525:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 526:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 527:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 528:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 529:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 530:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 531:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 532:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 533:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 534:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 536:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 537:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 538:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 539:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 540:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 541:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 542:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 543:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 544:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 545:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 546:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 547:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 548:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 549:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 551:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 555:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 557:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 560:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 566:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 567:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 568:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 569:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 570:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 571:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 572:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 573:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 574:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 575:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 576:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 577:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 578:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 579:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 581:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 582:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 583:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 584:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 585:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 586:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 587:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 588:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 589:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 590:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 591:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 592:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 594:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 595:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 596:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 597:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 598:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 599:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 600:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 601:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 602:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 603:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 604:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 605:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 606:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 608:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 609:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 610:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 611:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 612:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 613:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 614:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 615:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 616:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 617:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 618:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 619:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 620:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 621:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 622:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 623:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 624:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 625:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 626:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 627:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 628:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 629:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 630:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 631:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 632:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 634:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 635:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 636:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 637:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 638:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 639:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 640:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 641:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 642:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 643:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 644:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 645:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 646:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 647:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 648:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 649:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 650:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 651:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 652:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 653:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 654:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 655:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 657:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 658:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 659:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 660:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 661:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 662:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 663:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 664:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 665:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 666:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 667:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 668:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 669:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 670:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 671:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 672:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 673:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 674:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 675:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 676:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 677:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 678:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 679:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 680:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 681:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 682:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 683:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 684:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 685:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 686:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 687:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 688:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 689:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 690:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 691:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 692:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 693:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 694:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 695:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 698:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 699:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 700:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 701:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 702:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 703:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 704:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 706:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
  27              	 .loc 1 706 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
  43 0008 0B46     	 mov r3,r1
  44 000a FB70     	 strb r3,[r7,#3]
  45 000c 1346     	 mov r3,r2
  46 000e BB70     	 strb r3,[r7,#2]
 707:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  47              	 .loc 1 707 0
  48 0010 F878     	 ldrb r0,[r7,#3]
  49 0012 FB78     	 ldrb r3,[r7,#3]
  50 0014 7A68     	 ldr r2,[r7,#4]
  51 0016 0633     	 adds r3,r3,#6
  52 0018 9B00     	 lsls r3,r3,#2
  53 001a 1344     	 add r3,r3,r2
  54 001c 5B68     	 ldr r3,[r3,#4]
  55 001e 23F00702 	 bic r2,r3,#7
 708:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
  56              	 .loc 1 708 0
  57 0022 BB78     	 ldrb r3,[r7,#2]
 707:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  58              	 .loc 1 707 0
  59 0024 1A43     	 orrs r2,r2,r3
  60 0026 7968     	 ldr r1,[r7,#4]
  61 0028 831D     	 adds r3,r0,#6
  62 002a 9B00     	 lsls r3,r3,#2
  63 002c 0B44     	 add r3,r3,r1
  64 002e 5A60     	 str r2,[r3,#4]
 709:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
  65              	 .loc 1 709 0
  66 0030 0C37     	 adds r7,r7,#12
  67              	.LCFI3:
  68              	 .cfi_def_cfa_offset 4
  69 0032 BD46     	 mov sp,r7
  70              	.LCFI4:
  71              	 .cfi_def_cfa_register 13
  72              	 
  73 0034 5DF8047B 	 ldr r7,[sp],#4
  74              	.LCFI5:
  75              	 .cfi_restore 7
  76              	 .cfi_def_cfa_offset 0
  77 0038 7047     	 bx lr
  78              	 .cfi_endproc
  79              	.LFE174:
  81 003a 00BF     	 .section .text.XMC_USIC_CH_SetWordLength,"ax",%progbits
  82              	 .align 2
  83              	 .thumb
  84              	 .thumb_func
  86              	XMC_USIC_CH_SetWordLength:
  87              	.LFB190:
 710:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 711:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 712:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 713:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 714:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 715:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 716:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 717:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 718:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 719:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 720:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 722:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 723:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 724:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 725:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 726:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 727:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 728:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 732:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 733:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 734:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 735:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 736:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 737:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 738:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 739:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 741:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 742:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 743:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 745:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 747:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 748:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 749:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 750:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 751:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 752:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 753:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 754:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 755:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 756:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 757:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 758:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 759:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 760:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 761:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 762:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 763:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 764:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 765:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 766:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 767:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 768:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 769:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 770:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 771:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 772:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 773:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 774:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 775:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 776:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 777:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 778:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 779:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 780:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 781:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 782:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 783:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 784:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 785:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 786:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 787:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 788:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 789:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 790:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 791:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 792:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 793:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 795:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 796:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 797:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 798:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 799:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 800:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 801:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 802:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 803:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 804:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 805:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 806:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 807:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 808:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 809:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 813:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 815:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 816:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 817:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 818:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 819:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 820:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 821:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 822:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 823:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 824:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 825:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 826:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 827:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 828:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 829:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 830:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 831:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 832:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 833:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 834:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 835:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 836:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 837:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 838:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 839:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 840:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 841:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 842:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 843:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 844:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 845:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 846:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 847:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 848:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 849:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 850:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 851:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 852:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 853:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 854:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 855:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 856:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 857:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 858:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 859:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 860:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 861:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 862:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 863:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 864:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 865:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 866:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 867:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 868:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 869:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 870:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 871:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 872:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 873:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 874:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 875:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 876:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 877:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 878:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 879:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 880:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 881:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 882:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 883:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 884:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 885:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 886:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 887:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 889:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 890:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 891:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 892:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 893:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 894:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 895:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 896:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 897:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 898:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 899:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 900:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 901:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 902:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 903:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 904:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 905:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 906:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 907:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 908:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 909:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 910:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 911:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 912:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 913:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 914:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 915:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 916:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 917:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 918:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 919:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 920:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 921:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 922:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 923:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 924:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 925:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 926:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 927:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 928:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 929:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 930:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 931:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 932:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 933:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 934:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 935:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 936:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 937:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 938:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 939:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 940:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 941:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 942:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 943:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 944:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 945:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 946:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 947:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 949:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 950:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 951:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 952:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 953:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 954:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 955:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 956:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 957:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 958:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 959:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 960:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 961:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 962:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 963:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 964:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 965:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 966:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 968:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 969:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 970:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 971:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 972:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 973:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 974:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 975:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 976:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
 977:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 978:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 979:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 980:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 981:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 982:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 983:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 984:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 985:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 986:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 987:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 988:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 991:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 993:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 994:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 995:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 996:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 997:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 998:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
 999:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1000:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1001:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1002:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1003:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1004:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1005:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1006:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1007:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1008:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1009:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1010:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1011:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1012:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1013:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1014:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1015:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
  88              	 .loc 1 1015 0
  89              	 .cfi_startproc
  90              	 
  91              	 
  92              	 
  93 0000 80B4     	 push {r7}
  94              	.LCFI6:
  95              	 .cfi_def_cfa_offset 4
  96              	 .cfi_offset 7,-4
  97 0002 83B0     	 sub sp,sp,#12
  98              	.LCFI7:
  99              	 .cfi_def_cfa_offset 16
 100 0004 00AF     	 add r7,sp,#0
 101              	.LCFI8:
 102              	 .cfi_def_cfa_register 7
 103 0006 7860     	 str r0,[r7,#4]
 104 0008 0B46     	 mov r3,r1
 105 000a FB70     	 strb r3,[r7,#3]
1016:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 106              	 .loc 1 1016 0
 107 000c 7B68     	 ldr r3,[r7,#4]
 108 000e 5B6B     	 ldr r3,[r3,#52]
 109 0010 23F07062 	 bic r2,r3,#251658240
1017:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 110              	 .loc 1 1017 0
 111 0014 FB78     	 ldrb r3,[r7,#3]
 112 0016 013B     	 subs r3,r3,#1
 113 0018 1B06     	 lsls r3,r3,#24
1016:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 114              	 .loc 1 1016 0
 115 001a 1A43     	 orrs r2,r2,r3
 116 001c 7B68     	 ldr r3,[r7,#4]
 117 001e 5A63     	 str r2,[r3,#52]
1018:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 118              	 .loc 1 1018 0
 119 0020 0C37     	 adds r7,r7,#12
 120              	.LCFI9:
 121              	 .cfi_def_cfa_offset 4
 122 0022 BD46     	 mov sp,r7
 123              	.LCFI10:
 124              	 .cfi_def_cfa_register 13
 125              	 
 126 0024 5DF8047B 	 ldr r7,[sp],#4
 127              	.LCFI11:
 128              	 .cfi_restore 7
 129              	 .cfi_def_cfa_offset 0
 130 0028 7047     	 bx lr
 131              	 .cfi_endproc
 132              	.LFE190:
 134 002a 00BF     	 .section .text.XMC_USIC_CH_SetFrameLength,"ax",%progbits
 135              	 .align 2
 136              	 .thumb
 137              	 .thumb_func
 139              	XMC_USIC_CH_SetFrameLength:
 140              	.LFB194:
1019:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1020:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1021:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1022:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1023:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1024:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1025:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1026:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1027:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1028:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1029:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1030:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1031:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1032:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1033:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1034:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1035:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1036:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1037:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1038:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1039:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1040:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1041:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1042:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1043:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1044:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value 
1045:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1046:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1047:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1048:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1049:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1050:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1051:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1052:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1053:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1058:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1059:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1060:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1061:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1062:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1063:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1064:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1065:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1066:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1067:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1068:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1070:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1071:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1072:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1073:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1074:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1075:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1076:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1077:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1078:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1079:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1080:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1081:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1082:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1083:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1084:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1085:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1086:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1087:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1088:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1089:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1090:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1091:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1092:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 141              	 .loc 1 1092 0
 142              	 .cfi_startproc
 143              	 
 144              	 
 145              	 
 146 0000 80B4     	 push {r7}
 147              	.LCFI12:
 148              	 .cfi_def_cfa_offset 4
 149              	 .cfi_offset 7,-4
 150 0002 83B0     	 sub sp,sp,#12
 151              	.LCFI13:
 152              	 .cfi_def_cfa_offset 16
 153 0004 00AF     	 add r7,sp,#0
 154              	.LCFI14:
 155              	 .cfi_def_cfa_register 7
 156 0006 7860     	 str r0,[r7,#4]
 157 0008 0B46     	 mov r3,r1
 158 000a FB70     	 strb r3,[r7,#3]
1093:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 159              	 .loc 1 1093 0
 160 000c 7B68     	 ldr r3,[r7,#4]
 161 000e 5B6B     	 ldr r3,[r3,#52]
 162 0010 23F47C12 	 bic r2,r3,#4128768
1094:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 163              	 .loc 1 1094 0
 164 0014 FB78     	 ldrb r3,[r7,#3]
 165 0016 013B     	 subs r3,r3,#1
 166 0018 1B04     	 lsls r3,r3,#16
1093:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 167              	 .loc 1 1093 0
 168 001a 1A43     	 orrs r2,r2,r3
 169 001c 7B68     	 ldr r3,[r7,#4]
 170 001e 5A63     	 str r2,[r3,#52]
1095:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 171              	 .loc 1 1095 0
 172 0020 0C37     	 adds r7,r7,#12
 173              	.LCFI15:
 174              	 .cfi_def_cfa_offset 4
 175 0022 BD46     	 mov sp,r7
 176              	.LCFI16:
 177              	 .cfi_def_cfa_register 13
 178              	 
 179 0024 5DF8047B 	 ldr r7,[sp],#4
 180              	.LCFI17:
 181              	 .cfi_restore 7
 182              	 .cfi_def_cfa_offset 0
 183 0028 7047     	 bx lr
 184              	 .cfi_endproc
 185              	.LFE194:
 187 002a 00BF     	 .section .text.XMC_USIC_CH_ConfigureShiftClockOutput,"ax",%progbits
 188              	 .align 2
 189              	 .thumb
 190              	 .thumb_func
 192              	XMC_USIC_CH_ConfigureShiftClockOutput:
 193              	.LFB231:
1096:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1097:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1098:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1099:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1100:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1101:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1102:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1103:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1104:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1106:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1107:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1108:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1109:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1110:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1111:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1112:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1113:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1114:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1115:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1116:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1117:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1118:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1119:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1120:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1121:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1122:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1123:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1124:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1125:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1126:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1128:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1129:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1130:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1131:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1132:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1133:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1134:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
1135:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1136:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1137:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1138:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1139:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1140:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1141:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1142:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1143:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1144:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1145:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1146:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1147:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1148:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1149:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1150:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1151:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1152:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1153:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1154:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1155:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1156:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1157:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1158:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1159:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1160:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1161:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          const uint32_t service_request);
1162:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1163:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1164:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1165:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1166:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1167:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1168:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1169:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1170:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1171:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1172:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1173:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1174:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1175:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1176:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1177:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1178:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1179:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1180:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1181:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
1182:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1183:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1184:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1185:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1186:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1187:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1188:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1189:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1190:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1191:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1192:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1193:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1194:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1195:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1196:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte. 
1197:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1198:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1199:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1200:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1201:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1202:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1203:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1204:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1205:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1206:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1207:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1208:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1209:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1210:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1211:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1212:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1213:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1214:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1215:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1216:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *                              
1217:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1218:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1219:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1220:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1221:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1222:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1223:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1224:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1225:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1226:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1227:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                          const XMC_USIC_CH_START_TRANSMISION_MODE_t
1228:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1229:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1230:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1231:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1232:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1233:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1234:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1235:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1236:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1237:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1238:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1239:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1240:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1241:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1242:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1243:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1244:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1245:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1246:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1247:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1248:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output
1249:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1250:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1251:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1252:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1253:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1254:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1255:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1256:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1257:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1258:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1259:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1260:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the 
1261:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1262:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1263:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1264:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1266:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1267:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1268:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1269:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1270:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1271:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_SELMD_Msk |
1272:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_WAMD_Msk |
1273:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_HPCMD_Msk))) |
1274:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                          (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1275:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1276:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1277:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1278:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1279:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1280:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1281:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1282:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1283:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1284:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1285:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1286:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1287:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1288:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1289:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1290:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1291:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1292:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1293:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1294:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1295:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1296:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1297:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1298:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1299:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1300:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1301:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1302:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1303:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1304:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1305:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1306:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1307:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1308:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1309:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1310:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1311:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1312:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1313:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1314:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1315:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1316:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1317:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1318:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1319:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1320:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1321:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1322:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1323:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1324:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1325:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1326:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1327:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1328:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1329:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1330:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1331:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1332:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1333:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1334:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1335:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1336:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1337:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1338:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1339:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be 
1340:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled. 
1341:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1342:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1344:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1345:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1346:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1347:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1348:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1349:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1350:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1351:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1352:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1353:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1354:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1359:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1360:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1361:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1362:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1363:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1364:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                 const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buf
1365:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1366:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1367:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1368:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1369:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1370:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1371:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1372:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1373:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1374:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1375:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1376:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1377:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1378:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the 
1379:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1380:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1381:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1382:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1383:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1384:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1385:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                      const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive
1386:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1387:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1388:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1389:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1392:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1393:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1394:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1395:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1396:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1397:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1398:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1399:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1400:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1401:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1402:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1404:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1405:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1406:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1407:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1408:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1409:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1410:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1411:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1412:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1413:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1414:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1415:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1416:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1417:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1418:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1419:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1420:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1421:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1422:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1423:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1424:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1425:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1426:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1427:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1428:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1429:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1430:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the 
1431:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1432:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1433:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1434:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1435:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1436:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1437:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1438:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1439:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1440:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1441:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1442:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1443:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1444:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1445:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1446:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1447:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1448:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1449:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1450:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1451:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1452:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1453:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1454:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1455:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1456:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1457:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1458:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1459:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1460:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1461:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1462:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1463:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1464:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1465:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1466:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1467:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1468:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1469:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1470:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1471:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1472:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1473:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1474:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent(). 
1475:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1476:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1477:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1478:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1479:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1480:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1481:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1482:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1483:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1484:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1485:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1486:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1487:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1488:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1489:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1490:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1491:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1492:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1493:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1494:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1495:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1496:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1497:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1498:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1499:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1500:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1501:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1502:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1503:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1504:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1505:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1506:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1507:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1508:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1509:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1510:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1511:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t i
1512:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1513:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1514:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1515:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1516:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1517:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1518:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1519:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1520:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1521:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1522:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1523:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1524:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1525:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1526:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1527:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1528:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1529:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1530:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1531:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1532:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1533:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1534:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1535:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1536:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1537:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1538:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1539:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1540:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1541:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1542:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1543:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1544:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1545:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1546:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1547:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1548:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1549:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1550:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1551:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1552:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1553:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1554:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1555:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1556:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1557:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1558:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1559:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1560:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1561:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1562:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1563:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1564:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1565:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1566:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1567:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1568:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1569:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1570:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1571:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1572:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1573:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1574:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1575:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1576:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1577:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1578:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1579:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1580:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1581:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1582:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1583:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1584:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1585:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1586:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1587:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1588:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1589:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1590:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1591:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1592:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1593:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1594:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1595:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1596:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
1597:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1598:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1599:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1600:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1601:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1602:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1603:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1604:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1605:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1606:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1607:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1608:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1609:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1610:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1611:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1612:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1613:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1614:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1615:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1616:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1617:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1618:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1619:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1620:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1621:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1622:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1623:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1624:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1625:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1626:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1627:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO, 
1628:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1629:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1630:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1631:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1632:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1633:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1634:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1635:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1636:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1637:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1638:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1639:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1640:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1641:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n 
1642:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1643:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1644:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1645:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1646:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1647:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1648:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1649:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1650:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1651:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1652:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1653:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1654:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1655:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1656:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1657:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1658:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1659:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1660:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1661:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1662:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1663:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1664:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1665:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1666:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1667:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1668:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1669:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1670:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1671:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1672:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1673:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1674:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1675:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1676:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1677:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_TBERI_Msk));
1678:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1679:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1680:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1681:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1682:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1683:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1684:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1685:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1686:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1687:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1688:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1689:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1690:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1691:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1692:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1693:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1694:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1695:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1696:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1697:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1698:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1699:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1700:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1701:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1702:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1703:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1704:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1705:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1706:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1707:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1708:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1709:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1710:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1711:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1712:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1713:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1714:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1715:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1716:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1717:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1718:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1719:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1720:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1721:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1722:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1723:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1724:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1725:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** */
1726:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1727:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1728:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1729:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1730:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1731:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1732:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1733:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1734:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1735:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1736:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1737:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1738:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1739:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1740:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1741:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1742:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the 
1743:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1744:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1745:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1746:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1747:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1748:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1749:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1750:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1751:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1752:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1753:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1754:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1755:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1756:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1757:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1758:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1759:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1760:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
1761:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1762:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
1763:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1764:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1765:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1766:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1767:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1768:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1769:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1770:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1771:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1772:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
1773:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1774:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1775:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1776:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1777:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1778:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1779:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
1780:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
1781:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
1782:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1783:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1784:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1785:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
1786:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1787:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent(). 
1788:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
1789:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1790:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1791:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1792:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1793:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1794:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1795:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1796:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
1797:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1798:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1799:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1800:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1801:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1802:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
1803:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1804:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1805:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
1806:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
1807:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1808:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1809:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1810:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
1811:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1812:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1813:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1814:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
1815:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1816:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1817:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1818:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1819:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1820:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1821:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1822:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1823:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1824:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t i
1825:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1826:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1827:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1828:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1829:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1830:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
1831:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
1832:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1833:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1834:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
1835:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
1836:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
1837:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
1838:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
1839:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1840:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1841:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
1842:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1843:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
1844:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1845:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
1846:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1847:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1848:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1849:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1850:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1851:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1852:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1853:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1854:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
1855:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
1856:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1857:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
1859:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
1861:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1862:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
1863:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1864:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
1869:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
1870:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
1873:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
1874:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
1875:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1876:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1877:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
1878:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1879:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1880:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1881:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
1882:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1883:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1884:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1885:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1886:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1887:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
1888:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
1889:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1890:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1891:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
1892:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
1893:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
1894:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
1895:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1896:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1898:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1900:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
1902:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
1908:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
1909:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1910:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1911:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
1912:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
1913:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the 
1914:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
1915:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1916:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1917:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1918:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1919:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1920:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1921:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
1922:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1923:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1924:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1925:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1926:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1927:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
1928:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1929:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1930:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1931:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1932:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
1933:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
1934:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
1935:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
1936:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1937:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1938:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1939:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1940:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1941:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
1942:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1943:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1944:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1945:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
1946:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_RBERI_Msk |
1947:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_ARBI_Msk));
1948:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1949:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1950:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1951:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1952:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1953:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
1954:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1955:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1956:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1957:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1958:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1959:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
1960:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1961:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1962:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
1963:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1964:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1965:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1966:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1967:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
1968:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1969:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1970:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1971:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1972:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1973:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1974:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1975:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1976:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1977:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1978:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1979:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1980:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1981:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
1982:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
1983:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1984:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1985:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
1986:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
1987:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
1988:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
1989:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
1990:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
1991:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
1992:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
1993:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1994:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1995:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1996:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
1997:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1998:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
1999:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
2000:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
2001:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2002:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
2003:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
2004:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
2005:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
2006:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
2007:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
2008:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
2009:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
2010:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2011:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2012:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
2013:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
2014:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2015:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
2016:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2017:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
2018:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
2019:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
2020:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSI
2021:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
2022:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
2023:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
2024:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
2025:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2026:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2027:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
2028:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
2029:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
2030:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
2031:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
2032:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
2033:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
2034:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
2035:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2036:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
2037:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2038:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
2039:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
2040:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
2041:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
2042:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
2043:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
2044:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 
2045:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
2046:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
2047:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIV
2048:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
2049:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 194              	 .loc 1 2049 0
 195              	 .cfi_startproc
 196              	 
 197              	 
 198              	 
 199 0000 80B4     	 push {r7}
 200              	.LCFI18:
 201              	 .cfi_def_cfa_offset 4
 202              	 .cfi_offset 7,-4
 203 0002 85B0     	 sub sp,sp,#20
 204              	.LCFI19:
 205              	 .cfi_def_cfa_offset 24
 206 0004 00AF     	 add r7,sp,#0
 207              	.LCFI20:
 208              	 .cfi_def_cfa_register 7
 209 0006 F860     	 str r0,[r7,#12]
 210 0008 B960     	 str r1,[r7,#8]
 211 000a 7A60     	 str r2,[r7,#4]
2050:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 212              	 .loc 1 2050 0
 213 000c FB68     	 ldr r3,[r7,#12]
 214 000e 5B69     	 ldr r3,[r3,#20]
 215 0010 23F05042 	 bic r2,r3,#-805306368
2051:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
2052:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
 216              	 .loc 1 2052 0
 217 0014 BB68     	 ldr r3,[r7,#8]
2051:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
 218              	 .loc 1 2051 0
 219 0016 1A43     	 orrs r2,r2,r3
 220              	 .loc 1 2052 0
 221 0018 7B68     	 ldr r3,[r7,#4]
 222 001a 1A43     	 orrs r2,r2,r3
2050:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 223              	 .loc 1 2050 0
 224 001c FB68     	 ldr r3,[r7,#12]
 225 001e 5A61     	 str r2,[r3,#20]
2053:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
2054:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 226              	 .loc 1 2054 0
 227 0020 1437     	 adds r7,r7,#20
 228              	.LCFI21:
 229              	 .cfi_def_cfa_offset 4
 230 0022 BD46     	 mov sp,r7
 231              	.LCFI22:
 232              	 .cfi_def_cfa_register 13
 233              	 
 234 0024 5DF8047B 	 ldr r7,[sp],#4
 235              	.LCFI23:
 236              	 .cfi_restore 7
 237              	 .cfi_def_cfa_offset 0
 238 0028 7047     	 bx lr
 239              	 .cfi_endproc
 240              	.LFE231:
 242 002a 00BF     	 .section .text.XMC_USIC_CH_SetMode,"ax",%progbits
 243              	 .align 2
 244              	 .thumb
 245              	 .thumb_func
 247              	XMC_USIC_CH_SetMode:
 248              	.LFB232:
2055:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** 
2056:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** /**
2057:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2058:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2059:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
2060:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
2061:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
2062:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
2063:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2064:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
2065:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2066:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
2067:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
2068:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2069:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  *
2070:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2071:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2072:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****  */
2073:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2074:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** {
 249              	 .loc 1 2074 0
 250              	 .cfi_startproc
 251              	 
 252              	 
 253              	 
 254 0000 80B4     	 push {r7}
 255              	.LCFI24:
 256              	 .cfi_def_cfa_offset 4
 257              	 .cfi_offset 7,-4
 258 0002 83B0     	 sub sp,sp,#12
 259              	.LCFI25:
 260              	 .cfi_def_cfa_offset 16
 261 0004 00AF     	 add r7,sp,#0
 262              	.LCFI26:
 263              	 .cfi_def_cfa_register 7
 264 0006 7860     	 str r0,[r7,#4]
 265 0008 0B46     	 mov r3,r1
 266 000a FB70     	 strb r3,[r7,#3]
2075:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 267              	 .loc 1 2075 0
 268 000c 7B68     	 ldr r3,[r7,#4]
 269 000e 1B6C     	 ldr r3,[r3,#64]
 270 0010 23F00F02 	 bic r2,r3,#15
 271 0014 FB78     	 ldrb r3,[r7,#3]
 272 0016 1A43     	 orrs r2,r2,r3
 273 0018 7B68     	 ldr r3,[r7,#4]
 274 001a 1A64     	 str r2,[r3,#64]
2076:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_usic.h **** }
 275              	 .loc 1 2076 0
 276 001c 0C37     	 adds r7,r7,#12
 277              	.LCFI27:
 278              	 .cfi_def_cfa_offset 4
 279 001e BD46     	 mov sp,r7
 280              	.LCFI28:
 281              	 .cfi_def_cfa_register 13
 282              	 
 283 0020 5DF8047B 	 ldr r7,[sp],#4
 284              	.LCFI29:
 285              	 .cfi_restore 7
 286              	 .cfi_def_cfa_offset 0
 287 0024 7047     	 bx lr
 288              	 .cfi_endproc
 289              	.LFE232:
 291 0026 00BF     	 .section .text.XMC_SPI_CH_Start,"ax",%progbits
 292              	 .align 2
 293              	 .thumb
 294              	 .thumb_func
 296              	XMC_SPI_CH_Start:
 297              	.LFB233:
 298              	 .file 2 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
   7:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 299              	 .loc 2 378 0
 300              	 .cfi_startproc
 301              	 
 302              	 
 303 0000 80B5     	 push {r7,lr}
 304              	.LCFI30:
 305              	 .cfi_def_cfa_offset 8
 306              	 .cfi_offset 7,-8
 307              	 .cfi_offset 14,-4
 308 0002 82B0     	 sub sp,sp,#8
 309              	.LCFI31:
 310              	 .cfi_def_cfa_offset 16
 311 0004 00AF     	 add r7,sp,#0
 312              	.LCFI32:
 313              	 .cfi_def_cfa_register 7
 314 0006 7860     	 str r0,[r7,#4]
 379:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 315              	 .loc 2 380 0
 316 0008 7868     	 ldr r0,[r7,#4]
 317 000a 0121     	 movs r1,#1
 318 000c FFF7FEFF 	 bl XMC_USIC_CH_SetMode
 381:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 319              	 .loc 2 381 0
 320 0010 0837     	 adds r7,r7,#8
 321              	.LCFI33:
 322              	 .cfi_def_cfa_offset 8
 323 0012 BD46     	 mov sp,r7
 324              	.LCFI34:
 325              	 .cfi_def_cfa_register 13
 326              	 
 327 0014 80BD     	 pop {r7,pc}
 328              	 .cfi_endproc
 329              	.LFE233:
 331 0016 00BF     	 .section .text.XMC_SPI_CH_SetBitOrderMsbFirst,"ax",%progbits
 332              	 .align 2
 333              	 .thumb
 334              	 .thumb_func
 336              	XMC_SPI_CH_SetBitOrderMsbFirst:
 337              	.LFB237:
 382:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 465:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 466:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 467:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 468:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 338              	 .loc 2 558 0
 339              	 .cfi_startproc
 340              	 
 341              	 
 342              	 
 343 0000 80B4     	 push {r7}
 344              	.LCFI35:
 345              	 .cfi_def_cfa_offset 4
 346              	 .cfi_offset 7,-4
 347 0002 83B0     	 sub sp,sp,#12
 348              	.LCFI36:
 349              	 .cfi_def_cfa_offset 16
 350 0004 00AF     	 add r7,sp,#0
 351              	.LCFI37:
 352              	 .cfi_def_cfa_register 7
 353 0006 7860     	 str r0,[r7,#4]
 559:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 354              	 .loc 2 559 0
 355 0008 7B68     	 ldr r3,[r7,#4]
 356 000a 5B6B     	 ldr r3,[r3,#52]
 357 000c 43F00102 	 orr r2,r3,#1
 358 0010 7B68     	 ldr r3,[r7,#4]
 359 0012 5A63     	 str r2,[r3,#52]
 560:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 360              	 .loc 2 560 0
 361 0014 0C37     	 adds r7,r7,#12
 362              	.LCFI38:
 363              	 .cfi_def_cfa_offset 4
 364 0016 BD46     	 mov sp,r7
 365              	.LCFI39:
 366              	 .cfi_def_cfa_register 13
 367              	 
 368 0018 5DF8047B 	 ldr r7,[sp],#4
 369              	.LCFI40:
 370              	 .cfi_restore 7
 371              	 .cfi_def_cfa_offset 0
 372 001c 7047     	 bx lr
 373              	 .cfi_endproc
 374              	.LFE237:
 376 001e 00BF     	 .section .text.XMC_SPI_CH_SetSlaveSelectDelay,"ax",%progbits
 377              	 .align 2
 378              	 .thumb
 379              	 .thumb_func
 381              	XMC_SPI_CH_SetSlaveSelectDelay:
 382              	.LFB245:
 561:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 383              	 .loc 2 800 0
 384              	 .cfi_startproc
 385              	 
 386              	 
 387              	 
 388 0000 80B4     	 push {r7}
 389              	.LCFI41:
 390              	 .cfi_def_cfa_offset 4
 391              	 .cfi_offset 7,-4
 392 0002 83B0     	 sub sp,sp,#12
 393              	.LCFI42:
 394              	 .cfi_def_cfa_offset 16
 395 0004 00AF     	 add r7,sp,#0
 396              	.LCFI43:
 397              	 .cfi_def_cfa_register 7
 398 0006 7860     	 str r0,[r7,#4]
 399 0008 3960     	 str r1,[r7]
 801:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 400              	 .loc 2 802 0
 401 000a 7B68     	 ldr r3,[r7,#4]
 402 000c 5B69     	 ldr r3,[r3,#20]
 403 000e 23F4FE42 	 bic r2,r3,#32512
 803:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 804:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 404              	 .loc 2 804 0
 405 0012 3B68     	 ldr r3,[r7]
 406 0014 013B     	 subs r3,r3,#1
 407 0016 9B02     	 lsls r3,r3,#10
 803:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 408              	 .loc 2 803 0
 409 0018 1343     	 orrs r3,r3,r2
 410 001a 43F48072 	 orr r2,r3,#256
 802:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 411              	 .loc 2 802 0
 412 001e 7B68     	 ldr r3,[r7,#4]
 413 0020 5A61     	 str r2,[r3,#20]
 805:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 414              	 .loc 2 805 0
 415 0022 0C37     	 adds r7,r7,#12
 416              	.LCFI44:
 417              	 .cfi_def_cfa_offset 4
 418 0024 BD46     	 mov sp,r7
 419              	.LCFI45:
 420              	 .cfi_def_cfa_register 13
 421              	 
 422 0026 5DF8047B 	 ldr r7,[sp],#4
 423              	.LCFI46:
 424              	 .cfi_restore 7
 425              	 .cfi_def_cfa_offset 0
 426 002a 7047     	 bx lr
 427              	 .cfi_endproc
 428              	.LFE245:
 430              	 .section .text.XMC_SPI_CH_ConfigureShiftClockOutput,"ax",%progbits
 431              	 .align 2
 432              	 .thumb
 433              	 .thumb_func
 435              	XMC_SPI_CH_ConfigureShiftClockOutput:
 436              	.LFB248:
 806:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 437              	 .loc 2 868 0
 438              	 .cfi_startproc
 439              	 
 440              	 
 441 0000 80B5     	 push {r7,lr}
 442              	.LCFI47:
 443              	 .cfi_def_cfa_offset 8
 444              	 .cfi_offset 7,-8
 445              	 .cfi_offset 14,-4
 446 0002 84B0     	 sub sp,sp,#16
 447              	.LCFI48:
 448              	 .cfi_def_cfa_offset 24
 449 0004 00AF     	 add r7,sp,#0
 450              	.LCFI49:
 451              	 .cfi_def_cfa_register 7
 452 0006 F860     	 str r0,[r7,#12]
 453 0008 B960     	 str r1,[r7,#8]
 454 000a 7A60     	 str r2,[r7,#4]
 869:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 455              	 .loc 2 869 0
 456 000c F868     	 ldr r0,[r7,#12]
 457 000e B968     	 ldr r1,[r7,#8]
 458 0010 7A68     	 ldr r2,[r7,#4]
 459 0012 FFF7FEFF 	 bl XMC_USIC_CH_ConfigureShiftClockOutput
 870:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 460              	 .loc 2 871 0
 461 0016 1037     	 adds r7,r7,#16
 462              	.LCFI50:
 463              	 .cfi_def_cfa_offset 8
 464 0018 BD46     	 mov sp,r7
 465              	.LCFI51:
 466              	 .cfi_def_cfa_register 13
 467              	 
 468 001a 80BD     	 pop {r7,pc}
 469              	 .cfi_endproc
 470              	.LFE248:
 472              	 .section .text.XMC_SPI_CH_SetWordLength,"ax",%progbits
 473              	 .align 2
 474              	 .thumb
 475              	 .thumb_func
 477              	XMC_SPI_CH_SetWordLength:
 478              	.LFB249:
 872:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 479              	 .loc 2 888 0
 480              	 .cfi_startproc
 481              	 
 482              	 
 483 0000 80B5     	 push {r7,lr}
 484              	.LCFI52:
 485              	 .cfi_def_cfa_offset 8
 486              	 .cfi_offset 7,-8
 487              	 .cfi_offset 14,-4
 488 0002 82B0     	 sub sp,sp,#8
 489              	.LCFI53:
 490              	 .cfi_def_cfa_offset 16
 491 0004 00AF     	 add r7,sp,#0
 492              	.LCFI54:
 493              	 .cfi_def_cfa_register 7
 494 0006 7860     	 str r0,[r7,#4]
 495 0008 0B46     	 mov r3,r1
 496 000a FB70     	 strb r3,[r7,#3]
 889:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 497              	 .loc 2 889 0
 498 000c FB78     	 ldrb r3,[r7,#3]
 499 000e 7868     	 ldr r0,[r7,#4]
 500 0010 1946     	 mov r1,r3
 501 0012 FFF7FEFF 	 bl XMC_USIC_CH_SetWordLength
 890:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 502              	 .loc 2 890 0
 503 0016 0837     	 adds r7,r7,#8
 504              	.LCFI55:
 505              	 .cfi_def_cfa_offset 8
 506 0018 BD46     	 mov sp,r7
 507              	.LCFI56:
 508              	 .cfi_def_cfa_register 13
 509              	 
 510 001a 80BD     	 pop {r7,pc}
 511              	 .cfi_endproc
 512              	.LFE249:
 514              	 .section .text.XMC_SPI_CH_SetFrameLength,"ax",%progbits
 515              	 .align 2
 516              	 .thumb
 517              	 .thumb_func
 519              	XMC_SPI_CH_SetFrameLength:
 520              	.LFB250:
 891:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 521              	 .loc 2 911 0
 522              	 .cfi_startproc
 523              	 
 524              	 
 525 0000 80B5     	 push {r7,lr}
 526              	.LCFI57:
 527              	 .cfi_def_cfa_offset 8
 528              	 .cfi_offset 7,-8
 529              	 .cfi_offset 14,-4
 530 0002 82B0     	 sub sp,sp,#8
 531              	.LCFI58:
 532              	 .cfi_def_cfa_offset 16
 533 0004 00AF     	 add r7,sp,#0
 534              	.LCFI59:
 535              	 .cfi_def_cfa_register 7
 536 0006 7860     	 str r0,[r7,#4]
 537 0008 0B46     	 mov r3,r1
 538 000a FB70     	 strb r3,[r7,#3]
 912:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 539              	 .loc 2 912 0
 540 000c FB78     	 ldrb r3,[r7,#3]
 541 000e 7868     	 ldr r0,[r7,#4]
 542 0010 1946     	 mov r1,r3
 543 0012 FFF7FEFF 	 bl XMC_USIC_CH_SetFrameLength
 913:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 544              	 .loc 2 913 0
 545 0016 0837     	 adds r7,r7,#8
 546              	.LCFI60:
 547              	 .cfi_def_cfa_offset 8
 548 0018 BD46     	 mov sp,r7
 549              	.LCFI61:
 550              	 .cfi_def_cfa_register 13
 551              	 
 552 001a 80BD     	 pop {r7,pc}
 553              	 .cfi_endproc
 554              	.LFE250:
 556              	 .section .text.XMC_SPI_CH_SetInputSource,"ax",%progbits
 557              	 .align 2
 558              	 .thumb
 559              	 .thumb_func
 561              	XMC_SPI_CH_SetInputSource:
 562              	.LFB255:
 914:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 915:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 916:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 917:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 918:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 919:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 920:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 921:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of start of frame through software, by setting TCSR.SOF bit.\n\n
 922:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If SOF is set, a valid cont
 923:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as first word of a new frame by finishing the currently running frame. For software h
 924:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * it is recommended to configure TCSR.WLEMD as 0. This is not configured during initialization. XM
 925:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * can be called as needed in the program and can be disabled by XMC_SPI_CH_DisableSOF(). 
 926:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 927:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 928:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSOF()
 929:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 930:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableSOF(XMC_USIC_CH_t *const channel)
 931:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 932:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_SOF_Msk;
 933:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 934:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 935:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 936:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 937:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 938:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 939:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 940:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 941:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the control of the handling start of frame through hardware, by clearing TCSR.SOF bit.\n\n
 942:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 943:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 944:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 945:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSOF()
 946:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 947:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableSOF(XMC_USIC_CH_t *const channel)
 948:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 949:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_SOF_Msk;
 950:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 951:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 952:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 953:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 954:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 955:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 956:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 957:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 958:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through software, by setting TCSR.EOF bit.\n\n
 959:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If EOF is set, a valid cont
 960:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as last word of a frame. After transfer of the last word, MSLS signal becomes inactiv
 961:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * handling of EOF bit, it is recommended to configure TCSR.WLEMD as 0. \n
 962:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \b Note: The API should be called before putting the last data word of the frame to TBUF.
 963:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 964:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 965:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEOF()
 966:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 967:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableEOF(XMC_USIC_CH_t *const channel)
 968:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 969:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_EOF_Msk;
 970:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 971:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 972:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 973:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 974:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 975:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 976:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 977:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 978:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through hardware, by clearing TCSR.EOF bit.\n\n
 979:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 980:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 981:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 982:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEOF()
 983:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
 984:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableEOF(XMC_USIC_CH_t *const channel)
 985:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 986:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_EOF_Msk;
 987:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 988:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** 
 989:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** /**
 990:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 991:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  input SPI channel input stage.\n
 992:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer @ref XMC_SPI_CH_INPUT_t for valid values
 993:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  source Input source select for the input stage.
 994:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *                Range : [0 to 7]
 995:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 996:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 997:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  *
 998:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 999:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the data source for SPI input stage, by configuring DXCR.DSEL bits.\n\n
1000:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
1001:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * input stages like DX0CR, DX1CR etc. This is not done during initialization. This has to be confi
1002:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  * the SPI communication.
1003:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****  */
1004:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
1005:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                const XMC_SPI_CH_INPUT_t input,
1006:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****                                                const uint8_t source)
1007:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** {
 563              	 .loc 2 1007 0
 564              	 .cfi_startproc
 565              	 
 566              	 
 567 0000 80B5     	 push {r7,lr}
 568              	.LCFI62:
 569              	 .cfi_def_cfa_offset 8
 570              	 .cfi_offset 7,-8
 571              	 .cfi_offset 14,-4
 572 0002 82B0     	 sub sp,sp,#8
 573              	.LCFI63:
 574              	 .cfi_def_cfa_offset 16
 575 0004 00AF     	 add r7,sp,#0
 576              	.LCFI64:
 577              	 .cfi_def_cfa_register 7
 578 0006 7860     	 str r0,[r7,#4]
 579 0008 0B46     	 mov r3,r1
 580 000a FB70     	 strb r3,[r7,#3]
 581 000c 1346     	 mov r3,r2
 582 000e BB70     	 strb r3,[r7,#2]
1008:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0
 583              	 .loc 2 1008 0
 584 0010 F878     	 ldrb r0,[r7,#3]
 585 0012 FB78     	 ldrb r3,[r7,#3]
 586 0014 7A68     	 ldr r2,[r7,#4]
 587 0016 0633     	 adds r3,r3,#6
 588 0018 9B00     	 lsls r3,r3,#2
 589 001a 1344     	 add r3,r3,r2
 590 001c 5B68     	 ldr r3,[r3,#4]
 591 001e 23F05003 	 bic r3,r3,#80
 592 0022 43F01002 	 orr r2,r3,#16
 593 0026 7968     	 ldr r1,[r7,#4]
 594 0028 831D     	 adds r3,r0,#6
 595 002a 9B00     	 lsls r3,r3,#2
 596 002c 0B44     	 add r3,r3,r1
 597 002e 5A60     	 str r2,[r3,#4]
1009:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 598              	 .loc 2 1009 0
 599 0030 FA78     	 ldrb r2,[r7,#3]
 600 0032 BB78     	 ldrb r3,[r7,#2]
 601 0034 7868     	 ldr r0,[r7,#4]
 602 0036 1146     	 mov r1,r2
 603 0038 1A46     	 mov r2,r3
 604 003a FFF7FEFF 	 bl XMC_USIC_CH_SetInputSource
1010:C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc\xmc_spi.h **** }
 605              	 .loc 2 1010 0
 606 003e 0837     	 adds r7,r7,#8
 607              	.LCFI65:
 608              	 .cfi_def_cfa_offset 8
 609 0040 BD46     	 mov sp,r7
 610              	.LCFI66:
 611              	 .cfi_def_cfa_register 13
 612              	 
 613 0042 80BD     	 pop {r7,pc}
 614              	 .cfi_endproc
 615              	.LFE255:
 617              	 .global SPI_enkoder_MOSI
 618              	 .section .rodata.SPI_enkoder_MOSI,"a",%progbits
 619              	 .align 2
 622              	SPI_enkoder_MOSI:
 623 0000 00810248 	 .word 1208123648
 624 0004 05       	 .byte 5
 625 0005 000000   	 .space 3
 626              	 .global SPI_enkoder_MOSI_Config
 627              	 .section .data.SPI_enkoder_MOSI_Config,"aw",%progbits
 628              	 .align 2
 631              	SPI_enkoder_MOSI_Config:
 632 0000 90       	 .byte -112
 633 0001 000000   	 .space 3
 634 0004 01000000 	 .word 1
 635 0008 01       	 .byte 1
 636 0009 000000   	 .space 3
 637 000c 00       	 .byte 0
 638 000d 00000000 	 .space 7
 638      000000
 639              	 .global SPI_enkoder_MISO
 640              	 .section .rodata.SPI_enkoder_MISO,"a",%progbits
 641              	 .align 2
 644              	SPI_enkoder_MISO:
 645 0000 00810248 	 .word 1208123648
 646 0004 04       	 .byte 4
 647 0005 000000   	 .space 3
 648              	 .global SPI_enkoder_MISO_Config
 649              	 .section .bss.SPI_enkoder_MISO_Config,"aw",%nobits
 650              	 .align 2
 653              	SPI_enkoder_MISO_Config:
 654 0000 00000000 	 .space 20
 654      00000000 
 654      00000000 
 654      00000000 
 654      00000000 
 655              	 .global SPI_enkoder_SCLKOUT
 656              	 .section .rodata.SPI_enkoder_SCLKOUT,"a",%progbits
 657              	 .align 2
 660              	SPI_enkoder_SCLKOUT:
 661 0000 00810248 	 .word 1208123648
 662 0004 0A       	 .byte 10
 663 0005 000000   	 .space 3
 664              	 .global SPI_enkoder_SCLKOUT_Config
 665              	 .section .rodata.SPI_enkoder_SCLKOUT_Config,"a",%progbits
 666              	 .align 2
 669              	SPI_enkoder_SCLKOUT_Config:
 670 0000 90       	 .byte -112
 671 0001 000000   	 .space 3
 672 0004 01000000 	 .word 1
 673 0008 01       	 .byte 1
 674 0009 000000   	 .space 3
 675 000c 00000000 	 .space 8
 675      00000000 
 676              	 .global SPI_enkoder_SS_0
 677              	 .section .rodata.SPI_enkoder_SS_0,"a",%progbits
 678              	 .align 2
 681              	SPI_enkoder_SS_0:
 682 0000 00810248 	 .word 1208123648
 683 0004 08       	 .byte 8
 684 0005 000000   	 .space 3
 685              	 .global SPI_enkoder_SS_0_Config
 686              	 .section .rodata.SPI_enkoder_SS_0_Config,"a",%progbits
 687              	 .align 2
 690              	SPI_enkoder_SS_0_Config:
 691 0000 90       	 .byte -112
 692 0001 000000   	 .space 3
 693 0004 01000000 	 .word 1
 694 0008 01       	 .byte 1
 695 0009 000000   	 .space 3
 696 000c 00000000 	 .space 4
 697 0010 00000200 	 .word 131072
 698              	 .global SPI_enkoder_SS_1
 699              	 .section .rodata.SPI_enkoder_SS_1,"a",%progbits
 700              	 .align 2
 703              	SPI_enkoder_SS_1:
 704 0000 00810248 	 .word 1208123648
 705 0004 0B       	 .byte 11
 706 0005 000000   	 .space 3
 707              	 .global SPI_enkoder_SS_1_Config
 708              	 .section .data.SPI_enkoder_SS_1_Config,"aw",%progbits
 709              	 .align 2
 712              	SPI_enkoder_SS_1_Config:
 713 0000 90       	 .byte -112
 714 0001 000000   	 .space 3
 715 0004 01000000 	 .word 1
 716 0008 01       	 .byte 1
 717 0009 000000   	 .space 3
 718 000c 00000000 	 .space 4
 719 0010 00000100 	 .word 65536
 720              	 .global SPI_enkoder_Channel_Config
 721              	 .section .data.SPI_enkoder_Channel_Config,"aw",%progbits
 722              	 .align 2
 725              	SPI_enkoder_Channel_Config:
 726 0000 808D5B00 	 .word 6000000
 727 0004 00       	 .byte 0
 728 0005 04       	 .byte 4
 729 0006 0002     	 .short 512
 730              	 .global SPI_enkoder_Config
 731              	 .section .rodata.SPI_enkoder_Config,"a",%progbits
 732              	 .align 2
 735              	SPI_enkoder_Config:
 736 0000 00000000 	 .word SPI_enkoder_Channel_Config
 737 0004 00000000 	 .word SPI_enkoder_lInit
 738 0008 00000000 	 .word SPI_enkoder_MOSI
 739 000c 00000000 	 .word SPI_enkoder_MOSI_Config
 740 0010 00000000 	 .word SPI_enkoder_MISO
 741 0014 00000000 	 .word SPI_enkoder_MISO_Config
 742 0018 00000000 	 .word 0
 743 001c 00000000 	 .word 0
 744 0020 00000000 	 .word 0
 745 0024 00000000 	 .word 0
 746 0028 00000000 	 .word SPI_enkoder_SCLKOUT
 747 002c 00000000 	 .word SPI_enkoder_SCLKOUT_Config
 748 0030 00000000 	 .word SPI_enkoder_SS_0
 749 0034 00000000 	 .word SPI_enkoder_SS_1
 750 0038 00000000 	 .word 0
 751 003c 00000000 	 .word 0
 752 0040 00000000 	 .word 0
 753 0044 00000000 	 .word 0
 754 0048 00000000 	 .word 0
 755 004c 00000000 	 .word 0
 756 0050 00000000 	 .word SPI_enkoder_SS_0_Config
 757 0054 00000000 	 .word SPI_enkoder_SS_1_Config
 758 0058 00000000 	 .word 0
 759 005c 00000000 	 .word 0
 760 0060 00000000 	 .word 0
 761 0064 00000000 	 .word 0
 762 0068 00000000 	 .word 0
 763 006c 00000000 	 .word 0
 764 0070 00000000 	 .word 0
 765 0074 00000000 	 .word 0
 766 0078 00000000 	 .word 0
 767 007c 03       	 .byte 3
 768 007d 03       	 .byte 3
 769 007e 0000     	 .space 2
 770 0080 00000000 	 .word 0
 771 0084 02       	 .byte 2
 772 0085 02       	 .byte 2
 773 0086 00       	 .byte 0
 774 0087 02       	 .byte 2
 775 0088 02       	 .byte 2
 776 0089 00       	 .byte 0
 777 008a 00       	 .byte 0
 778 008b 00       	 .space 1
 779              	 .global SPI_enkoder_runtime
 780              	 .section .data.SPI_enkoder_runtime,"aw",%progbits
 781              	 .align 2
 784              	SPI_enkoder_runtime:
 785 0000 08000000 	 .word 8
 786 0004 00000000 	 .space 24
 786      00000000 
 786      00000000 
 786      00000000 
 786      00000000 
 787 001c 00       	 .byte 0
 788 001d 01       	 .byte 1
 789 001e 01       	 .byte 1
 790 001f 00       	 .byte 0
 791 0020 00       	 .byte 0
 792 0021 00       	 .byte 0
 793 0022 01       	 .byte 1
 794 0023 00       	 .space 1
 795              	 .global SPI_enkoder
 796              	 .section .data.SPI_enkoder,"aw",%progbits
 797              	 .align 2
 800              	SPI_enkoder:
 801 0000 00000340 	 .word 1073938432
 802 0004 00000000 	 .word SPI_enkoder_Config
 803 0008 00000000 	 .word SPI_enkoder_runtime
 804              	 .section .text.SPI_enkoder_lInit,"ax",%progbits
 805              	 .align 2
 806              	 .thumb
 807              	 .thumb_func
 809              	SPI_enkoder_lInit:
 810              	.LFB291:
 811              	 .file 3 "../Dave/Generated/SPI_MASTER/spi_master_conf.c"
   1:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * DAVE APP Name : SPI_MASTER       APP Version: 4.3.20
   3:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** *
   4:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * NOTE:
   5:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
   8:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**
   9:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @cond
  10:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  12:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  13:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * All rights reserved.
  14:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  15:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * following conditions are met:
  17:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  18:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   disclaimer.
  20:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  21:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  24:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  27:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  35:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  39:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Change History
  40:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * --------------
  41:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  42:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Initial version<br>
  44:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  45:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-02-20:
  46:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Guard is generated for dx0_input. This helps to cross check the dynamic mode change suppor
  47:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  48:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-05-08:
  49:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Bug fix for code generation if advanced pin configuration is not enabled.<br>
  50:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Seperate code generation for full duplex mode<br>
  51:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Conditional code generation for parity error<br>
  52:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - XMC_SPI_CH_EnableFEM() and XMC_SPI_CH_SetBitOrderLsbFirst() are generated conditionally<br
  53:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Configuration for Leading/Training is added<br>
  54:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  55:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-06-20:
  56:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Code generation for parity error is generated after selecting the parity type and enabling
  57:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *        interrupt settings tab.<br>
  58:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - word_length is added to SPI_MASTER_DYNAMIC_CONFIG_t, to support runtime change.<br>
  59:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Clock settings are updated with combo. So defined a map locally for clcok settings.
  60:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  61:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-07-07:
  62:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  63:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  64:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-09-01:
  65:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - 'gpio_mode_alternate_function' is renamed as 'gpio_output_alternate_function' and extended
  66:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  67:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-09-30:
  68:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - dummy read are added for setena bit field.
  69:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  70:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-10-14:
  71:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  72:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - bug fix: node pointer assignment for protocol event is generated always.  
  73:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - XMC_USIC_CH_TriggerServiceRequest() is generated during init,  
  74:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - receive start disable event is removed from the DMA callback to support the higher baudrat
  75:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  76:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2016-01-20:
  77:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - In DMA mode, TDV flag polling is added to ensure last byte is shifted out from the buffer.
  78:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  79:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @endcond
  80:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  81:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
  82:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
  83:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
  84:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * HEADER FILES
  85:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  86:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #include "spi_master.h"
  87:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
  88:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
  89:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * LOCAL ROUTINES
  90:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
  91:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
  92:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
  93:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function implements the data transmission. It is called from the transmit interrupt service hand
  94:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function pushes data to the output block and releases control. It is called again when the previ
  95:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * transmitted. When transmit FIFO is used, the function sets the trigger limit based on the size o
  96:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * transmitted. This makes sure that the CPU usage is optimum.
  97:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  98:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
  99:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 100:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle);
 101:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 102:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 103:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 104:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function implements the data reception. It is called from the receive interrupt service handler.
 105:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function reads data from the receive block and updates the receive buffer. It is called again wh
 106:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * received again. When receive FIFO is used, the function sets the trigger limit based on the size
 107:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * received. This makes sure that the CPU usage is optimum.
 108:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 109:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
 110:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 111:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle);
 112:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 113:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_PARITY_ERROR == 1U)
 114:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 115:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function monitors the configured protocol interrupt flags. It is called from the protocol interr
 116:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function reads the status of the SPI_MASTER channel and checks for configured flags in the APP G
 117:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * function is provided in the APP UI, it will be called when the selected flag is set.
 118:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 119:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
 120:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 121:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle);
 122:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 123:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
 124:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * DATA STRUCTURES
 125:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
 126:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 127:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** static SPI_MASTER_STATUS_t SPI_enkoder_lInit(void);
 128:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /* Data Transmit pin from SPI_MASTER */
 129:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_enkoder_MOSI = 
 130:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 131:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT1_BASE,
 132:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)5
 133:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };         
 134:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       
 135:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_GPIO_CONFIG_t SPI_enkoder_MOSI_Config = 
 136:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** { 
 137:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 138:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 139:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 140:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 141:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 142:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 143:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .hw_control = XMC_GPIO_HWCTRL_DISABLED
 144:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 145:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 146:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /* Data Receive pin for SPI_MASTER */
 147:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_enkoder_MISO = 
 148:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 149:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT1_BASE,
 150:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)4
 151:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 152:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 153:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_GPIO_CONFIG_t SPI_enkoder_MISO_Config = 
 154:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 155:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 156:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 157:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_INPUT_TRISTATE,
 158:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 159:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                         
 160:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 161:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 162:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_enkoder_SCLKOUT = 
 163:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 164:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT1_BASE,
 165:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)10
 166:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };     
 167:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 168:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_CONFIG_t SPI_enkoder_SCLKOUT_Config = 
 169:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** { 
 170:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 171:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 172:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 173:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 174:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 175:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** }
 176:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 177:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 178:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_enkoder_SS_0 =
 179:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 180:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port = (XMC_GPIO_PORT_t *)PORT1_BASE,
 181:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .pin  = (uint8_t)8
 182:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 183:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 184:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_CONFIG_t SPI_enkoder_SS_0_Config =
 185:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 186:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port_config =
 187:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 188:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 189:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 190:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 191:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 192:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_ch = XMC_SPI_CH_SLAVE_SELECT_1
 193:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 194:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 195:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_enkoder_SS_1 =
 196:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 197:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port = (XMC_GPIO_PORT_t *)PORT1_BASE,
 198:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .pin  = (uint8_t)11
 199:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 200:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              
 201:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_GPIO_CONFIG_t SPI_enkoder_SS_1_Config =
 202:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 203:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port_config =
 204:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 205:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 206:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 207:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 208:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 209:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_ch = XMC_SPI_CH_SLAVE_SELECT_0
 210:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 211:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 212:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** XMC_SPI_CH_CONFIG_t SPI_enkoder_Channel_Config =
 213:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 214:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .baudrate = 6000000U,
 215:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .bus_mode = (XMC_SPI_CH_BUS_MODE_t)XMC_SPI_CH_BUS_MODE_MASTER,
 216:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .selo_inversion = XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS,
 217:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .parity_mode = XMC_USIC_CH_PARITY_MODE_EVEN
 218:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 219:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****               
 220:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 221:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_CONFIG_t SPI_enkoder_Config  = 
 222:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 223:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .channel_config          = &SPI_enkoder_Channel_Config,
 224:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .fptr_spi_master_config  = SPI_enkoder_lInit,
 225:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* FIFO configuration */
 226:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_fifo_size            = (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_8WORDS,
 227:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_fifo_size            = (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_8WORDS,
 228:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Clock Settings */
 229:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .shift_clk_passive_level = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED, 
 230:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_lines      = (uint8_t)2,
 231:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .leading_trailing_delay  = (uint8_t)2,
 232:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .spi_master_config_mode  = XMC_SPI_CH_MODE_STANDARD, /* spi master initial mode configured mode *
 233:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .transmit_mode           = SPI_MASTER_TRANSFER_MODE_DIRECT,
 234:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .receive_mode            = SPI_MASTER_TRANSFER_MODE_DIRECT,
 235:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****    
 236:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_cbhandler            = NULL,
 237:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_cbhandler            = NULL,
 238:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .parity_cbhandler        = NULL,
 239:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_0_pin              = &SPI_enkoder_MOSI, /*!< mosi0 pin pointer*/
 240:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_0_pin_config       = &SPI_enkoder_MOSI_Config,
 241:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_1_pin              = &SPI_enkoder_MISO,
 242:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_1_pin_config       = &SPI_enkoder_MISO_Config,
 243:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_2_pin              = NULL,
 244:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_2_pin_config       = NULL,
 245:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_3_pin              = NULL,
 246:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_3_pin_config       = NULL,
 247:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .sclk_out_pin_config     = &SPI_enkoder_SCLKOUT_Config,
 248:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .sclk_out_pin            = &SPI_enkoder_SCLKOUT,
 249:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_pin        = {&SPI_enkoder_SS_0, &SPI_enkoder_SS_1,
 250:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 251:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 252:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL
 253:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              },
 254:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_pin_config = {&SPI_enkoder_SS_0_Config, &SPI_enkoder_SS_1_Config,
 255:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 256:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 257:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL
 258:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              },
 259:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 260:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_sr   = (SPI_MASTER_SR_ID_t)SPI_MASTER_SR_ID_0,
 261:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_sr   = (SPI_MASTER_SR_ID_t)SPI_MASTER_SR_ID_0,
 262:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 263:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                            
 264:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_RUNTIME_t SPI_enkoder_runtime =
 265:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 266:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .spi_master_mode = XMC_SPI_CH_MODE_STANDARD, /* spi master transmission mode */
 267:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .word_length     = 8U,
 268:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                        
 269:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #ifdef USIC0_C0_DX0_P1_4
 270:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input = SPI_MASTER_INPUT_B,
 271:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #else
 272:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input = SPI_MASTER_INPUT_INVALID,
 273:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #endif
 274:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 275:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #ifdef USIC0_C0_DX0_P1_5
 276:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input_half_duplex = SPI_MASTER_INPUT_B,
 277:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #else
 278:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input_half_duplex = SPI_MASTER_INPUT_INVALID,
 279:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #endif
 280:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                            
 281:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_data_dummy = false,
 282:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_data_dummy = true,
 283:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_busy = false,
 284:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_busy = false
 285:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 286:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                   
 287:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_t SPI_enkoder =
 288:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 289:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .channel = XMC_SPI0_CH0, /* USIC channel */
 290:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .config  = &SPI_enkoder_Config, /* spi master configuration structure pointer */
 291:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .runtime = &SPI_enkoder_runtime,
 292:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 293:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                           
 294:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 295:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @brief Configure the port registers and data input registers of SPI channel
 296:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 297:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @param[in] handle Pointer to an object of SPI_MASTER configuration
 298:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 299:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** static SPI_MASTER_STATUS_t SPI_enkoder_lInit(void)
 300:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 812              	 .loc 3 300 0
 813              	 .cfi_startproc
 814              	 
 815              	 
 816 0000 80B5     	 push {r7,lr}
 817              	.LCFI67:
 818              	 .cfi_def_cfa_offset 8
 819              	 .cfi_offset 7,-8
 820              	 .cfi_offset 14,-4
 821 0002 82B0     	 sub sp,sp,#8
 822              	.LCFI68:
 823              	 .cfi_def_cfa_offset 16
 824 0004 00AF     	 add r7,sp,#0
 825              	.LCFI69:
 826              	 .cfi_def_cfa_register 7
 301:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   SPI_MASTER_STATUS_t status;
 302:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   status = SPI_MASTER_STATUS_SUCCESS; 
 827              	 .loc 3 302 0
 828 0006 0023     	 movs r3,#0
 829 0008 FB71     	 strb r3,[r7,#7]
 303:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* LLD initialization */
 304:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_Init(XMC_SPI0_CH0, &SPI_enkoder_Channel_Config);
 830              	 .loc 3 304 0
 831 000a 2A48     	 ldr r0,.L15
 832 000c 2A49     	 ldr r1,.L15+4
 833 000e FFF7FEFF 	 bl XMC_SPI_CH_Init
 305:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              
 306:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI0_CH0);
 834              	 .loc 3 306 0
 835 0012 2848     	 ldr r0,.L15
 836 0014 FFF7FEFF 	 bl XMC_SPI_CH_SetBitOrderMsbFirst
 307:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****           
 308:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetWordLength(XMC_SPI0_CH0, (uint8_t)8);
 837              	 .loc 3 308 0
 838 0018 2648     	 ldr r0,.L15
 839 001a 0821     	 movs r1,#8
 840 001c FFF7FEFF 	 bl XMC_SPI_CH_SetWordLength
 309:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 310:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetFrameLength(XMC_SPI0_CH0, (uint8_t)16);
 841              	 .loc 3 310 0
 842 0020 2448     	 ldr r0,.L15
 843 0022 1021     	 movs r1,#16
 844 0024 FFF7FEFF 	 bl XMC_SPI_CH_SetFrameLength
 311:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 312:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the clock polarity and clock delay */
 313:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI0_CH0,
 845              	 .loc 3 313 0
 846 0028 2248     	 ldr r0,.L15
 847 002a 0021     	 movs r1,#0
 848 002c 0022     	 movs r2,#0
 849 002e FFF7FEFF 	 bl XMC_SPI_CH_ConfigureShiftClockOutput
 314:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                        XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
 315:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                        XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
 316:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure Leading/Trailing delay */
 317:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI0_CH0, 2U);
 850              	 .loc 3 317 0
 851 0032 2048     	 ldr r0,.L15
 852 0034 0221     	 movs r1,#2
 853 0036 FFF7FEFF 	 bl XMC_SPI_CH_SetSlaveSelectDelay
 318:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 319:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                
 320:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the input pin properties */
 321:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)4, &SPI_enkoder_MISO_Config.port_config);
 854              	 .loc 3 321 0
 855 003a 2048     	 ldr r0,.L15+8
 856 003c 0421     	 movs r1,#4
 857 003e 204A     	 ldr r2,.L15+12
 858 0040 FFF7FEFF 	 bl XMC_GPIO_Init
 322:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 323:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the data input line selected */
 324:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetInputSource(XMC_SPI0_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_B);
 859              	 .loc 3 324 0
 860 0044 1B48     	 ldr r0,.L15
 861 0046 0021     	 movs r1,#0
 862 0048 0122     	 movs r2,#1
 863 004a FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
 325:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Start the SPI_Channel */
 326:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_Start(XMC_SPI0_CH0);
 864              	 .loc 3 326 0
 865 004e 1948     	 ldr r0,.L15
 866 0050 FFF7FEFF 	 bl XMC_SPI_CH_Start
 327:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 328:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the output pin properties */
 329:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, &SPI_enkoder_MOSI_Config.port_config);
 867              	 .loc 3 329 0
 868 0054 1948     	 ldr r0,.L15+8
 869 0056 0521     	 movs r1,#5
 870 0058 1A4A     	 ldr r2,.L15+16
 871 005a FFF7FEFF 	 bl XMC_GPIO_Init
 330:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     
 331:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Initialize SPI SCLK out pin */
 332:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)10, &SPI_enkoder_SCLKOUT_Config.port_config
 872              	 .loc 3 332 0
 873 005e 1748     	 ldr r0,.L15+8
 874 0060 0A21     	 movs r1,#10
 875 0062 194A     	 ldr r2,.L15+20
 876 0064 FFF7FEFF 	 bl XMC_GPIO_Init
 333:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 334:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the pin properties */
 335:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)8, &SPI_enkoder_SS_0_Config.port_config);
 877              	 .loc 3 335 0
 878 0068 1448     	 ldr r0,.L15+8
 879 006a 0821     	 movs r1,#8
 880 006c 174A     	 ldr r2,.L15+24
 881 006e FFF7FEFF 	 bl XMC_GPIO_Init
 336:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_EnableSlaveSelect(XMC_SPI0_CH0, XMC_SPI_CH_SLAVE_SELECT_1);
 882              	 .loc 3 336 0
 883 0072 1048     	 ldr r0,.L15
 884 0074 4FF40031 	 mov r1,#131072
 885 0078 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 337:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 338:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the pin properties */
 339:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)11, &SPI_enkoder_SS_1_Config.port_config);
 886              	 .loc 3 339 0
 887 007c 0F48     	 ldr r0,.L15+8
 888 007e 0B21     	 movs r1,#11
 889 0080 134A     	 ldr r2,.L15+28
 890 0082 FFF7FEFF 	 bl XMC_GPIO_Init
 340:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 341:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH0,
 891              	 .loc 3 341 0
 892 0086 0B48     	 ldr r0,.L15
 893 0088 1021     	 movs r1,#16
 894 008a 0522     	 movs r2,#5
 895 008c FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 342:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 343:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       (uint32_t)SPI_MASTER_SR_ID_5);
 344:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****             
 345:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure transmit FIFO settings */
 346:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_TXFIFO_Configure(XMC_SPI0_CH0,
 896              	 .loc 3 346 0
 897 0090 0848     	 ldr r0,.L15
 898 0092 0821     	 movs r1,#8
 899 0094 0322     	 movs r2,#3
 900 0096 0123     	 movs r3,#1
 901 0098 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 347:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                8U,
 348:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_8WORDS,
 349:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                1U);
 350:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 351:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the service interrupt nodes for standard transmit FIFO events */
 352:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                
 353:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure receive FIFO settings */
 354:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_RXFIFO_Configure(XMC_SPI0_CH0,
 902              	 .loc 3 354 0
 903 009c 0548     	 ldr r0,.L15
 904 009e 0021     	 movs r1,#0
 905 00a0 0322     	 movs r2,#3
 906 00a2 0723     	 movs r3,#7
 907 00a4 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 355:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                0U,
 356:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_8WORDS,
 357:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                7U);
 358:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****              
 359:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   return status;
 908              	 .loc 3 359 0
 909 00a8 FB79     	 ldrb r3,[r7,#7]
 360:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** }
 910              	 .loc 3 360 0
 911 00aa 1846     	 mov r0,r3
 912 00ac 0837     	 adds r7,r7,#8
 913              	.LCFI70:
 914              	 .cfi_def_cfa_offset 8
 915 00ae BD46     	 mov sp,r7
 916              	.LCFI71:
 917              	 .cfi_def_cfa_register 13
 918              	 
 919 00b0 80BD     	 pop {r7,pc}
 920              	.L16:
 921 00b2 00BF     	 .align 2
 922              	.L15:
 923 00b4 00000340 	 .word 1073938432
 924 00b8 00000000 	 .word SPI_enkoder_Channel_Config
 925 00bc 00810248 	 .word 1208123648
 926 00c0 00000000 	 .word SPI_enkoder_MISO_Config
 927 00c4 00000000 	 .word SPI_enkoder_MOSI_Config
 928 00c8 00000000 	 .word SPI_enkoder_SCLKOUT_Config
 929 00cc 00000000 	 .word SPI_enkoder_SS_0_Config
 930 00d0 00000000 	 .word SPI_enkoder_SS_1_Config
 931              	 .cfi_endproc
 932              	.LFE291:
 934              	 .text
 935              	.Letext0:
 936              	 .file 4 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 937              	 .file 5 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 938              	 .file 6 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc/xmc_gpio.h"
 939              	 .file 7 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/XMCLib/inc/xmc4_gpio.h"
 940              	 .file 8 "../Dave/Generated/SPI_MASTER/spi_master.h"
 941              	 .file 9 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/CMSIS/Include/core_cm4.h"
 942              	 .file 10 "C:/Users/Mafish/Documents/XMCDev/Silniki2_0/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master_conf.c
    {standard input}:20     .text.XMC_USIC_CH_SetInputSource:00000000 $t
    {standard input}:24     .text.XMC_USIC_CH_SetInputSource:00000000 XMC_USIC_CH_SetInputSource
    {standard input}:82     .text.XMC_USIC_CH_SetWordLength:00000000 $t
    {standard input}:86     .text.XMC_USIC_CH_SetWordLength:00000000 XMC_USIC_CH_SetWordLength
    {standard input}:135    .text.XMC_USIC_CH_SetFrameLength:00000000 $t
    {standard input}:139    .text.XMC_USIC_CH_SetFrameLength:00000000 XMC_USIC_CH_SetFrameLength
    {standard input}:188    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:192    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 XMC_USIC_CH_ConfigureShiftClockOutput
    {standard input}:243    .text.XMC_USIC_CH_SetMode:00000000 $t
    {standard input}:247    .text.XMC_USIC_CH_SetMode:00000000 XMC_USIC_CH_SetMode
    {standard input}:292    .text.XMC_SPI_CH_Start:00000000 $t
    {standard input}:296    .text.XMC_SPI_CH_Start:00000000 XMC_SPI_CH_Start
    {standard input}:332    .text.XMC_SPI_CH_SetBitOrderMsbFirst:00000000 $t
    {standard input}:336    .text.XMC_SPI_CH_SetBitOrderMsbFirst:00000000 XMC_SPI_CH_SetBitOrderMsbFirst
    {standard input}:377    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 $t
    {standard input}:381    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 XMC_SPI_CH_SetSlaveSelectDelay
    {standard input}:431    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:435    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 XMC_SPI_CH_ConfigureShiftClockOutput
    {standard input}:473    .text.XMC_SPI_CH_SetWordLength:00000000 $t
    {standard input}:477    .text.XMC_SPI_CH_SetWordLength:00000000 XMC_SPI_CH_SetWordLength
    {standard input}:515    .text.XMC_SPI_CH_SetFrameLength:00000000 $t
    {standard input}:519    .text.XMC_SPI_CH_SetFrameLength:00000000 XMC_SPI_CH_SetFrameLength
    {standard input}:557    .text.XMC_SPI_CH_SetInputSource:00000000 $t
    {standard input}:561    .text.XMC_SPI_CH_SetInputSource:00000000 XMC_SPI_CH_SetInputSource
    {standard input}:622    .rodata.SPI_enkoder_MOSI:00000000 SPI_enkoder_MOSI
    {standard input}:619    .rodata.SPI_enkoder_MOSI:00000000 $d
    {standard input}:631    .data.SPI_enkoder_MOSI_Config:00000000 SPI_enkoder_MOSI_Config
    {standard input}:628    .data.SPI_enkoder_MOSI_Config:00000000 $d
    {standard input}:644    .rodata.SPI_enkoder_MISO:00000000 SPI_enkoder_MISO
    {standard input}:641    .rodata.SPI_enkoder_MISO:00000000 $d
    {standard input}:653    .bss.SPI_enkoder_MISO_Config:00000000 SPI_enkoder_MISO_Config
    {standard input}:650    .bss.SPI_enkoder_MISO_Config:00000000 $d
    {standard input}:660    .rodata.SPI_enkoder_SCLKOUT:00000000 SPI_enkoder_SCLKOUT
    {standard input}:657    .rodata.SPI_enkoder_SCLKOUT:00000000 $d
    {standard input}:669    .rodata.SPI_enkoder_SCLKOUT_Config:00000000 SPI_enkoder_SCLKOUT_Config
    {standard input}:666    .rodata.SPI_enkoder_SCLKOUT_Config:00000000 $d
    {standard input}:681    .rodata.SPI_enkoder_SS_0:00000000 SPI_enkoder_SS_0
    {standard input}:678    .rodata.SPI_enkoder_SS_0:00000000 $d
    {standard input}:690    .rodata.SPI_enkoder_SS_0_Config:00000000 SPI_enkoder_SS_0_Config
    {standard input}:687    .rodata.SPI_enkoder_SS_0_Config:00000000 $d
    {standard input}:703    .rodata.SPI_enkoder_SS_1:00000000 SPI_enkoder_SS_1
    {standard input}:700    .rodata.SPI_enkoder_SS_1:00000000 $d
    {standard input}:712    .data.SPI_enkoder_SS_1_Config:00000000 SPI_enkoder_SS_1_Config
    {standard input}:709    .data.SPI_enkoder_SS_1_Config:00000000 $d
    {standard input}:725    .data.SPI_enkoder_Channel_Config:00000000 SPI_enkoder_Channel_Config
    {standard input}:722    .data.SPI_enkoder_Channel_Config:00000000 $d
    {standard input}:735    .rodata.SPI_enkoder_Config:00000000 SPI_enkoder_Config
    {standard input}:732    .rodata.SPI_enkoder_Config:00000000 $d
    {standard input}:809    .text.SPI_enkoder_lInit:00000000 SPI_enkoder_lInit
    {standard input}:784    .data.SPI_enkoder_runtime:00000000 SPI_enkoder_runtime
    {standard input}:781    .data.SPI_enkoder_runtime:00000000 $d
    {standard input}:800    .data.SPI_enkoder:00000000 SPI_enkoder
    {standard input}:797    .data.SPI_enkoder:00000000 $d
    {standard input}:805    .text.SPI_enkoder_lInit:00000000 $t
    {standard input}:923    .text.SPI_enkoder_lInit:000000b4 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Init
XMC_GPIO_Init
XMC_SPI_CH_EnableSlaveSelect
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_TXFIFO_Configure
XMC_USIC_CH_RXFIFO_Configure
