Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: aceel_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aceel_control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aceel_control"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : aceel_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" into library work
Parsing module <num_display>.
Analyzing Verilog file "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\aceel_control.v" into library work
Parsing module <aceel_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <aceel_control>.
WARNING:HDLCompiler:1127 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\aceel_control.v" Line 57: Assignment to write ignored, since the identifier is never used

Elaborating module <num_display>.
WARNING:HDLCompiler:413 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 41: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 63: Signal <dig1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 80: Signal <dig10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 97: Signal <dig100> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 114: Signal <dig1000> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 181: Result of 15-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v" Line 181: Assignment to result ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\aceel_control.v" Line 130: Net <light_up> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aceel_control>.
    Related source file is "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\aceel_control.v".
        idle1 = 3'b000
        idle2 = 3'b001
        power_config = 3'b010
        rate_config = 3'b011
        format_config = 3'b100
        read_high = 3'b101
        read_low = 3'b110
        hold = 3'b111
        hold_time = 28'b0000000111101000010010000000
        SCLK_freq = 5'b11001
WARNING:Xst:653 - Signal <light_up> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <read>.
    Found 28-bit register for signal <hold_counter>.
    Found 1-bit register for signal <holding>.
    Found 1-bit register for signal <SDO>.
    Found 8-bit register for signal <rx_buffer>.
    Found 1-bit register for signal <CS>.
    Found 1-bit register for signal <SCLK_state>.
    Found 16-bit register for signal <tx_buffer>.
    Found 3-bit register for signal <state>.
    Found 5-bit register for signal <comm_counter>.
    Found 1-bit register for signal <next_bit>.
    Found 16-bit register for signal <axis_value>.
    Found 18-bit register for signal <temp1>.
    Found 18-bit register for signal <temp>.
    Found 3-bit register for signal <next_state>.
    Found 6-bit register for signal <SCLK_counter>.
    Found 6-bit adder for signal <SCLK_counter[5]_GND_1_o_add_2_OUT> created at line 68.
    Found 28-bit adder for signal <hold_counter[27]_GND_1_o_add_12_OUT> created at line 101.
    Found 5-bit adder for signal <comm_counter[4]_GND_1_o_add_27_OUT> created at line 152.
    Found 5-bit comparator greater for signal <n0025> created at line 119
    Found 5-bit comparator lessequal for signal <n0045> created at line 221
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <aceel_control> synthesized.

Synthesizing Unit <num_display>.
    Related source file is "C:\Users\Max\Documents\School\Classes\ECE3710\ece-3710\final2\num_display.v".
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 1111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_26_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_31_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_36_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_41_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_46_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_51_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_56_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_61_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_66_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_70_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_75_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_80_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_85_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_90_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_95_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_100_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_105_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_110_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_114_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_119_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_124_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_129_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_134_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_139_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_144_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_149_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_154_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_158_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_163_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_168_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_173_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_178_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_183_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_188_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_2_o_sub_193_OUT> created at line 173.
    Found 12-bit adder for signal <_n0475> created at line 41.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_29_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_34_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_39_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_44_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_49_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_54_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_59_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_64_OUT> created at line 143.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_73_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_78_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_83_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_88_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_93_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_98_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_103_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_108_OUT> created at line 152.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_117_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_122_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_127_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_132_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_137_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_142_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_147_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_152_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_161_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_166_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_171_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_176_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_181_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_186_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_191_OUT> created at line 172.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_196_OUT> created at line 172.
    Found 16-bit comparator lessequal for signal <n0020> created at line 142
    Found 16-bit comparator lessequal for signal <n0025> created at line 142
    Found 16-bit comparator lessequal for signal <n0031> created at line 142
    Found 16-bit comparator lessequal for signal <n0037> created at line 142
    Found 16-bit comparator lessequal for signal <n0043> created at line 142
    Found 16-bit comparator lessequal for signal <n0049> created at line 142
    Found 16-bit comparator lessequal for signal <n0055> created at line 142
    Found 16-bit comparator lessequal for signal <n0061> created at line 142
    Found 16-bit comparator lessequal for signal <n0067> created at line 142
    Found 16-bit comparator lessequal for signal <n0073> created at line 151
    Found 16-bit comparator lessequal for signal <n0078> created at line 151
    Found 16-bit comparator lessequal for signal <n0084> created at line 151
    Found 16-bit comparator lessequal for signal <n0090> created at line 151
    Found 16-bit comparator lessequal for signal <n0096> created at line 151
    Found 16-bit comparator lessequal for signal <n0102> created at line 151
    Found 16-bit comparator lessequal for signal <n0108> created at line 151
    Found 16-bit comparator lessequal for signal <n0114> created at line 151
    Found 16-bit comparator lessequal for signal <n0120> created at line 151
    Found 16-bit comparator lessequal for signal <n0126> created at line 161
    Found 16-bit comparator lessequal for signal <n0131> created at line 161
    Found 16-bit comparator lessequal for signal <n0137> created at line 161
    Found 16-bit comparator lessequal for signal <n0143> created at line 161
    Found 16-bit comparator lessequal for signal <n0149> created at line 161
    Found 16-bit comparator lessequal for signal <n0155> created at line 161
    Found 16-bit comparator lessequal for signal <n0161> created at line 161
    Found 16-bit comparator lessequal for signal <n0167> created at line 161
    Found 16-bit comparator lessequal for signal <n0173> created at line 161
    Summary:
	inferred  68 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <num_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 71
 12-bit adder                                          : 1
 16-bit subtractor                                     : 35
 28-bit adder                                          : 1
 4-bit adder                                           : 32
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 7
 12-bit register                                       : 1
 16-bit register                                       : 2
 18-bit register                                       : 2
 28-bit register                                       : 1
 3-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 29
 16-bit comparator lessequal                           : 27
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 2-to-1 multiplexer                             : 44
 18-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <aceel_control>.
The following registers are absorbed into counter <SCLK_counter>: 1 register on signal <SCLK_counter>.
The following registers are absorbed into counter <hold_counter>: 1 register on signal <hold_counter>.
The following registers are absorbed into counter <comm_counter>: 1 register on signal <comm_counter>.
Unit <aceel_control> synthesized (advanced).

Synthesizing (advanced) Unit <num_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <num_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 68
 12-bit adder                                          : 1
 16-bit subtractor                                     : 35
 4-bit adder                                           : 32
# Counters                                             : 4
 12-bit up counter                                     : 1
 28-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 89
 Flip-Flops                                            : 89
# Comparators                                          : 29
 16-bit comparator lessequal                           : 27
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 108
 1-bit 2-to-1 multiplexer                              : 26
 16-bit 2-to-1 multiplexer                             : 43
 18-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <display/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1111  | 1111
 0111  | 0111
 1110  | 1110
 1101  | 1101
 1011  | 1011
-------------------
WARNING:Xst:2677 - Node <axis_value_0> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_1> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_2> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_3> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_4> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_5> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_6> of sequential type is unconnected in block <aceel_control>.
WARNING:Xst:2677 - Node <axis_value_7> of sequential type is unconnected in block <aceel_control>.

Optimizing unit <aceel_control> ...

Optimizing unit <num_display> ...
WARNING:Xst:1710 - FF/Latch <hold_counter_21> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_22> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_23> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_24> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_25> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_26> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_counter_27> (without init value) has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/count_11> has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/count_10> has a constant value of 0 in block <aceel_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SCLK_counter_0> in Unit <aceel_control> is equivalent to the following FF/Latch, which will be removed : <display/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aceel_control, actual ratio is 15.
FlipFlop next_state_1 has been replicated 1 time(s)
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)
FlipFlop SDO has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aceel_control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1950
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 38
#      LUT2                        : 29
#      LUT3                        : 319
#      LUT4                        : 44
#      LUT5                        : 442
#      LUT6                        : 210
#      MUXCY                       : 402
#      MUXF7                       : 29
#      VCC                         : 1
#      XORCY                       : 430
# FlipFlops/Latches                : 130
#      FD                          : 54
#      FD_1                        : 2
#      FDE                         : 28
#      FDR                         : 21
#      FDRE                        : 21
#      FDRE_1                      : 2
#      FDSE_1                      : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 4
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  18224     0%  
 Number of Slice LUTs:                 1087  out of   9112    11%  
    Number used as Logic:              1087  out of   9112    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1101
   Number with an unused Flip Flop:     973  out of   1101    88%  
   Number with an unused LUT:            14  out of   1101     1%  
   Number of fully used LUT-FF pairs:   114  out of   1101    10%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
SCLK                               | BUFG                   | 77    |
read                               | NONE(rx_buffer_0)      | 8     |
SCLK_out_OBUF(Mmux_SCLK_out11:O)   | NONE(*)(SDO)           | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.232ns (Maximum Frequency: 160.475MHz)
   Minimum input arrival time before clock: 5.578ns
   Maximum output required time after clock: 120.141ns
   Maximum combinational path delay: 121.418ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.139ns (frequency: 194.577MHz)
  Total number of paths / destination ports: 1676 / 81
-------------------------------------------------------------------------
Delay:               5.139ns (Levels of Logic = 5)
  Source:            SCLK_counter_0 (FF)
  Destination:       display/count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SCLK_counter_0 to display/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.829  SCLK_counter_0 (SCLK_counter_0)
     INV:I->O              1   0.206   0.000  display/Madd__n0475_lut<0>_INV_0 (display/Madd__n0475_lut<0>)
     MUXCY:S->O            1   0.172   0.000  display/Madd__n0475_cy<0> (display/Madd__n0475_cy<0>)
     XORCY:CI->O           1   0.180   0.924  display/Madd__n0475_xor<1> (display/_n0475<10>)
     LUT6:I1->O            5   0.203   0.715  display/_n0651<0>_SW0 (N25)
     LUT6:I5->O            9   0.205   0.829  display/_n0651<0> (display/_n0651)
     FDR:R                     0.430          display/count_1
    ----------------------------------------
    Total                      5.139ns (1.843ns logic, 3.296ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 6.232ns (frequency: 160.475MHz)
  Total number of paths / destination ports: 971 / 104
-------------------------------------------------------------------------
Delay:               3.116ns (Levels of Logic = 2)
  Source:            next_state_0 (FF)
  Destination:       temp_0 (FF)
  Source Clock:      SCLK falling
  Destination Clock: SCLK rising

  Data Path: next_state_0 to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          16   0.447   1.109  next_state_0 (next_state_0)
     LUT6:I4->O           18   0.203   1.050  state[2]_temp[17]_select_52_OUT<0>11 (state[2]_temp[17]_select_52_OUT<0>1)
     LUT6:I5->O            1   0.205   0.000  state[2]_temp[17]_select_52_OUT<0>2 (state[2]_temp[17]_select_52_OUT<0>)
     FD:D                      0.102          temp_0
    ----------------------------------------
    Total                      3.116ns (0.957ns logic, 2.159ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'read'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            rx_buffer_0 (FF)
  Destination:       rx_buffer_1 (FF)
  Source Clock:      read rising
  Destination Clock: read rising

  Data Path: rx_buffer_0 to rx_buffer_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  rx_buffer_0 (rx_buffer_0)
     FDE:D                     0.102          rx_buffer_1
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.820ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       holding (FF)
  Destination Clock: clk rising

  Data Path: reset to holding
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.940  reset_IBUF (reset_IBUF)
     LUT4:I0->O           22   0.203   1.133  _n0155_inv1 (_n0155_inv)
     FDE:CE                    0.322          holding
    ----------------------------------------
    Total                      4.820ns (1.747ns logic, 3.073ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 73 / 37
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       tx_buffer_8 (FF)
  Destination Clock: SCLK rising

  Data Path: reset to tx_buffer_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.797  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.203   0.924  state[2]_tx_buffer[15]_select_49_OUT<8>_SW4_SW2 (N139)
     LUT6:I1->O            1   0.203   0.924  state[2]_tx_buffer[15]_select_49_OUT<8>_SW4 (N63)
     LUT6:I1->O            1   0.203   0.000  state[2]_tx_buffer[15]_select_49_OUT<8> (state[2]_tx_buffer[15]_select_49_OUT<8>)
     FD:D                      0.102          tx_buffer_8
    ----------------------------------------
    Total                      5.578ns (1.933ns logic, 3.645ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'read'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.974ns (Levels of Logic = 1)
  Source:            SDI (PAD)
  Destination:       rx_buffer_0 (FF)
  Destination Clock: read rising

  Data Path: SDI to rx_buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  SDI_IBUF (lights_4_OBUF)
     FDE:D                     0.102          rx_buffer_0
    ----------------------------------------
    Total                      1.974ns (1.324ns logic, 0.650ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK_out_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SDO (FF)
  Destination Clock: SCLK_out_OBUF falling

  Data Path: reset to SDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.797  reset_IBUF (reset_IBUF)
     LUT2:I0->O            3   0.203   0.000  Mmux_next_bit_GND_1_o_MUX_79_o11 (next_bit_GND_1_o_MUX_79_o)
     FD_1:D                    0.102          SDO
    ----------------------------------------
    Total                      3.324ns (1.527ns logic, 1.797ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK'
  Total number of paths / destination ports: 390163340423859870000000000000000000000 / 14
-------------------------------------------------------------------------
Offset:              120.141ns (Levels of Logic = 90)
  Source:            temp1_13 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      SCLK rising

  Data Path: temp1_13 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  temp1_13 (temp1_13)
     LUT5:I2->O            5   0.205   1.079  Mmux_led_val61 (led_val<5>)
     LUT6:I0->O           74   0.203   1.934  display/GND_2_o_value[15]_LessThan_69_o21 (display/Madd_GND_2_o_GND_2_o_add_73_OUT_cy<0>)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_71_OUT121 (display/value[15]_value[15]_mux_71_OUT<5>)
     LUT5:I0->O            1   0.203   0.580  display/GND_2_o_value[15]_LessThan_73_o22 (display/GND_2_o_value[15]_LessThan_73_o21)
     LUT6:I5->O           48   0.205   1.767  display/GND_2_o_value[15]_LessThan_73_o23 (display/GND_2_o_value[15]_LessThan_73_o)
     LUT4:I0->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_76_OUT51 (display/value[15]_value[15]_mux_76_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_78_o21 (display/GND_2_o_value[15]_LessThan_78_o2)
     LUT6:I2->O           56   0.203   1.952  display/GND_2_o_value[15]_LessThan_78_o23 (display/GND_2_o_value[15]_LessThan_78_o)
     LUT6:I0->O            1   0.203   0.924  display/Mmux_value[15]_value[15]_mux_81_OUT51 (display/value[15]_value[15]_mux_81_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_83_o21 (display/GND_2_o_value[15]_LessThan_83_o2)
     LUT6:I2->O           37   0.203   1.707  display/GND_2_o_value[15]_LessThan_83_o23 (display/GND_2_o_value[15]_LessThan_83_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_86_OUT51 (display/value[15]_value[15]_mux_86_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_88_o21 (display/GND_2_o_value[15]_LessThan_88_o2)
     LUT6:I2->O           57   0.203   1.822  display/GND_2_o_value[15]_LessThan_88_o23 (display/GND_2_o_value[15]_LessThan_88_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_91_OUT51 (display/value[15]_value[15]_mux_91_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_93_o21 (display/GND_2_o_value[15]_LessThan_93_o2)
     LUT6:I2->O           41   0.203   1.764  display/GND_2_o_value[15]_LessThan_93_o23 (display/GND_2_o_value[15]_LessThan_93_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_96_OUT51 (display/value[15]_value[15]_mux_96_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_98_o21 (display/GND_2_o_value[15]_LessThan_98_o2)
     LUT6:I2->O           58   0.203   1.829  display/GND_2_o_value[15]_LessThan_98_o23 (display/GND_2_o_value[15]_LessThan_98_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_101_OUT51 (display/value[15]_value[15]_mux_101_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_2_o_value[15]_LessThan_103_o21 (display/GND_2_o_value[15]_LessThan_103_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_103_o23_G (N192)
     MUXF7:I1->O          39   0.140   1.736  display/GND_2_o_value[15]_LessThan_103_o23 (display/GND_2_o_value[15]_LessThan_103_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_106_OUT51 (display/value[15]_value[15]_mux_106_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_2_o_value[15]_LessThan_108_o21 (display/GND_2_o_value[15]_LessThan_108_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_108_o23_G (N190)
     MUXF7:I1->O          54   0.140   1.918  display/GND_2_o_value[15]_LessThan_108_o23 (display/GND_2_o_value[15]_LessThan_108_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_111_OUT151 (display/value[15]_value[15]_mux_111_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_113_o22 (display/GND_2_o_value[15]_LessThan_113_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_113_o23 (display/Madd_GND_2_o_GND_2_o_add_117_OUT_cy<0>)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_115_OUT111 (display/value[15]_value[15]_mux_115_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_117_o21 (display/GND_2_o_value[15]_LessThan_117_o2)
     LUT6:I0->O           56   0.203   1.932  display/GND_2_o_value[15]_LessThan_117_o24 (display/GND_2_o_value[15]_LessThan_117_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_120_OUT151 (display/value[15]_value[15]_mux_120_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_122_o22 (display/GND_2_o_value[15]_LessThan_122_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_122_o23 (display/GND_2_o_value[15]_LessThan_122_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_125_OUT111 (display/value[15]_value[15]_mux_125_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_127_o21 (display/GND_2_o_value[15]_LessThan_127_o2)
     LUT6:I0->O           57   0.203   1.938  display/GND_2_o_value[15]_LessThan_127_o24 (display/GND_2_o_value[15]_LessThan_127_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_130_OUT151 (display/value[15]_value[15]_mux_130_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_132_o22 (display/GND_2_o_value[15]_LessThan_132_o21)
     LUT5:I3->O           40   0.203   1.750  display/GND_2_o_value[15]_LessThan_132_o23 (display/GND_2_o_value[15]_LessThan_132_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_135_OUT111 (display/value[15]_value[15]_mux_135_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_137_o21 (display/GND_2_o_value[15]_LessThan_137_o2)
     LUT6:I0->O           60   0.203   1.958  display/GND_2_o_value[15]_LessThan_137_o24 (display/GND_2_o_value[15]_LessThan_137_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_140_OUT151 (display/value[15]_value[15]_mux_140_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_142_o22 (display/GND_2_o_value[15]_LessThan_142_o21)
     LUT5:I3->O           43   0.203   1.793  display/GND_2_o_value[15]_LessThan_142_o23 (display/GND_2_o_value[15]_LessThan_142_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_145_OUT111 (display/value[15]_value[15]_mux_145_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_147_o21 (display/GND_2_o_value[15]_LessThan_147_o2)
     LUT6:I0->O           53   0.203   1.912  display/GND_2_o_value[15]_LessThan_147_o24 (display/GND_2_o_value[15]_LessThan_147_o)
     LUT5:I0->O            6   0.203   1.109  display/Mmux_value[15]_value[15]_mux_150_OUT151 (display/value[15]_value[15]_mux_150_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_152_o22_G (N180)
     MUXF7:I1->O           1   0.140   0.684  display/GND_2_o_value[15]_LessThan_152_o22 (display/GND_2_o_value[15]_LessThan_152_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_152_o23 (display/GND_2_o_value[15]_LessThan_152_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_155_OUT141 (display/value[15]_value[15]_mux_155_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0441<15>2 (display/_n0441<15>1)
     LUT6:I0->O           52   0.203   1.905  display/_n0441<15>3 (display/Madd_GND_2_o_GND_2_o_add_161_OUT_lut<0>)
     LUT5:I0->O            6   0.203   1.109  display/Mmux_value[15]_value[15]_mux_159_OUT81 (display/value[15]_value[15]_mux_159_OUT<1>)
     LUT6:I0->O            1   0.203   0.000  display/_n0445<15>1_G (N188)
     MUXF7:I1->O           2   0.140   0.961  display/_n0445<15>1 (display/_n0445<15>)
     LUT6:I1->O            1   0.203   0.000  display/_n0445<15>3_G (N194)
     MUXF7:I1->O          47   0.140   1.849  display/_n0445<15>3 (display/_n0445)
     LUT5:I0->O            2   0.203   0.961  display/Mmux_value[15]_value[15]_mux_164_OUT11 (display/value[15]_value[15]_mux_164_OUT<0>)
     LUT6:I1->O            1   0.203   0.000  display/_n0447<15>1_G (N184)
     MUXF7:I1->O           1   0.140   0.924  display/_n0447<15>1 (display/_n0447<15>)
     LUT6:I1->O           57   0.203   1.938  display/_n0447<15>3 (display/_n0447)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_169_OUT81 (display/value[15]_value[15]_mux_169_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  display/_n0449<15>1 (display/_n0449<15>)
     LUT6:I1->O           50   0.203   1.892  display/_n0449<15>3 (display/_n0449)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_174_OUT141 (display/value[15]_value[15]_mux_174_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0453<15>2 (display/_n0453<15>1)
     LUT6:I0->O           61   0.203   1.965  display/_n0453<15>3 (display/_n0453)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_179_OUT81 (display/value[15]_value[15]_mux_179_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  display/_n0455<15>1 (display/_n0455<15>)
     LUT6:I1->O           52   0.203   1.905  display/_n0455<15>3 (display/_n0455)
     LUT5:I0->O            3   0.203   1.015  display/Mmux_value[15]_value[15]_mux_184_OUT141 (display/value[15]_value[15]_mux_184_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0457<15>2 (display/_n0457<15>1)
     LUT6:I0->O           32   0.203   1.636  display/_n0457<15>3 (display/_n0457)
     LUT5:I0->O            2   0.203   0.981  display/Mmux_value[15]_value[15]_mux_189_OUT151 (display/value[15]_value[15]_mux_189_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>12_G (N178)
     MUXF7:I1->O           2   0.140   0.981  display/_n0473<15>12 (display/_n0473<15>12)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>13_G (N168)
     MUXF7:I1->O           6   0.140   0.745  display/_n0473<15>13 (display/_n0473<15>1)
     LUT6:I5->O            6   0.205   1.089  display/_n0473<15>4 (display/_n0473)
     LUT6:I1->O           13   0.203   1.180  display/Mmux_dig121 (display/dig1<1>)
     LUT4:I0->O            2   0.203   0.721  display/led<4>23 (display/led<4>2)
     LUT6:I4->O            1   0.203   0.579  display/led<3>3 (led_3_OBUF)
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                    120.141ns (20.593ns logic, 99.548ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 85 / 15
-------------------------------------------------------------------------
Offset:              8.102ns (Levels of Logic = 5)
  Source:            display/state_FSM_FFd2 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: display/state_FSM_FFd2 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.369  display/state_FSM_FFd2 (display/state_FSM_FFd2)
     LUT6:I0->O            1   0.203   0.580  display/led<4>21 (display/led<4>21)
     LUT4:I3->O            5   0.205   1.059  display/led<4>22 (display/led<4>22)
     LUT5:I0->O            1   0.203   0.684  display/led<7>23 (display/led<7>2)
     LUT6:I4->O            1   0.203   0.579  display/led<6>3 (led_6_OBUF)
     OBUF:I->O                 2.571          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      8.102ns (3.832ns logic, 4.270ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK_out_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            SDO_1 (FF)
  Destination:       lights<5> (PAD)
  Source Clock:      SCLK_out_OBUF falling

  Data Path: SDO_1 to lights<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.579  SDO_1 (SDO_1)
     OBUF:I->O                 2.571          lights_5_OBUF (lights<5>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 260108893615906680000000000000000000000 / 9
-------------------------------------------------------------------------
Delay:               121.418ns (Levels of Logic = 91)
  Source:            button1 (PAD)
  Destination:       led<5> (PAD)

  Data Path: button1 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.349  button1_IBUF (button1_IBUF)
     LUT5:I0->O            5   0.203   1.079  Mmux_led_val61 (led_val<5>)
     LUT6:I0->O           74   0.203   1.934  display/GND_2_o_value[15]_LessThan_69_o21 (display/Madd_GND_2_o_GND_2_o_add_73_OUT_cy<0>)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_71_OUT121 (display/value[15]_value[15]_mux_71_OUT<5>)
     LUT5:I0->O            1   0.203   0.580  display/GND_2_o_value[15]_LessThan_73_o22 (display/GND_2_o_value[15]_LessThan_73_o21)
     LUT6:I5->O           48   0.205   1.767  display/GND_2_o_value[15]_LessThan_73_o23 (display/GND_2_o_value[15]_LessThan_73_o)
     LUT4:I0->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_76_OUT51 (display/value[15]_value[15]_mux_76_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_78_o21 (display/GND_2_o_value[15]_LessThan_78_o2)
     LUT6:I2->O           56   0.203   1.952  display/GND_2_o_value[15]_LessThan_78_o23 (display/GND_2_o_value[15]_LessThan_78_o)
     LUT6:I0->O            1   0.203   0.924  display/Mmux_value[15]_value[15]_mux_81_OUT51 (display/value[15]_value[15]_mux_81_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_83_o21 (display/GND_2_o_value[15]_LessThan_83_o2)
     LUT6:I2->O           37   0.203   1.707  display/GND_2_o_value[15]_LessThan_83_o23 (display/GND_2_o_value[15]_LessThan_83_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_86_OUT51 (display/value[15]_value[15]_mux_86_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_88_o21 (display/GND_2_o_value[15]_LessThan_88_o2)
     LUT6:I2->O           57   0.203   1.822  display/GND_2_o_value[15]_LessThan_88_o23 (display/GND_2_o_value[15]_LessThan_88_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_91_OUT51 (display/value[15]_value[15]_mux_91_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_93_o21 (display/GND_2_o_value[15]_LessThan_93_o2)
     LUT6:I2->O           41   0.203   1.764  display/GND_2_o_value[15]_LessThan_93_o23 (display/GND_2_o_value[15]_LessThan_93_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_96_OUT51 (display/value[15]_value[15]_mux_96_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_2_o_value[15]_LessThan_98_o21 (display/GND_2_o_value[15]_LessThan_98_o2)
     LUT6:I2->O           58   0.203   1.829  display/GND_2_o_value[15]_LessThan_98_o23 (display/GND_2_o_value[15]_LessThan_98_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_101_OUT51 (display/value[15]_value[15]_mux_101_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_2_o_value[15]_LessThan_103_o21 (display/GND_2_o_value[15]_LessThan_103_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_103_o23_G (N192)
     MUXF7:I1->O          39   0.140   1.736  display/GND_2_o_value[15]_LessThan_103_o23 (display/GND_2_o_value[15]_LessThan_103_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_106_OUT51 (display/value[15]_value[15]_mux_106_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_2_o_value[15]_LessThan_108_o21 (display/GND_2_o_value[15]_LessThan_108_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_108_o23_G (N190)
     MUXF7:I1->O          54   0.140   1.918  display/GND_2_o_value[15]_LessThan_108_o23 (display/GND_2_o_value[15]_LessThan_108_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_111_OUT151 (display/value[15]_value[15]_mux_111_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_113_o22 (display/GND_2_o_value[15]_LessThan_113_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_113_o23 (display/Madd_GND_2_o_GND_2_o_add_117_OUT_cy<0>)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_115_OUT111 (display/value[15]_value[15]_mux_115_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_117_o21 (display/GND_2_o_value[15]_LessThan_117_o2)
     LUT6:I0->O           56   0.203   1.932  display/GND_2_o_value[15]_LessThan_117_o24 (display/GND_2_o_value[15]_LessThan_117_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_120_OUT151 (display/value[15]_value[15]_mux_120_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_122_o22 (display/GND_2_o_value[15]_LessThan_122_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_122_o23 (display/GND_2_o_value[15]_LessThan_122_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_125_OUT111 (display/value[15]_value[15]_mux_125_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_127_o21 (display/GND_2_o_value[15]_LessThan_127_o2)
     LUT6:I0->O           57   0.203   1.938  display/GND_2_o_value[15]_LessThan_127_o24 (display/GND_2_o_value[15]_LessThan_127_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_130_OUT151 (display/value[15]_value[15]_mux_130_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_132_o22 (display/GND_2_o_value[15]_LessThan_132_o21)
     LUT5:I3->O           40   0.203   1.750  display/GND_2_o_value[15]_LessThan_132_o23 (display/GND_2_o_value[15]_LessThan_132_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_135_OUT111 (display/value[15]_value[15]_mux_135_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_137_o21 (display/GND_2_o_value[15]_LessThan_137_o2)
     LUT6:I0->O           60   0.203   1.958  display/GND_2_o_value[15]_LessThan_137_o24 (display/GND_2_o_value[15]_LessThan_137_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_140_OUT151 (display/value[15]_value[15]_mux_140_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_2_o_value[15]_LessThan_142_o22 (display/GND_2_o_value[15]_LessThan_142_o21)
     LUT5:I3->O           43   0.203   1.793  display/GND_2_o_value[15]_LessThan_142_o23 (display/GND_2_o_value[15]_LessThan_142_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_145_OUT111 (display/value[15]_value[15]_mux_145_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_2_o_value[15]_LessThan_147_o21 (display/GND_2_o_value[15]_LessThan_147_o2)
     LUT6:I0->O           53   0.203   1.912  display/GND_2_o_value[15]_LessThan_147_o24 (display/GND_2_o_value[15]_LessThan_147_o)
     LUT5:I0->O            6   0.203   1.109  display/Mmux_value[15]_value[15]_mux_150_OUT151 (display/value[15]_value[15]_mux_150_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/GND_2_o_value[15]_LessThan_152_o22_G (N180)
     MUXF7:I1->O           1   0.140   0.684  display/GND_2_o_value[15]_LessThan_152_o22 (display/GND_2_o_value[15]_LessThan_152_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_2_o_value[15]_LessThan_152_o23 (display/GND_2_o_value[15]_LessThan_152_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_155_OUT141 (display/value[15]_value[15]_mux_155_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0441<15>2 (display/_n0441<15>1)
     LUT6:I0->O           52   0.203   1.905  display/_n0441<15>3 (display/Madd_GND_2_o_GND_2_o_add_161_OUT_lut<0>)
     LUT5:I0->O            6   0.203   1.109  display/Mmux_value[15]_value[15]_mux_159_OUT81 (display/value[15]_value[15]_mux_159_OUT<1>)
     LUT6:I0->O            1   0.203   0.000  display/_n0445<15>1_G (N188)
     MUXF7:I1->O           2   0.140   0.961  display/_n0445<15>1 (display/_n0445<15>)
     LUT6:I1->O            1   0.203   0.000  display/_n0445<15>3_G (N194)
     MUXF7:I1->O          47   0.140   1.849  display/_n0445<15>3 (display/_n0445)
     LUT5:I0->O            2   0.203   0.961  display/Mmux_value[15]_value[15]_mux_164_OUT11 (display/value[15]_value[15]_mux_164_OUT<0>)
     LUT6:I1->O            1   0.203   0.000  display/_n0447<15>1_G (N184)
     MUXF7:I1->O           1   0.140   0.924  display/_n0447<15>1 (display/_n0447<15>)
     LUT6:I1->O           57   0.203   1.938  display/_n0447<15>3 (display/_n0447)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_169_OUT81 (display/value[15]_value[15]_mux_169_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  display/_n0449<15>1 (display/_n0449<15>)
     LUT6:I1->O           50   0.203   1.892  display/_n0449<15>3 (display/_n0449)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_174_OUT141 (display/value[15]_value[15]_mux_174_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0453<15>2 (display/_n0453<15>1)
     LUT6:I0->O           61   0.203   1.965  display/_n0453<15>3 (display/_n0453)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_179_OUT81 (display/value[15]_value[15]_mux_179_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  display/_n0455<15>1 (display/_n0455<15>)
     LUT6:I1->O           52   0.203   1.905  display/_n0455<15>3 (display/_n0455)
     LUT5:I0->O            3   0.203   1.015  display/Mmux_value[15]_value[15]_mux_184_OUT141 (display/value[15]_value[15]_mux_184_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0457<15>2 (display/_n0457<15>1)
     LUT6:I0->O           32   0.203   1.636  display/_n0457<15>3 (display/_n0457)
     LUT5:I0->O            2   0.203   0.981  display/Mmux_value[15]_value[15]_mux_189_OUT151 (display/value[15]_value[15]_mux_189_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>12_G (N178)
     MUXF7:I1->O           2   0.140   0.981  display/_n0473<15>12 (display/_n0473<15>12)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>13_G (N168)
     MUXF7:I1->O           6   0.140   0.745  display/_n0473<15>13 (display/_n0473<15>1)
     LUT6:I5->O            6   0.205   1.089  display/_n0473<15>4 (display/_n0473)
     LUT6:I1->O           13   0.203   1.180  display/Mmux_dig121 (display/dig1<1>)
     LUT4:I0->O            2   0.203   0.721  display/led<4>23 (display/led<4>2)
     LUT6:I4->O            1   0.203   0.579  display/led<3>3 (led_3_OBUF)
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                    121.418ns (21.366ns logic, 100.052ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    5.636|    3.116|    2.675|         |
clk            |    2.455|         |         |         |
read           |    1.733|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCLK_out_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    4.230|         |         |         |
clk            |    5.139|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock read
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    2.833|         |         |         |
read           |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 52.13 secs
 
--> 

Total memory usage is 272524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    2 (   0 filtered)

