Designed a non-pipelined RISC-V processor core in Verilog, compliant with the base integer (32)
instruction set.
Implemented instruction fetch, decode, execute, memory access, and write-back logic.
Validated correct execution through RTL simulation and waveform analysis
