#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Jan 20 14:35:16 2023
# Process ID: 8920
# Current directory: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12908 C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/vivado.log
# Journal file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
set_property generate_synth_checkpoint true [get_files  {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci}]
generate_target all [get_files  {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_mem_2'...
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 920.652 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
launch_run -jobs 8 {clk_25Mhz_synth_1 rom_mem_1_synth_1 rom_mem_2_synth_1}
[Fri Jan 20 14:36:50 2023] Launched clk_25Mhz_synth_1, rom_mem_1_synth_1, rom_mem_2_synth_1...
Run output will be captured here:
clk_25Mhz_synth_1: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/clk_25Mhz_synth_1/runme.log
rom_mem_1_synth_1: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/rom_mem_1_synth_1/runme.log
rom_mem_2_synth_1: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/rom_mem_2_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_25Mhz'... please wait for 'clk_25Mhz_synth_1' run to finish...
wait_on_run clk_25Mhz_synth_1
[Fri Jan 20 14:36:51 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Fri Jan 20 14:36:56 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Fri Jan 20 14:37:01 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Fri Jan 20 14:37:06 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Fri Jan 20 14:37:11 2023] clk_25Mhz_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 942.082 ; gain = 21.430
export_simulation -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
INFO: [Vivado 12-4357] Exporting simulation files for 'rom_mem_1'... please wait for 'rom_mem_1_synth_1' run to finish...
wait_on_run rom_mem_1_synth_1
[Fri Jan 20 14:37:12 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:17 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:22 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:27 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:37 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:47 2023] Waiting for rom_mem_1_synth_1 to finish...
[Fri Jan 20 14:37:47 2023] rom_mem_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 942.082 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
INFO: [Vivado 12-4357] Exporting simulation files for 'rom_mem_2'... please wait for 'rom_mem_2_synth_1' run to finish...
wait_on_run rom_mem_2_synth_1
[Fri Jan 20 14:37:47 2023] Waiting for rom_mem_2_synth_1 to finish...
[Fri Jan 20 14:37:47 2023] rom_mem_2_synth_1 finished
export_simulation -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 14:39:08 2023...
