

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_57_3_proc2'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3  |      265|      265|        26|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1198|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      243|    -|
|Register             |        -|     -|     1266|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1266|     1441|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln60_10_fu_535_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_11_fu_557_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_12_fu_575_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_13_fu_593_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_14_fu_611_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_15_fu_629_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_1_fu_337_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_2_fu_363_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_3_fu_381_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_4_fu_407_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_5_fu_429_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_6_fu_447_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_7_fu_468_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_8_fu_491_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_9_fu_513_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_297_p2          |         +|   0|  0|  71|          64|          64|
    |j_fu_309_p2                 |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage11_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_642            |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_315_p2         |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1198|        1051|        1047|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  81|         17|    1|         17|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j46_load         |   9|          2|    4|          8|
    |b_stream_blk_n                    |   9|          2|    1|          2|
    |gmem_b_blk_n_AR                   |   9|          2|    1|          2|
    |gmem_b_blk_n_R                    |   9|          2|    1|          2|
    |j46_fu_76                         |   9|          2|    4|          8|
    |m_axi_gmem_b_ARADDR               |  81|         17|   64|       1088|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 243|         52|   80|       1135|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_read_reg_668                    |  64|   0|   64|          0|
    |add_ln60_s_reg_755                |   4|   0|    7|          3|
    |ap_CS_fsm                         |  16|   0|   16|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_b_addr_10_read_reg_876       |   8|   0|    8|          0|
    |gmem_b_addr_10_reg_790            |  64|   0|   64|          0|
    |gmem_b_addr_11_read_reg_881       |   8|   0|    8|          0|
    |gmem_b_addr_11_reg_796            |  64|   0|   64|          0|
    |gmem_b_addr_12_read_reg_886       |   8|   0|    8|          0|
    |gmem_b_addr_12_reg_802            |  64|   0|   64|          0|
    |gmem_b_addr_13_read_reg_891       |   8|   0|    8|          0|
    |gmem_b_addr_13_reg_808            |  64|   0|   64|          0|
    |gmem_b_addr_14_read_reg_896       |   8|   0|    8|          0|
    |gmem_b_addr_14_reg_814            |  64|   0|   64|          0|
    |gmem_b_addr_15_read_reg_901       |   8|   0|    8|          0|
    |gmem_b_addr_15_reg_820            |  64|   0|   64|          0|
    |gmem_b_addr_1_read_reg_831        |   8|   0|    8|          0|
    |gmem_b_addr_1_reg_715             |  64|   0|   64|          0|
    |gmem_b_addr_2_read_reg_836        |   8|   0|    8|          0|
    |gmem_b_addr_2_reg_732             |  64|   0|   64|          0|
    |gmem_b_addr_3_read_reg_841        |   8|   0|    8|          0|
    |gmem_b_addr_3_reg_738             |  64|   0|   64|          0|
    |gmem_b_addr_4_read_reg_846        |   8|   0|    8|          0|
    |gmem_b_addr_4_reg_749             |  64|   0|   64|          0|
    |gmem_b_addr_5_read_reg_851        |   8|   0|    8|          0|
    |gmem_b_addr_5_reg_760             |  64|   0|   64|          0|
    |gmem_b_addr_6_read_reg_856        |   8|   0|    8|          0|
    |gmem_b_addr_6_reg_766             |  64|   0|   64|          0|
    |gmem_b_addr_7_read_reg_861        |   8|   0|    8|          0|
    |gmem_b_addr_7_reg_772             |  64|   0|   64|          0|
    |gmem_b_addr_8_read_reg_866        |   8|   0|    8|          0|
    |gmem_b_addr_8_reg_778             |  64|   0|   64|          0|
    |gmem_b_addr_9_read_reg_871        |   8|   0|    8|          0|
    |gmem_b_addr_9_reg_784             |  64|   0|   64|          0|
    |gmem_b_addr_read_reg_826          |   8|   0|    8|          0|
    |gmem_b_addr_reg_698               |  64|   0|   64|          0|
    |icmp_ln57_reg_704                 |   1|   0|    1|          0|
    |icmp_ln57_reg_704_pp0_iter1_reg   |   1|   0|    1|          0|
    |j46_cast_reg_721                  |   4|   0|    5|          1|
    |j46_fu_76                         |   4|   0|    4|          0|
    |j46_load_reg_687                  |   4|   0|    4|          0|
    |zext_ln60_1_cast_reg_726          |   4|   0|    6|          2|
    |zext_ln60_3_cast_reg_744          |   4|   0|    7|          3|
    |zext_ln60_cast_reg_708            |   4|   0|    5|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1266|   0| 1276|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_57_3_proc2|  return value|
|m_axi_gmem_b_AWVALID     |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWREADY     |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWADDR      |  out|   64|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWID        |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWLEN       |  out|   32|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWSIZE      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWBURST     |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWLOCK      |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWCACHE     |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWPROT      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWQOS       |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWREGION    |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWUSER      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WVALID      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WREADY      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WDATA       |  out|    8|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WSTRB       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WLAST       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WID         |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WUSER       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARVALID     |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARREADY     |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARADDR      |  out|   64|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARID        |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARLEN       |  out|   32|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARSIZE      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARBURST     |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARLOCK      |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARCACHE     |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARPROT      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARQOS       |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARREGION    |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARUSER      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RVALID      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RREADY      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RDATA       |   in|    8|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RLAST       |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RID         |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RFIFONUM    |   in|   11|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RUSER       |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RRESP       |   in|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BVALID      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BREADY      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BRESP       |   in|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BID         |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BUSER       |   in|    1|       m_axi|                      gmem_b|       pointer|
|B                        |   in|   64|     ap_none|                           B|        scalar|
|b_stream_din             |  out|  128|     ap_fifo|                    b_stream|       pointer|
|b_stream_num_data_valid  |   in|    3|     ap_fifo|                    b_stream|       pointer|
|b_stream_fifo_cap        |   in|    3|     ap_fifo|                    b_stream|       pointer|
|b_stream_full_n          |   in|    1|     ap_fifo|                    b_stream|       pointer|
|b_stream_write           |  out|    1|     ap_fifo|                    b_stream|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

