Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Feb 14 17:08:10 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_mod_timing_summary_routed.rpt -pb counter_mod_timing_summary_routed.pb -rpx counter_mod_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_mod
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.390      -30.759                     33                   33        0.252        0.000                      0                   33       -1.012       -1.118                       2                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
CLK_I           {0.000 20.000}       40.000          25.000          
  clk100        {0.000 0.571}        1.143           875.000         
  clk_feedback  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                            15.000        0.000                       0                     1  
  clk100             -1.390      -30.759                     33                   33        0.252        0.000                      0                   33       -1.012       -1.118                       2                    35  
  clk_feedback                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           33  Failing Endpoints,  Worst Slack       -1.390ns,  Total Violation      -30.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -1.012ns,  Total Violation       -1.118ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.037ns (80.625%)  route 0.489ns (19.375%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 7.234 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.638    q_reg[24]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    q_reg[28]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.975 r  q_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.975    q_reg[32]_i_1_n_7
    SLICE_X65Y80         FDRE                                         r  q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.495     7.234    clk100_BUFG
    SLICE_X65Y80         FDRE                                         r  q_reg[32]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.037     7.522    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.062     7.584    q_reg[32]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.387ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 7.234 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.638    q_reg[24]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.972 r  q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.972    q_reg[28]_i_1_n_6
    SLICE_X65Y79         FDRE                                         r  q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.495     7.234    clk100_BUFG
    SLICE_X65Y79         FDRE                                         r  q_reg[29]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.037     7.522    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.062     7.584    q_reg[29]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 -1.387    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 2.013ns (80.440%)  route 0.489ns (19.560%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 7.234 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.638    q_reg[24]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.951 r  q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.951    q_reg[28]_i_1_n_4
    SLICE_X65Y79         FDRE                                         r  q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.495     7.234    clk100_BUFG
    SLICE_X65Y79         FDRE                                         r  q_reg[31]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.037     7.522    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.062     7.584    q_reg[31]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.939ns (79.844%)  route 0.489ns (20.156%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 7.234 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.638    q_reg[24]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.877 r  q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.877    q_reg[28]_i_1_n_5
    SLICE_X65Y79         FDRE                                         r  q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.495     7.234    clk100_BUFG
    SLICE_X65Y79         FDRE                                         r  q_reg[30]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.037     7.522    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.062     7.584    q_reg[30]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 7.234 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.638    q_reg[24]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.861 r  q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.861    q_reg[28]_i_1_n_7
    SLICE_X65Y79         FDRE                                         r  q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.495     7.234    clk100_BUFG
    SLICE_X65Y79         FDRE                                         r  q_reg[28]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.037     7.522    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.062     7.584    q_reg[28]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 -1.276    

Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.920ns (79.685%)  route 0.489ns (20.315%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 7.233 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.858 r  q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.858    q_reg[24]_i_1_n_6
    SLICE_X65Y78         FDRE                                         r  q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.494     7.233    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[25]/C
                         clock pessimism              0.325     7.558    
                         clock uncertainty           -0.037     7.521    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.062     7.583    q_reg[25]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                 -1.274    

Slack (VIOLATED) :        -1.253ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.899ns (79.506%)  route 0.489ns (20.494%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 7.233 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.837 r  q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.837    q_reg[24]_i_1_n_4
    SLICE_X65Y78         FDRE                                         r  q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.494     7.233    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[27]/C
                         clock pessimism              0.325     7.558    
                         clock uncertainty           -0.037     7.521    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.062     7.583    q_reg[27]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                 -1.253    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.825ns (78.851%)  route 0.489ns (21.149%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 7.233 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.763 r  q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.763    q_reg[24]_i_1_n_5
    SLICE_X65Y78         FDRE                                         r  q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.494     7.233    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[26]/C
                         clock pessimism              0.325     7.558    
                         clock uncertainty           -0.037     7.521    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.062     7.583    q_reg[26]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.809ns (78.704%)  route 0.489ns (21.296%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 7.233 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.524    q_reg[20]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.747 r  q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.747    q_reg[24]_i_1_n_7
    SLICE_X65Y78         FDRE                                         r  q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.494     7.233    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[24]/C
                         clock pessimism              0.325     7.558    
                         clock uncertainty           -0.037     7.521    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.062     7.583    q_reg[24]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk100 rise@1.143ns - clk100 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.806ns (78.676%)  route 0.489ns (21.324%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 7.231 - 1.143 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.019ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.690    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.778 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.968     4.746    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.842 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.606     6.448    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  q_reg[5]/Q
                         net (fo=1, routed)           0.480     7.385    q_reg_n_0_[5]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.059 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    q_reg[4]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.182    q_reg[8]_i_1_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.296    q_reg[12]_i_1_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.410    q_reg[16]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.744    q_reg[20]_i_1_n_6
    SLICE_X65Y77         FDRE                                         r  q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     1.143     1.143 r  
    A16                                               0.000     1.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     1.143    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     2.529 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.691    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.774 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.874     5.649    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.740 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          1.492     7.231    clk100_BUFG
    SLICE_X65Y77         FDRE                                         r  q_reg[21]/C
                         clock pessimism              0.325     7.556    
                         clock uncertainty           -0.037     7.519    
    SLICE_X65Y77         FDRE (Setup_fdre_C_D)        0.062     7.581    q_reg[21]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                 -1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.976    clk100_BUFG
    SLICE_X65Y76         FDRE                                         r  q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  q_reg[19]/Q
                         net (fo=1, routed)           0.108     2.226    q_reg_n_0_[19]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.334 r  q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.334    q_reg[16]_i_1_n_4
    SLICE_X65Y76         FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.846     2.531    clk100_BUFG
    SLICE_X65Y76         FDRE                                         r  q_reg[19]/C
                         clock pessimism             -0.555     1.976    
    SLICE_X65Y76         FDRE (Hold_fdre_C_D)         0.105     2.081    q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.976    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  q_reg[7]/Q
                         net (fo=1, routed)           0.108     2.226    q_reg_n_0_[7]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.334 r  q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.334    q_reg[4]_i_1_n_4
    SLICE_X65Y73         FDRE                                         r  q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.846     2.531    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[7]/C
                         clock pessimism             -0.555     1.976    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105     2.081    q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.578     1.975    clk100_BUFG
    SLICE_X65Y74         FDRE                                         r  q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  q_reg[11]/Q
                         net (fo=1, routed)           0.108     2.225    q_reg_n_0_[11]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.333 r  q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.333    q_reg[8]_i_1_n_4
    SLICE_X65Y74         FDRE                                         r  q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.845     2.530    clk100_BUFG
    SLICE_X65Y74         FDRE                                         r  q_reg[11]/C
                         clock pessimism             -0.555     1.975    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105     2.080    q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.578     1.975    clk100_BUFG
    SLICE_X65Y75         FDRE                                         r  q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  q_reg[15]/Q
                         net (fo=1, routed)           0.108     2.225    q_reg_n_0_[15]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.333 r  q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.333    q_reg[12]_i_1_n_4
    SLICE_X65Y75         FDRE                                         r  q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.845     2.530    clk100_BUFG
    SLICE_X65Y75         FDRE                                         r  q_reg[15]/C
                         clock pessimism             -0.555     1.975    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105     2.080    q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.978    clk100_BUFG
    SLICE_X65Y77         FDRE                                         r  q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  q_reg[23]/Q
                         net (fo=1, routed)           0.108     2.228    q_reg_n_0_[23]
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.336 r  q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.336    q_reg[20]_i_1_n_4
    SLICE_X65Y77         FDRE                                         r  q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.849     2.533    clk100_BUFG
    SLICE_X65Y77         FDRE                                         r  q_reg[23]/C
                         clock pessimism             -0.555     1.978    
    SLICE_X65Y77         FDRE (Hold_fdre_C_D)         0.105     2.083    q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.978    clk100_BUFG
    SLICE_X65Y72         FDRE                                         r  q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  q_reg[3]/Q
                         net (fo=1, routed)           0.108     2.228    q_reg_n_0_[3]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.336 r  q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.336    q_reg[0]_i_1_n_4
    SLICE_X65Y72         FDRE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.849     2.533    clk100_BUFG
    SLICE_X65Y72         FDRE                                         r  q_reg[3]/C
                         clock pessimism             -0.555     1.978    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105     2.083    q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.976    clk100_BUFG
    SLICE_X65Y76         FDRE                                         r  q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  q_reg[16]/Q
                         net (fo=1, routed)           0.105     2.223    q_reg_n_0_[16]
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.338 r  q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.338    q_reg[16]_i_1_n_7
    SLICE_X65Y76         FDRE                                         r  q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.846     2.531    clk100_BUFG
    SLICE_X65Y76         FDRE                                         r  q_reg[16]/C
                         clock pessimism             -0.555     1.976    
    SLICE_X65Y76         FDRE (Hold_fdre_C_D)         0.105     2.081    q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.978    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  q_reg[24]/Q
                         net (fo=1, routed)           0.105     2.225    q_reg_n_0_[24]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.340 r  q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.340    q_reg[24]_i_1_n_7
    SLICE_X65Y78         FDRE                                         r  q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.850     2.534    clk100_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[24]/C
                         clock pessimism             -0.556     1.978    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.105     2.083    q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.976    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  q_reg[4]/Q
                         net (fo=1, routed)           0.105     2.223    q_reg_n_0_[4]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.338 r  q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.338    q_reg[4]_i_1_n_7
    SLICE_X65Y73         FDRE                                         r  q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.846     2.531    clk100_BUFG
    SLICE_X65Y73         FDRE                                         r  q_reg[4]/C
                         clock pessimism             -0.555     1.976    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105     2.081    q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Destination:            q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@0.571ns period=1.143ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.665    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.715 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.372    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.398 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.578     1.975    clk100_BUFG
    SLICE_X65Y75         FDRE                                         r  q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  q_reg[12]/Q
                         net (fo=1, routed)           0.105     2.222    q_reg_n_0_[12]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.337 r  q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.337    q_reg[12]_i_1_n_7
    SLICE_X65Y75         FDRE                                         r  q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.893    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.946 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.655    clk100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.684 r  clk100_BUFG_inst/O
                         net (fo=33, routed)          0.845     2.530    clk100_BUFG
    SLICE_X65Y75         FDRE                                         r  q_reg[12]/C
                         clock pessimism             -0.555     1.975    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105     2.080    q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 0.571 }
Period(ns):         1.143
Sources:            { clock/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1.143       -1.012     BUFGCTRL_X0Y16   clk100_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.143       -0.106     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X63Y72     q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y74     q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y74     q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y75     q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y75     q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y75     q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y75     q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         1.143       0.143      SLICE_X65Y76     q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.143       212.217    MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y79     q_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y79     q_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y79     q_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y79     q_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y80     q_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y78     q_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y78     q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y78     q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y78     q_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y74     q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X63Y72     q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y76     q_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y76     q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y76     q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y76     q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X64Y72     q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y77     q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y77     q_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y77     q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.571       0.071      SLICE_X65Y77     q_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clock/MMCME2_BASE_inst/CLKFBOUT



