Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_pio_0.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_pio_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_pio_0: "Transforming system: KBandIPsubPro_pio_0"
Info: KBandIPsubPro_pio_0: "Naming system components in system: KBandIPsubPro_pio_0"
Info: KBandIPsubPro_pio_0: "Processing generation queue"
Info: KBandIPsubPro_pio_0: "Generating: KBandIPsubPro_pio_0"
Info: KBandIPsubPro_pio_0: "Generating: KBandIPsubPro_pio_0_altera_avalon_pio_191_ox4mioq"
Info: pio_0: Starting RTL generation for module 'KBandIPsubPro_pio_0_altera_avalon_pio_191_ox4mioq'
Info: pio_0:   Generation command is [exec C:/intelfpga_pro/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_pro/19.1/quartus/bin64/perl/lib -I C:/intelfpga_pro/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/19.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/19.1/quartus/sopc_builder/bin -I C:/intelfpga_pro/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_pro/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=KBandIPsubPro_pio_0_altera_avalon_pio_191_ox4mioq --dir=C:/Users/Duverney/AppData/Local/Temp/alt8031_2893581209494842858.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_pro/19.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt8031_2893581209494842858.dir/0004_pio_0_gen//KBandIPsubPro_pio_0_altera_avalon_pio_191_ox4mioq_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'KBandIPsubPro_pio_0_altera_avalon_pio_191_ox4mioq'
Info: KBandIPsubPro_pio_0: Done "KBandIPsubPro_pio_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
