+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023633    0.004826    0.276107 v _213_/A (sg13g2_nand3_1)
     2    0.013331    0.043062    0.042858    0.318965 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.043116    0.001214    0.320179 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002143    0.020512    0.038996    0.359176 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020512    0.000081    0.359256 v _300_/D (sg13g2_dfrbpq_1)
                                              0.359256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238914   clock uncertainty
                                  0.000000    0.238914   clock reconvergence pessimism
                                 -0.022707    0.216207   library hold time
                                              0.216207   data required time
---------------------------------------------------------------------------------------------
                                              0.216207   data required time
                                             -0.359256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.143050   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023855    0.005155    0.276436 v _191_/B (sg13g2_xnor2_1)
     2    0.011933    0.056244    0.063509    0.339945 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.056259    0.000730    0.340675 v _192_/B (sg13g2_xnor2_1)
     1    0.001966    0.019713    0.041421    0.382095 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.019713    0.000075    0.382171 v _294_/D (sg13g2_dfrbpq_1)
                                              0.382171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238688   clock uncertainty
                                  0.000000    0.238688   clock reconvergence pessimism
                                 -0.022524    0.216164   library hold time
                                              0.216164   data required time
---------------------------------------------------------------------------------------------
                                              0.216164   data required time
                                             -0.382171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.166007   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.023333    0.004352    0.275633 v _195_/B (sg13g2_xor2_1)
     2    0.011519    0.034575    0.061551    0.337185 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034594    0.000748    0.337933 v _196_/B (sg13g2_xor2_1)
     1    0.004379    0.021253    0.044134    0.382067 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021253    0.000254    0.382320 v _295_/D (sg13g2_dfrbpq_1)
                                              0.382320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238906   clock uncertainty
                                  0.000000    0.238906   clock reconvergence pessimism
                                 -0.022878    0.216028   library hold time
                                              0.216028   data required time
---------------------------------------------------------------------------------------------
                                              0.216028   data required time
                                             -0.382320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.166292   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021744    0.000276    0.271558 v _205_/B (sg13g2_nand2_1)
     1    0.005772    0.024863    0.029104    0.300662 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.024866    0.000436    0.301097 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007023    0.037300    0.041713    0.342811 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.037304    0.000288    0.343099 v _211_/A (sg13g2_xnor2_1)
     1    0.001875    0.018888    0.042821    0.385919 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.018888    0.000071    0.385990 v _299_/D (sg13g2_dfrbpq_2)
                                              0.385990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239335   clock uncertainty
                                  0.000000    0.239335   clock reconvergence pessimism
                                 -0.022226    0.217109   library hold time
                                              0.217109   data required time
---------------------------------------------------------------------------------------------
                                              0.217109   data required time
                                             -0.385990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.168881   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031864    0.000453    0.213329 v fanout53/A (sg13g2_buf_8)
     8    0.045188    0.021730    0.057952    0.271281 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.022519    0.002824    0.274105 v _202_/B (sg13g2_xor2_1)
     2    0.014271    0.040146    0.069318    0.343424 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.040171    0.000916    0.344340 v _204_/A (sg13g2_xor2_1)
     1    0.003291    0.019183    0.045318    0.389658 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.019183    0.000249    0.389907 v _297_/D (sg13g2_dfrbpq_1)
                                              0.389907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239280   clock uncertainty
                                  0.000000    0.239280   clock reconvergence pessimism
                                 -0.022294    0.216985   library hold time
                                              0.216985   data required time
---------------------------------------------------------------------------------------------
                                              0.216985   data required time
                                             -0.389907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.172921   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021063    0.049420    0.137739    0.226653 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049449    0.001097    0.227750 v output2/A (sg13g2_buf_2)
     1    0.051137    0.059927    0.097662    0.325412 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.060083    0.002270    0.327682 v sign (out)
                                              0.327682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.327682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.177682   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012704    0.039106    0.127077    0.215990 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039111    0.000464    0.216454 ^ fanout53/A (sg13g2_buf_8)
     8    0.046362    0.024114    0.058288    0.274742 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.026138    0.005304    0.280046 ^ _218_/A1 (sg13g2_o21ai_1)
     1    0.009136    0.048163    0.059435    0.339482 v _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048180    0.000744    0.340225 v _219_/A (sg13g2_inv_1)
     1    0.007107    0.029192    0.033361    0.373586 ^ _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.029220    0.000709    0.374295 ^ _301_/D (sg13g2_dfrbpq_1)
                                              0.374295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238913   clock uncertainty
                                  0.000000    0.238913   clock reconvergence pessimism
                                 -0.043900    0.195013   library hold time
                                              0.195013   data required time
---------------------------------------------------------------------------------------------
                                              0.195013   data required time
                                             -0.374295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.179282   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031860    0.000322    0.213198 v fanout54/A (sg13g2_buf_2)
     5    0.034424    0.044846    0.076294    0.289492 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.044974    0.001865    0.291357 v _199_/B (sg13g2_xnor2_1)
     2    0.011950    0.056814    0.069831    0.361188 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.056824    0.000754    0.361942 v _200_/B (sg13g2_xor2_1)
     1    0.001696    0.016115    0.042356    0.404298 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.016116    0.000066    0.404364 v _296_/D (sg13g2_dfrbpq_1)
                                              0.404364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239572   clock uncertainty
                                  0.000000    0.239572   clock reconvergence pessimism
                                 -0.021584    0.217988   library hold time
                                              0.217988   data required time
---------------------------------------------------------------------------------------------
                                              0.217988   data required time
                                             -0.404364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186376   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012410    0.031858    0.123963    0.212876 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031860    0.000322    0.213198 v fanout54/A (sg13g2_buf_2)
     5    0.034424    0.044846    0.076294    0.289492 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.045005    0.002096    0.291588 v _206_/B (sg13g2_xnor2_1)
     2    0.011770    0.056278    0.069390    0.360978 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.056287    0.000697    0.361675 v _208_/A (sg13g2_xor2_1)
     1    0.004253    0.020946    0.052800    0.414475 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.020946    0.000171    0.414646 v _298_/D (sg13g2_dfrbpq_1)
                                              0.414646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239308   clock uncertainty
                                  0.000000    0.239308   clock reconvergence pessimism
                                 -0.022701    0.216607   library hold time
                                              0.216607   data required time
---------------------------------------------------------------------------------------------
                                              0.216607   data required time
                                             -0.414646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198038   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021063    0.049420    0.137739    0.226653 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049465    0.001337    0.227990 v _127_/A (sg13g2_inv_1)
     1    0.007138    0.029539    0.033811    0.261802 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029553    0.000515    0.262317 ^ output3/A (sg13g2_buf_2)
     1    0.052656    0.074023    0.094085    0.356401 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.074161    0.002606    0.359007 ^ signB (out)
                                              0.359007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.359007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209007   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032391    0.008133    0.276483 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.005047    0.028446    0.055969    0.332452 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.028447    0.000323    0.332775 v output12/A (sg13g2_buf_2)
     1    0.051856    0.060044    0.090689    0.423463 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.060126    0.001548    0.425012 v sine_out[17] (out)
                                              0.425012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.425012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275012   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040817    0.001155    0.227816 ^ _255_/A (sg13g2_nor4_1)
     1    0.003960    0.025313    0.035499    0.263315 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.025314    0.000287    0.263602 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007563    0.055425    0.053919    0.317521 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055432    0.000483    0.318004 ^ output4/A (sg13g2_buf_2)
     1    0.054669    0.076607    0.104789    0.422793 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.076976    0.004304    0.427097 ^ sine_out[0] (out)
                                              0.427097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.427097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024503    0.000402    0.288193 ^ _281_/A (sg13g2_nor2_1)
     1    0.014441    0.038600    0.041718    0.329912 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.038780    0.002114    0.332026 v output35/A (sg13g2_buf_2)
     1    0.052209    0.060831    0.094850    0.426877 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.060920    0.001620    0.428497 v sine_out[8] (out)
                                              0.428497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.428497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278497   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025102    0.002896    0.290688 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.007278    0.039947    0.045469    0.336157 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039958    0.000516    0.336673 v output15/A (sg13g2_buf_2)
     1    0.053411    0.062165    0.094500    0.431173 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062576    0.004099    0.435272 v sine_out[1] (out)
                                              0.435272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.435272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285272   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072390    0.001813    0.317582 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004218    0.024461    0.033745    0.351327 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.024462    0.000297    0.351625 v output16/A (sg13g2_buf_2)
     1    0.051978    0.060396    0.089231    0.440855 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060483    0.001604    0.442459 v sine_out[20] (out)
                                              0.442459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072372    0.001561    0.317330 ^ _160_/A (sg13g2_nor2_1)
     1    0.006004    0.020415    0.042963    0.360294 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020426    0.000377    0.360671 v output14/A (sg13g2_buf_2)
     1    0.051947    0.060025    0.087679    0.448349 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060110    0.001580    0.449930 v sine_out[19] (out)
                                              0.449930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.449930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299930   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040778    0.000196    0.226857 ^ fanout58/A (sg13g2_buf_1)
     5    0.025993    0.072322    0.088912    0.315769 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.072389    0.001798    0.317567 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007253    0.030478    0.040762    0.358329 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.030494    0.000561    0.358890 v output11/A (sg13g2_buf_2)
     1    0.051894    0.060110    0.091651    0.450541 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.060177    0.001338    0.451879 v sine_out[16] (out)
                                              0.451879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301879   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021571    0.001929    0.334534 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004618    0.031941    0.041106    0.375640 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031942    0.000303    0.375943 v output36/A (sg13g2_buf_2)
     1    0.052025    0.060265    0.092125    0.468068 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060350    0.001582    0.469649 v sine_out[9] (out)
                                              0.469649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021557    0.001878    0.334483 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004779    0.032247    0.041567    0.376050 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032248    0.000319    0.376369 v output8/A (sg13g2_buf_2)
     1    0.051968    0.060493    0.092192    0.468561 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060580    0.001599    0.470160 v sine_out[13] (out)
                                              0.470160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.470160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320160   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022096    0.002463    0.331391 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004025    0.031116    0.043504    0.374895 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.031116    0.000295    0.375190 v output29/A (sg13g2_buf_2)
     1    0.054633    0.063287    0.091867    0.467056 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.063755    0.004412    0.471468 v sine_out[32] (out)
                                              0.471468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321468   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021679    0.002304    0.334909 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004732    0.032159    0.041460    0.376369 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032160    0.000327    0.376696 v output6/A (sg13g2_buf_2)
     1    0.052597    0.061222    0.091236    0.467932 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061556    0.003668    0.471600 v sine_out[11] (out)
                                              0.471600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321600   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032772    0.008534    0.276885 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008941    0.030984    0.056588    0.333472 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.030996    0.000547    0.334019 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004994    0.029318    0.042719    0.376739 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029322    0.000328    0.377067 v output23/A (sg13g2_buf_2)
     1    0.054627    0.063269    0.091476    0.468543 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.063643    0.003955    0.472498 v sine_out[27] (out)
                                              0.472498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322498   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032772    0.008534    0.276885 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008941    0.030984    0.056588    0.333472 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.030994    0.000509    0.333982 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005314    0.024197    0.048231    0.382213 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024208    0.000348    0.382561 v output13/A (sg13g2_buf_2)
     1    0.051911    0.060042    0.089102    0.471664 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060125    0.001567    0.473231 v sine_out[18] (out)
                                              0.473231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323231   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033713    0.009474    0.277824 ^ fanout64/A (sg13g2_buf_8)
     8    0.037230    0.021233    0.054781    0.332605 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.021578    0.001954    0.334559 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.006562    0.035808    0.046783    0.381342 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035813    0.000409    0.381750 v output5/A (sg13g2_buf_2)
     1    0.052925    0.061234    0.094343    0.476094 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061312    0.001502    0.477596 v sine_out[10] (out)
                                              0.477596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055895    0.004488    0.281045 ^ fanout59/A (sg13g2_buf_8)
     8    0.048084    0.025432    0.065916    0.346962 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025557    0.001145    0.348107 ^ _275_/A (sg13g2_nor2_1)
     1    0.010955    0.031601    0.037046    0.385153 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.031648    0.000964    0.386117 v output30/A (sg13g2_buf_2)
     1    0.053782    0.062431    0.091706    0.477824 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.062816    0.003978    0.481801 v sine_out[3] (out)
                                              0.481801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331801   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029799    0.003937    0.275267 ^ fanout70/A (sg13g2_buf_8)
     8    0.046483    0.023930    0.055210    0.330477 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.024455    0.002520    0.332996 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006411    0.039503    0.051079    0.384075 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039511    0.000421    0.384496 v output28/A (sg13g2_buf_2)
     1    0.053795    0.062552    0.094626    0.479122 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.062961    0.004100    0.483222 v sine_out[31] (out)
                                              0.483222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.483222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333222   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055895    0.004488    0.281045 ^ fanout59/A (sg13g2_buf_8)
     8    0.048084    0.025432    0.065916    0.346962 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025630    0.001513    0.348475 ^ _212_/A (sg13g2_nor2_1)
     2    0.015449    0.040754    0.044275    0.392749 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040823    0.001357    0.394106 v output26/A (sg13g2_buf_2)
     1    0.054290    0.063008    0.096978    0.491084 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.063126    0.001963    0.493047 v sine_out[2] (out)
                                              0.493047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343047   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015751    0.038587    0.129301    0.218873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038626    0.001108    0.219981 v fanout68/A (sg13g2_buf_8)
     8    0.045857    0.022355    0.060701    0.280682 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.023938    0.004505    0.285187 v _215_/B (sg13g2_nand3_1)
     2    0.007511    0.028518    0.035077    0.320264 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.028531    0.000446    0.320710 ^ _284_/B (sg13g2_and2_1)
     1    0.010917    0.036541    0.072377    0.393086 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036568    0.000902    0.393988 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.073857    0.096036    0.490024 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074105    0.003468    0.493492 ^ sine_out[12] (out)
                                              0.493492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343492   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030630    0.008666    0.274665 v _151_/B (sg13g2_nand2_2)
     5    0.025934    0.040460    0.044597    0.319261 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.040515    0.001228    0.320489 ^ _166_/B (sg13g2_nor2_1)
     1    0.003242    0.016941    0.024732    0.345221 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.016941    0.000129    0.345350 v _167_/B (sg13g2_nor2_1)
     1    0.008115    0.052874    0.050529    0.395879 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052888    0.000680    0.396559 ^ output19/A (sg13g2_buf_2)
     1    0.054012    0.075776    0.103525    0.500084 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.076077    0.003872    0.503956 ^ sine_out[23] (out)
                                              0.503956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353956   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021930    0.001908    0.330835 ^ _135_/B (sg13g2_nor2_1)
     1    0.004348    0.015633    0.022566    0.353401 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.015638    0.000315    0.353717 v _174_/A (sg13g2_nand2_1)
     1    0.003997    0.017220    0.021586    0.375302 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.017222    0.000295    0.375597 ^ _175_/B (sg13g2_nand2_1)
     1    0.005053    0.027683    0.036834    0.412431 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027703    0.000375    0.412807 v output22/A (sg13g2_buf_2)
     1    0.055004    0.063631    0.091004    0.503811 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.064040    0.004143    0.507955 v sine_out[26] (out)
                                              0.507955   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357955   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041478    0.001112    0.384356 ^ _278_/A (sg13g2_nor2_1)
     1    0.005043    0.023191    0.032038    0.416394 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023192    0.000356    0.416750 v output33/A (sg13g2_buf_2)
     1    0.052367    0.060861    0.087799    0.504549 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061157    0.003448    0.507997 v sine_out[6] (out)
                                              0.507997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357997   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048323    0.003078    0.568740 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238694   clock uncertainty
                                  0.000000    0.238694   clock reconvergence pessimism
                                 -0.029134    0.209561   library hold time
                                              0.209561   data required time
---------------------------------------------------------------------------------------------
                                              0.209561   data required time
                                             -0.568740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359179   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030258    0.004864    0.276194 ^ _140_/B (sg13g2_nor2_2)
     5    0.038569    0.047103    0.049789    0.325982 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047412    0.003097    0.329079 v _169_/A (sg13g2_nand2_1)
     1    0.005802    0.027158    0.032095    0.361174 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.027163    0.000644    0.361818 ^ _170_/B (sg13g2_nand2_1)
     1    0.008627    0.042077    0.049598    0.411415 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.042093    0.000647    0.412063 v output20/A (sg13g2_buf_2)
     1    0.053382    0.062169    0.095443    0.507505 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.062538    0.003889    0.511395 v sine_out[24] (out)
                                              0.511395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361395   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041587    0.001987    0.385232 ^ _279_/A (sg13g2_nor2_1)
     1    0.009549    0.031779    0.040207    0.425439 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031815    0.000838    0.426277 v output34/A (sg13g2_buf_2)
     1    0.052181    0.060422    0.092261    0.518538 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060499    0.001493    0.520031 v sine_out[7] (out)
                                              0.520031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370031   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041581    0.001951    0.385196 ^ _277_/A (sg13g2_nor2_1)
     1    0.010250    0.033188    0.041491    0.426687 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.033224    0.000859    0.427546 v output32/A (sg13g2_buf_2)
     1    0.052581    0.061221    0.091643    0.519189 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061554    0.003665    0.522854 v sine_out[5] (out)
                                              0.522854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372854   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025639    0.004192    0.291983 ^ _130_/B (sg13g2_nor2_1)
     2    0.018269    0.044736    0.046265    0.338248 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044840    0.001789    0.340037 v _136_/B (sg13g2_nand2b_2)
     4    0.023501    0.041430    0.043208    0.383245 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041596    0.002043    0.385288 ^ _276_/A (sg13g2_nor2_1)
     1    0.012829    0.038645    0.046064    0.431352 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.038697    0.001145    0.432497 v output31/A (sg13g2_buf_2)
     1    0.052931    0.061660    0.093995    0.526492 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.061984    0.003631    0.530123 v sine_out[4] (out)
                                              0.530123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380123   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022186    0.002729    0.331657 ^ _183_/A (sg13g2_and2_1)
     2    0.008392    0.030297    0.063036    0.394693 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.030298    0.000257    0.394950 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004134    0.020994    0.044543    0.439492 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.020995    0.000292    0.439785 v output25/A (sg13g2_buf_2)
     1    0.054004    0.062132    0.089417    0.529202 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.062220    0.001638    0.530840 v sine_out[29] (out)
                                              0.530840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380840   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030954    0.006467    0.274818 ^ fanout66/A (sg13g2_buf_8)
     8    0.038839    0.021573    0.054110    0.328928 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.022186    0.002729    0.331657 ^ _183_/A (sg13g2_and2_1)
     2    0.008392    0.030297    0.063036    0.394693 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.030302    0.000408    0.395100 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005250    0.023032    0.045736    0.440836 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.023045    0.000353    0.441189 v output27/A (sg13g2_buf_2)
     1    0.053473    0.062609    0.086835    0.528024 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.063439    0.005788    0.533812 v sine_out[30] (out)
                                              0.533812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383812   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020565    0.002670    0.330818 v _150_/B (sg13g2_and2_1)
     3    0.013359    0.034490    0.064221    0.395039 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.034513    0.000811    0.395850 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003467    0.029324    0.044835    0.440685 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.029325    0.000257    0.440942 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.073950    0.093275    0.534217 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074210    0.003551    0.537768 ^ sine_out[22] (out)
                                              0.537768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.537768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387768   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020565    0.002670    0.330818 v _150_/B (sg13g2_and2_1)
     3    0.013359    0.034490    0.064221    0.395039 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.034508    0.000741    0.395779 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.031211    0.046909    0.442688 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.031211    0.000158    0.442846 ^ output17/A (sg13g2_buf_2)
     1    0.053255    0.074885    0.094635    0.537482 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.075145    0.003577    0.541059 ^ sine_out[21] (out)
                                              0.541059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391059   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009825    0.032087    0.121926    0.211205 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032092    0.000402    0.211608 ^ fanout67/A (sg13g2_buf_8)
     8    0.060069    0.028161    0.056743    0.268350 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031964    0.007665    0.276015 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.008359    0.023795    0.055562    0.331578 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.023843    0.000845    0.332423 v _179_/B (sg13g2_nand2_1)
     2    0.015380    0.048681    0.047382    0.379805 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.048757    0.001546    0.381351 ^ _180_/B (sg13g2_nand2_1)
     1    0.010605    0.052046    0.061675    0.443025 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.052050    0.000413    0.443439 v output24/A (sg13g2_buf_2)
     1    0.053904    0.062765    0.100976    0.544415 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.062882    0.001948    0.546362 v sine_out[28] (out)
                                              0.546362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396362   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010238    0.033079    0.122233    0.211139 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033103    0.000809    0.211948 ^ fanout71/A (sg13g2_buf_8)
     8    0.061326    0.028846    0.059382    0.271330 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030258    0.004864    0.276194 ^ _140_/B (sg13g2_nor2_2)
     5    0.038569    0.047103    0.049789    0.325982 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047491    0.003454    0.329436 v _144_/A (sg13g2_nand2_1)
     2    0.010255    0.037835    0.042136    0.371572 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037851    0.000608    0.372180 ^ _145_/B (sg13g2_nand2_1)
     1    0.014630    0.066592    0.069673    0.441853 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.066691    0.002121    0.443974 v output9/A (sg13g2_buf_2)
     1    0.052091    0.060818    0.105414    0.549388 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060903    0.001582    0.550970 v sine_out[14] (out)
                                              0.550970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000674    0.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025053    0.040778    0.137327    0.226661 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040822    0.001220    0.227881 ^ fanout55/A (sg13g2_buf_8)
     8    0.047345    0.024481    0.059910    0.287792 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025358    0.003561    0.291353 ^ _143_/A (sg13g2_nor2_1)
     2    0.012106    0.033793    0.039126    0.330479 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033811    0.000632    0.331110 v _147_/A (sg13g2_nand2_1)
     2    0.020105    0.061002    0.057847    0.388957 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061097    0.001987    0.390944 ^ _149_/B (sg13g2_nand2_1)
     1    0.014081    0.067004    0.075774    0.466718 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067043    0.001342    0.468060 v output10/A (sg13g2_buf_2)
     1    0.052085    0.060817    0.105540    0.573600 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060903    0.001588    0.575188 v sine_out[15] (out)
                                              0.575188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425188   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    0.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010011    0.026993    0.119816    0.208723 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027021    0.000789    0.209511 v fanout71/A (sg13g2_buf_8)
     8    0.059768    0.025713    0.059095    0.268607 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026715    0.003818    0.272425 v fanout70/A (sg13g2_buf_8)
     8    0.045362    0.021700    0.056458    0.328882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.022279    0.002525    0.331407 v _146_/B1 (sg13g2_o21ai_1)
     4    0.023454    0.079848    0.072132    0.403539 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079895    0.001599    0.405139 ^ _171_/A (sg13g2_nand2_1)
     1    0.007845    0.044542    0.059997    0.465135 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.044556    0.000642    0.465777 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.029045    0.036453    0.502231 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029067    0.000407    0.502637 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.075828    0.095664    0.598301 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075903    0.001946    0.600247 ^ sine_out[25] (out)
                                              0.600247   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.600247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450247   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027903    0.004373    0.521058 ^ fanout75/A (sg13g2_buf_8)
     8    0.048863    0.024326    0.053992    0.575050 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025714    0.004002    0.579053 ^ _226_/B (sg13g2_xor2_1)
     3    0.016570    0.102915    0.110011    0.689063 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.102930    0.001012    0.690075 ^ _240_/B (sg13g2_nand2_1)
     3    0.017554    0.086050    0.100484    0.790559 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.086118    0.001695    0.792254 v _266_/C (sg13g2_and3_1)
     1    0.004062    0.018860    0.079487    0.871741 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.018860    0.000163    0.871904 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004426    0.057115    0.056175    0.928079 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.057115    0.000180    0.928259 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005586    0.043566    0.055382    0.983641 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043567    0.000386    0.984028 v _273_/A (sg13g2_nor2_1)
     1    0.005701    0.045708    0.051611    1.035638 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.045728    0.000379    1.036017 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.007278    0.051785    0.054110    1.090128 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.051787    0.000516    1.090644 v output15/A (sg13g2_buf_2)
     1    0.053411    0.062333    0.099013    1.189657 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062743    0.004099    1.193756 v sine_out[1] (out)
                                              1.193756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.193756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.656244   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168479    0.001251    0.734326 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008425    0.064221    0.093347    0.827672 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.064221    0.000318    0.827990 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004860    0.062416    0.073043    0.901033 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.062417    0.000326    0.901360 ^ _239_/B (sg13g2_and3_1)
     1    0.004094    0.024776    0.089148    0.990508 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024776    0.000163    0.990671 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007496    0.058517    0.056285    1.046956 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.058518    0.000477    1.047432 v output4/A (sg13g2_buf_2)
     1    0.054669    0.063712    0.102409    1.149841 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.064153    0.004295    1.154137 v sine_out[0] (out)
                                              1.154137   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.154137   data arrival time
---------------------------------------------------------------------------------------------
                                              1.695863   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168492    0.001738    0.734812 ^ _147_/B (sg13g2_nand2_1)
     2    0.019643    0.106058    0.126114    0.860926 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.106089    0.001665    0.862591 v _275_/B (sg13g2_nor2_1)
     1    0.011023    0.080942    0.087374    0.949964 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.080960    0.000975    0.950939 ^ output30/A (sg13g2_buf_2)
     1    0.053782    0.075682    0.114064    1.065004 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.076002    0.003986    1.068990 ^ sine_out[3] (out)
                                              1.068990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.068990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.781010   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168492    0.001738    0.734812 ^ _147_/B (sg13g2_nand2_1)
     2    0.019643    0.106058    0.126114    0.860926 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.106100    0.001918    0.862844 v _149_/B (sg13g2_nand2_1)
     1    0.014148    0.062135    0.074465    0.937309 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.062178    0.001353    0.938662 ^ output10/A (sg13g2_buf_2)
     1    0.052085    0.073098    0.106863    1.045525 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.073178    0.001589    1.047113 ^ sine_out[15] (out)
                                              1.047113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.047113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.802887   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168468    0.000614    0.733688 ^ _185_/B (sg13g2_nor2_2)
     5    0.025728    0.063193    0.085951    0.819639 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.063232    0.001239    0.820878 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004092    0.058011    0.069023    0.889900 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.058011    0.000300    0.890201 ^ output29/A (sg13g2_buf_2)
     1    0.054633    0.076572    0.105698    0.995898 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.076962    0.004422    1.000320 ^ sine_out[32] (out)
                                              1.000320   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.000320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849680   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168468    0.000614    0.733688 ^ _185_/B (sg13g2_nor2_2)
     5    0.025728    0.063193    0.085951    0.819639 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.063242    0.001397    0.821036 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005318    0.049557    0.065396    0.886433 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049558    0.000359    0.886791 ^ output27/A (sg13g2_buf_2)
     1    0.053473    0.075500    0.100352    0.987143 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.076191    0.005807    0.992950 ^ sine_out[30] (out)
                                              0.992950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.992950   data arrival time
---------------------------------------------------------------------------------------------
                                              1.857050   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168468    0.000614    0.733688 ^ _185_/B (sg13g2_nor2_2)
     5    0.025728    0.063193    0.085951    0.819639 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.063210    0.000818    0.820457 v _278_/B (sg13g2_nor2_1)
     1    0.005110    0.045723    0.050735    0.871192 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.045725    0.000361    0.871554 ^ output33/A (sg13g2_buf_2)
     1    0.052367    0.073632    0.099558    0.971112 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.073879    0.003454    0.974566 ^ sine_out[6] (out)
                                              0.974566   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.974566   data arrival time
---------------------------------------------------------------------------------------------
                                              1.875435   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025431    0.006462    0.588059 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023454    0.168465    0.145015    0.733074 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168488    0.001601    0.734675 ^ _171_/A (sg13g2_nand2_1)
     1    0.007845    0.062687    0.079869    0.814545 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062697    0.000642    0.815187 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.033807    0.041533    0.856720 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033808    0.000407    0.857127 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.075840    0.097510    0.954637 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075914    0.001946    0.956583 ^ sine_out[25] (out)
                                              0.956583   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.956583   data arrival time
---------------------------------------------------------------------------------------------
                                              1.893417   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048415    0.003511    0.569173 v _163_/A1 (sg13g2_o21ai_1)
     4    0.029685    0.208057    0.184339    0.753512 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.208104    0.002562    0.756075 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006562    0.062730    0.092073    0.848147 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062731    0.000409    0.848556 v output5/A (sg13g2_buf_2)
     1    0.052925    0.061605    0.104598    0.953154 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061684    0.001502    0.954656 v sine_out[10] (out)
                                              0.954656   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.954656   data arrival time
---------------------------------------------------------------------------------------------
                                              1.895344   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048415    0.003511    0.569173 v _163_/A1 (sg13g2_o21ai_1)
     4    0.029685    0.208057    0.184339    0.753512 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.208114    0.002819    0.756331 ^ _276_/B (sg13g2_nor2_1)
     1    0.012829    0.068350    0.084550    0.840881 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.068393    0.001146    0.842027 v output31/A (sg13g2_buf_2)
     1    0.052931    0.062081    0.105321    0.947348 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.062403    0.003631    0.950980 v sine_out[4] (out)
                                              0.950980   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.950980   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899021   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048415    0.003511    0.569173 v _163_/A1 (sg13g2_o21ai_1)
     4    0.029685    0.208057    0.184339    0.753512 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.208107    0.002643    0.756155 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004134    0.061891    0.084020    0.840175 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.061892    0.000292    0.840467 v output25/A (sg13g2_buf_2)
     1    0.054004    0.062687    0.105000    0.945467 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.062776    0.001638    0.947106 v sine_out[29] (out)
                                              0.947106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.947106   data arrival time
---------------------------------------------------------------------------------------------
                                              1.902894   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048415    0.003511    0.569173 v _163_/A1 (sg13g2_o21ai_1)
     4    0.029685    0.208057    0.184339    0.753512 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.208099    0.002425    0.755937 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003935    0.053780    0.081245    0.837182 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.053780    0.000155    0.837337 v output17/A (sg13g2_buf_2)
     1    0.053255    0.062205    0.100045    0.937382 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.062516    0.003571    0.940953 v sine_out[21] (out)
                                              0.940953   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.940953   data arrival time
---------------------------------------------------------------------------------------------
                                              1.909047   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025617    0.004399    0.526177 v _153_/B (sg13g2_nor2_1)
     3    0.021150    0.119912    0.101526    0.627703 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.120005    0.002770    0.630473 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003951    0.031538    0.041578    0.672051 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.031538    0.000158    0.672209 v _155_/B2 (sg13g2_a221oi_1)
     1    0.005114    0.086432    0.097447    0.769656 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.086432    0.000329    0.769985 ^ output12/A (sg13g2_buf_2)
     1    0.051856    0.072987    0.116045    0.886030 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.073065    0.001549    0.887580 ^ sine_out[17] (out)
                                              0.887580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.887580   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007488    0.026463    0.117282    0.205970 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026474    0.000501    0.206471 ^ fanout74/A (sg13g2_buf_1)
     5    0.031816    0.087371    0.093089    0.299560 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.087799    0.004941    0.304502 ^ fanout73/A (sg13g2_buf_2)
     5    0.030667    0.048461    0.095605    0.400107 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.048472    0.000735    0.400841 ^ _137_/B (sg13g2_nand3_1)
     5    0.032943    0.203333    0.181885    0.582727 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.203354    0.001735    0.584462 v _138_/B (sg13g2_nor2_1)
     2    0.015431    0.122180    0.132202    0.716663 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.122182    0.000647    0.717311 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004779    0.045914    0.070156    0.787466 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.045914    0.000319    0.787786 v output8/A (sg13g2_buf_2)
     1    0.051968    0.060403    0.097392    0.885178 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060490    0.001599    0.886777 v sine_out[13] (out)
                                              0.886777   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.886777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.963223   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007488    0.026463    0.117282    0.205970 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026474    0.000501    0.206471 ^ fanout74/A (sg13g2_buf_1)
     5    0.031816    0.087371    0.093089    0.299560 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.087799    0.004941    0.304502 ^ fanout73/A (sg13g2_buf_2)
     5    0.030667    0.048461    0.095605    0.400107 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.048472    0.000735    0.400841 ^ _137_/B (sg13g2_nand3_1)
     5    0.032943    0.203333    0.181885    0.582727 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.203354    0.001735    0.584462 v _138_/B (sg13g2_nor2_1)
     2    0.015431    0.122180    0.132202    0.716663 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.122186    0.000962    0.717626 ^ _279_/B (sg13g2_nor2_1)
     1    0.009549    0.044364    0.058148    0.775774 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.044388    0.000839    0.776613 v output34/A (sg13g2_buf_2)
     1    0.052181    0.060597    0.097050    0.873663 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060675    0.001493    0.875156 v sine_out[7] (out)
                                              0.875156   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.875156   data arrival time
---------------------------------------------------------------------------------------------
                                              1.974844   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025549    0.004273    0.526051 v fanout75/A (sg13g2_buf_8)
     8    0.047821    0.022113    0.055546    0.581597 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026036    0.007136    0.588733 v _173_/A1 (sg13g2_o21ai_1)
     2    0.010378    0.090484    0.090601    0.679334 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.090493    0.000677    0.680011 ^ _174_/B (sg13g2_nand2_1)
     1    0.003713    0.031764    0.049807    0.729818 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.031764    0.000272    0.730090 v _175_/B (sg13g2_nand2_1)
     1    0.005120    0.026377    0.030577    0.760667 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.026379    0.000381    0.761048 ^ output22/A (sg13g2_buf_2)
     1    0.055004    0.077143    0.093941    0.854988 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.077484    0.004153    0.859141 ^ sine_out[26] (out)
                                              0.859141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.859141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.990859   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025617    0.004399    0.526177 v _153_/B (sg13g2_nor2_1)
     3    0.021150    0.119912    0.101526    0.627703 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.120004    0.002754    0.630457 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003303    0.046360    0.064643    0.695100 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.046360    0.000132    0.695232 v _160_/B (sg13g2_nor2_1)
     1    0.006072    0.047440    0.050528    0.745759 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047462    0.000383    0.746142 ^ output14/A (sg13g2_buf_2)
     1    0.051947    0.073142    0.101058    0.847201 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.073193    0.001581    0.848782 ^ sine_out[19] (out)
                                              0.848782   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.848782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.001218   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082394    0.002466    0.455367 v _143_/B (sg13g2_nor2_1)
     2    0.012425    0.084113    0.087380    0.542747 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084113    0.000223    0.542970 ^ _144_/B (sg13g2_nand2_1)
     2    0.009793    0.061726    0.068788    0.611758 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061735    0.000593    0.612351 v _212_/B (sg13g2_nor2_1)
     2    0.015819    0.098474    0.094422    0.706772 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098503    0.001391    0.708163 ^ output26/A (sg13g2_buf_2)
     1    0.054290    0.076490    0.122386    0.830550 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.076599    0.001965    0.832514 ^ sine_out[2] (out)
                                              0.832514   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.832514   data arrival time
---------------------------------------------------------------------------------------------
                                              2.017486   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007488    0.026463    0.117282    0.205970 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026474    0.000501    0.206471 ^ fanout74/A (sg13g2_buf_1)
     5    0.031816    0.087371    0.093089    0.299560 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.087799    0.004941    0.304502 ^ fanout73/A (sg13g2_buf_2)
     5    0.030667    0.048461    0.095605    0.400107 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.048472    0.000735    0.400841 ^ _137_/B (sg13g2_nand3_1)
     5    0.032943    0.203333    0.181885    0.582727 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.203387    0.002757    0.585484 v _156_/B (sg13g2_nand2b_1)
     2    0.008941    0.064649    0.076966    0.662450 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.064653    0.000510    0.662959 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005314    0.040848    0.057835    0.720794 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.040848    0.000348    0.721143 v output13/A (sg13g2_buf_2)
     1    0.051911    0.060274    0.095442    0.816585 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060358    0.001567    0.818152 v sine_out[18] (out)
                                              0.818152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.818152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.031848   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007488    0.026463    0.117282    0.205970 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026474    0.000501    0.206471 ^ fanout74/A (sg13g2_buf_1)
     5    0.031816    0.087371    0.093089    0.299560 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.087799    0.004941    0.304502 ^ fanout73/A (sg13g2_buf_2)
     5    0.030667    0.048461    0.095605    0.400107 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.048472    0.000735    0.400841 ^ _137_/B (sg13g2_nand3_1)
     5    0.032943    0.203333    0.181885    0.582727 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.203387    0.002757    0.585484 v _156_/B (sg13g2_nand2b_1)
     2    0.008941    0.064649    0.076966    0.662450 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.064653    0.000547    0.662997 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004994    0.039269    0.050086    0.713083 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.039270    0.000329    0.713412 v output23/A (sg13g2_buf_2)
     1    0.054627    0.063407    0.095271    0.808683 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.063781    0.003956    0.812638 v sine_out[27] (out)
                                              0.812638   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.812638   data arrival time
---------------------------------------------------------------------------------------------
                                              2.037362   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015751    0.038587    0.129301    0.218873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038626    0.001108    0.219981 v fanout68/A (sg13g2_buf_8)
     8    0.045857    0.022355    0.060701    0.280682 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.024069    0.004720    0.285402 v _125_/A (sg13g2_inv_2)
     3    0.024983    0.038640    0.035511    0.320913 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039125    0.003475    0.324389 ^ fanout52/A (sg13g2_buf_8)
     8    0.046870    0.024417    0.058729    0.383117 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.024847    0.002213    0.385330 ^ _161_/A (sg13g2_nand2_2)
     3    0.020898    0.052192    0.052217    0.437547 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052320    0.002091    0.439638 v _177_/B (sg13g2_nand2_1)
     3    0.017711    0.060459    0.063820    0.503458 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.060493    0.001188    0.504646 ^ _179_/A (sg13g2_nand2_1)
     2    0.014918    0.073260    0.077853    0.582499 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073301    0.001448    0.583947 v _281_/B (sg13g2_nor2_1)
     1    0.014509    0.093743    0.092398    0.676345 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.093814    0.002138    0.678482 ^ output35/A (sg13g2_buf_2)
     1    0.052209    0.073487    0.119165    0.797647 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.073570    0.001621    0.799268 ^ sine_out[8] (out)
                                              0.799268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.799268   data arrival time
---------------------------------------------------------------------------------------------
                                              2.050732   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007488    0.026463    0.117282    0.205970 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026474    0.000501    0.206471 ^ fanout74/A (sg13g2_buf_1)
     5    0.031816    0.087371    0.093089    0.299560 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.087799    0.004941    0.304502 ^ fanout73/A (sg13g2_buf_2)
     5    0.030667    0.048461    0.095605    0.400107 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.048472    0.000735    0.400841 ^ _137_/B (sg13g2_nand3_1)
     5    0.032943    0.203333    0.181885    0.582727 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.203384    0.002685    0.585412 v _166_/A (sg13g2_nor2_1)
     1    0.003420    0.052608    0.064537    0.649949 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.052608    0.000136    0.650085 ^ _167_/B (sg13g2_nor2_1)
     1    0.008048    0.032240    0.037007    0.687092 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032264    0.000674    0.687765 v output19/A (sg13g2_buf_2)
     1    0.054012    0.062677    0.092217    0.779982 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.063038    0.003865    0.783846 v sine_out[23] (out)
                                              0.783846   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.783846   data arrival time
---------------------------------------------------------------------------------------------
                                              2.066154   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082394    0.002466    0.455367 v _143_/B (sg13g2_nor2_1)
     2    0.012425    0.084113    0.087380    0.542747 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084113    0.000223    0.542970 ^ _144_/B (sg13g2_nand2_1)
     2    0.009793    0.061726    0.068788    0.611758 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061734    0.000575    0.612333 v _145_/B (sg13g2_nand2_1)
     1    0.014697    0.060435    0.059982    0.672315 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.060543    0.002133    0.674448 ^ output9/A (sg13g2_buf_2)
     1    0.052091    0.073093    0.106240    0.780689 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.073174    0.001583    0.782272 ^ sine_out[14] (out)
                                              0.782272   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.782272   data arrival time
---------------------------------------------------------------------------------------------
                                              2.067728   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007445    0.021898    0.115828    0.204516 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021927    0.000497    0.205013 v fanout74/A (sg13g2_buf_1)
     5    0.031374    0.070662    0.084690    0.289703 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.071168    0.004842    0.294545 v fanout73/A (sg13g2_buf_2)
     5    0.030365    0.041093    0.088023    0.382568 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041130    0.001128    0.383696 v _140_/A (sg13g2_nor2_2)
     5    0.039365    0.113012    0.104441    0.488137 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.113209    0.003836    0.491973 ^ _152_/B (sg13g2_nor2_2)
     4    0.027796    0.054260    0.074166    0.566138 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.054324    0.001504    0.567643 v _277_/B (sg13g2_nor2_1)
     1    0.010318    0.069515    0.069681    0.637324 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.069532    0.000869    0.638193 ^ output32/A (sg13g2_buf_2)
     1    0.052581    0.074075    0.108806    0.746999 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.074352    0.003672    0.750671 ^ sine_out[5] (out)
                                              0.750671   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.750671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.099329   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015751    0.038587    0.129301    0.218873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038626    0.001108    0.219981 v fanout68/A (sg13g2_buf_8)
     8    0.045857    0.022355    0.060701    0.280682 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.024069    0.004720    0.285402 v _125_/A (sg13g2_inv_2)
     3    0.024983    0.038640    0.035511    0.320913 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039125    0.003475    0.324389 ^ fanout52/A (sg13g2_buf_8)
     8    0.046870    0.024417    0.058729    0.383117 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.024847    0.002213    0.385330 ^ _161_/A (sg13g2_nand2_2)
     3    0.020898    0.052192    0.052217    0.437547 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052320    0.002091    0.439638 v _177_/B (sg13g2_nand2_1)
     3    0.017711    0.060459    0.063820    0.503458 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.060493    0.001188    0.504646 ^ _179_/A (sg13g2_nand2_1)
     2    0.014918    0.073260    0.077853    0.582499 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073303    0.001487    0.583985 v _180_/B (sg13g2_nand2_1)
     1    0.010672    0.046304    0.055403    0.639388 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.046310    0.000417    0.639805 ^ output24/A (sg13g2_buf_2)
     1    0.053904    0.075650    0.102137    0.741942 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.075726    0.001949    0.743891 ^ sine_out[28] (out)
                                              0.743891   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.743891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.106109   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082407    0.002609    0.455511 v _168_/B (sg13g2_nor2_1)
     2    0.012610    0.085191    0.087898    0.543409 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.085206    0.000926    0.544335 ^ _169_/B (sg13g2_nand2_1)
     1    0.005518    0.045542    0.054591    0.598926 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045553    0.000608    0.599534 v _170_/B (sg13g2_nand2_1)
     1    0.008695    0.036252    0.041822    0.641356 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036272    0.000654    0.642010 ^ output20/A (sg13g2_buf_2)
     1    0.053382    0.075115    0.096475    0.738485 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.075423    0.003897    0.742382 ^ sine_out[24] (out)
                                              0.742382   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.742382   data arrival time
---------------------------------------------------------------------------------------------
                                              2.107618   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007445    0.021898    0.115828    0.204516 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021927    0.000497    0.205013 v fanout74/A (sg13g2_buf_1)
     5    0.031374    0.070662    0.084690    0.289703 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.071168    0.004842    0.294545 v fanout73/A (sg13g2_buf_2)
     5    0.030365    0.041093    0.088023    0.382568 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041130    0.001128    0.383696 v _140_/A (sg13g2_nor2_2)
     5    0.039365    0.113012    0.104441    0.488137 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.113209    0.003836    0.491973 ^ _152_/B (sg13g2_nor2_2)
     4    0.027796    0.054260    0.074166    0.566138 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.054292    0.001078    0.567217 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004799    0.055340    0.061021    0.628238 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.055341    0.000332    0.628570 ^ output6/A (sg13g2_buf_2)
     1    0.052597    0.073986    0.103327    0.731898 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.074264    0.003675    0.735572 ^ sine_out[11] (out)
                                              0.735572   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.735572   data arrival time
---------------------------------------------------------------------------------------------
                                              2.114428   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    0.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007445    0.021898    0.115828    0.204516 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021927    0.000497    0.205013 v fanout74/A (sg13g2_buf_1)
     5    0.031374    0.070662    0.084690    0.289703 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.071168    0.004842    0.294545 v fanout73/A (sg13g2_buf_2)
     5    0.030365    0.041093    0.088023    0.382568 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041130    0.001128    0.383696 v _140_/A (sg13g2_nor2_2)
     5    0.039365    0.113012    0.104441    0.488137 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.113209    0.003836    0.491973 ^ _152_/B (sg13g2_nor2_2)
     4    0.027796    0.054260    0.074166    0.566138 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.054300    0.001190    0.567329 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003467    0.041828    0.055880    0.623209 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.041828    0.000257    0.623466 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.074043    0.098103    0.721569 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074302    0.003551    0.725120 ^ sine_out[22] (out)
                                              0.725120   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.725120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.124880   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055416    0.001761    0.278319 ^ fanout62/A (sg13g2_buf_1)
     4    0.029449    0.081413    0.099204    0.377523 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.081442    0.001291    0.378814 ^ fanout61/A (sg13g2_buf_1)
     4    0.022148    0.063706    0.095528    0.474342 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.063717    0.000845    0.475187 ^ _181_/A (sg13g2_and2_1)
     4    0.017429    0.053607    0.094379    0.569566 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053626    0.000957    0.570523 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006411    0.041874    0.047014    0.617537 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041878    0.000421    0.617958 v output28/A (sg13g2_buf_2)
     1    0.053795    0.062586    0.095529    0.713487 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.062994    0.004100    0.717587 v sine_out[31] (out)
                                              0.717587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.717587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.132413   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004773    0.020139    0.112478    0.201786 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020139    0.000355    0.202141 ^ fanout63/A (sg13g2_buf_2)
     5    0.036917    0.055337    0.074416    0.276557 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055416    0.001761    0.278319 ^ fanout62/A (sg13g2_buf_1)
     4    0.029449    0.081413    0.099204    0.377523 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.081442    0.001291    0.378814 ^ fanout61/A (sg13g2_buf_1)
     4    0.022148    0.063706    0.095528    0.474342 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.063717    0.000853    0.475194 ^ _150_/A (sg13g2_and2_1)
     3    0.012867    0.042300    0.085251    0.560445 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.042315    0.000761    0.561206 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004218    0.036364    0.046358    0.607564 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.036364    0.000297    0.607862 v output16/A (sg13g2_buf_2)
     1    0.051978    0.060561    0.093765    0.701626 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060648    0.001604    0.703230 v sine_out[20] (out)
                                              0.703230   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.703230   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146770   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082409    0.002628    0.455530 v _148_/A2 (sg13g2_a21oi_1)
     1    0.007320    0.060926    0.078416    0.533947 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.060932    0.000568    0.534514 ^ output11/A (sg13g2_buf_2)
     1    0.051894    0.072861    0.106380    0.640894 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.072926    0.001338    0.642233 ^ sine_out[16] (out)
                                              0.642233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.642233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.207767   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    0.089308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004706    0.016720    0.111629    0.200937 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016722    0.000349    0.201286 v fanout63/A (sg13g2_buf_2)
     5    0.036829    0.047542    0.071474    0.272760 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.048179    0.004455    0.277215 v fanout59/A (sg13g2_buf_8)
     8    0.048319    0.023211    0.065628    0.342842 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023473    0.001725    0.344567 v _130_/A (sg13g2_nor2_1)
     2    0.018297    0.105103    0.093304    0.437871 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.105131    0.001432    0.439303 ^ _284_/A (sg13g2_and2_1)
     1    0.010917    0.038558    0.093829    0.533132 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038584    0.000902    0.534034 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.073872    0.096814    0.630848 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074120    0.003468    0.634316 ^ sine_out[12] (out)
                                              0.634316   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.634316   data arrival time
---------------------------------------------------------------------------------------------
                                              2.215684   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    0.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015751    0.038587    0.129301    0.218873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038626    0.001108    0.219981 v fanout68/A (sg13g2_buf_8)
     8    0.045857    0.022355    0.060701    0.280682 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.024069    0.004720    0.285402 v _125_/A (sg13g2_inv_2)
     3    0.024983    0.038640    0.035511    0.320913 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039125    0.003475    0.324389 ^ fanout52/A (sg13g2_buf_8)
     8    0.046870    0.024417    0.058729    0.383117 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.024847    0.002213    0.385330 ^ _161_/A (sg13g2_nand2_2)
     3    0.020898    0.052192    0.052217    0.437547 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052221    0.001006    0.438553 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004686    0.054841    0.060053    0.498607 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.054842    0.000309    0.498915 ^ output36/A (sg13g2_buf_2)
     1    0.052025    0.073266    0.103977    0.602892 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.073347    0.001583    0.604475 ^ sine_out[9] (out)
                                              0.604475   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.604475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.245525   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021193    0.060087    0.142620    0.231534 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.060124    0.001352    0.232886 ^ _127_/A (sg13g2_inv_1)
     1    0.007070    0.026960    0.035151    0.268037 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.026975    0.000509    0.268546 v output3/A (sg13g2_buf_2)
     1    0.052656    0.061206    0.090018    0.358564 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.061372    0.002603    0.361167 v signB (out)
                                              0.361167   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.361167   data arrival time
---------------------------------------------------------------------------------------------
                                              2.488833   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    0.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.021193    0.060087    0.142620    0.231534 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.060110    0.001107    0.232641 ^ output2/A (sg13g2_buf_2)
     1    0.051137    0.072205    0.104764    0.337404 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.072313    0.002272    0.339677 ^ sign (out)
                                              0.339677   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.339677   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510323   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048361    0.003264    0.568925 v _193_/A1 (sg13g2_o21ai_1)
     2    0.014470    0.118056    0.116059    0.684984 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.118065    0.000841    0.685825 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012533    0.078559    0.099219    0.785044 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.078598    0.000756    0.785800 v _203_/A1 (sg13g2_o21ai_1)
     2    0.014819    0.120098    0.127145    0.912945 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.120117    0.001210    0.914155 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012253    0.072523    0.096080    1.010235 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.072556    0.000568    1.010803 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007041    0.075699    0.086414    1.097217 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.075699    0.000289    1.097506 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001848    0.038697    0.069520    1.167026 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.038697    0.000070    1.167096 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.167096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001013    5.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    5.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000675    5.089335 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.939335   clock uncertainty
                                  0.000000    4.939335   clock reconvergence pessimism
                                 -0.078448    4.860887   library setup time
                                              4.860887   data required time
---------------------------------------------------------------------------------------------
                                              4.860887   data required time
                                             -1.167096   data arrival time
---------------------------------------------------------------------------------------------
                                              3.693790   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048361    0.003264    0.568925 v _193_/A1 (sg13g2_o21ai_1)
     2    0.014470    0.118056    0.116059    0.684984 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.118065    0.000841    0.685825 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012533    0.078559    0.099219    0.785044 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.078598    0.000756    0.785800 v _203_/A1 (sg13g2_o21ai_1)
     2    0.014819    0.120098    0.127145    0.912945 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.120117    0.001210    0.914155 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012253    0.072523    0.096080    1.010235 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.072553    0.000403    1.010638 v _208_/B (sg13g2_xor2_1)
     1    0.004253    0.044732    0.077239    1.087877 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.044732    0.000171    1.088047 v _298_/D (sg13g2_dfrbpq_1)
                                              1.088047   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001013    5.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    5.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017641    0.000648    5.089309 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939309   clock uncertainty
                                  0.000000    4.939309   clock reconvergence pessimism
                                 -0.075651    4.863658   library setup time
                                              4.863658   data required time
---------------------------------------------------------------------------------------------
                                              4.863658   data required time
                                             -1.088047   data arrival time
---------------------------------------------------------------------------------------------
                                              3.775611   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048361    0.003264    0.568925 v _193_/A1 (sg13g2_o21ai_1)
     2    0.014470    0.118056    0.116059    0.684984 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.118065    0.000841    0.685825 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012533    0.078559    0.099219    0.785044 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.078598    0.000756    0.785800 v _203_/A1 (sg13g2_o21ai_1)
     2    0.014819    0.120098    0.127145    0.912945 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.120113    0.001067    0.914012 ^ _204_/B (sg13g2_xor2_1)
     1    0.003264    0.042605    0.088612    1.002624 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.042605    0.000246    1.002870 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.002870   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001013    5.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    5.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000620    5.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939280   clock uncertainty
                                  0.000000    4.939280   clock reconvergence pessimism
                                 -0.081751    4.857529   library setup time
                                              4.857529   data required time
---------------------------------------------------------------------------------------------
                                              4.857529   data required time
                                             -1.002870   data arrival time
---------------------------------------------------------------------------------------------
                                              3.854659   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082394    0.002466    0.455367 v _143_/B (sg13g2_nor2_1)
     2    0.012425    0.084113    0.087380    0.542747 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084113    0.000223    0.542970 ^ _144_/B (sg13g2_nand2_1)
     2    0.009793    0.061726    0.068788    0.611758 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061735    0.000593    0.612351 v _212_/B (sg13g2_nor2_1)
     2    0.015819    0.098474    0.094422    0.706772 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098499    0.001299    0.708071 ^ _213_/C (sg13g2_nand3_1)
     2    0.013139    0.094378    0.112762    0.820833 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.094389    0.000865    0.821699 v _218_/B1 (sg13g2_o21ai_1)
     1    0.009221    0.082239    0.061713    0.883411 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.082250    0.000756    0.884167 ^ _219_/A (sg13g2_inv_1)
     1    0.007134    0.031031    0.040850    0.925017 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.031057    0.000713    0.925730 v _301_/D (sg13g2_dfrbpq_1)
                                              0.925730   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    5.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    5.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000976    5.088913 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938913   clock uncertainty
                                  0.000000    4.938913   clock reconvergence pessimism
                                 -0.072110    4.866803   library setup time
                                              4.866803   data required time
---------------------------------------------------------------------------------------------
                                              4.866803   data required time
                                             -0.925730   data arrival time
---------------------------------------------------------------------------------------------
                                              3.941073   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001012    0.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    0.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017640    0.000619    0.089280 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009599    0.026148    0.119616    0.208896 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026154    0.000393    0.209288 v fanout67/A (sg13g2_buf_8)
     8    0.059030    0.025379    0.056711    0.265999 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028351    0.006312    0.272311 v fanout66/A (sg13g2_buf_8)
     8    0.038442    0.019927    0.055838    0.328149 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020411    0.002229    0.330378 v _142_/A (sg13g2_or2_1)
     7    0.035323    0.082255    0.122524    0.452902 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.082394    0.002466    0.455367 v _143_/B (sg13g2_nor2_1)
     2    0.012425    0.084113    0.087380    0.542747 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084113    0.000223    0.542970 ^ _144_/B (sg13g2_nand2_1)
     2    0.009793    0.061726    0.068788    0.611758 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061735    0.000593    0.612351 v _212_/B (sg13g2_nor2_1)
     2    0.015819    0.098474    0.094422    0.706772 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098499    0.001299    0.708071 ^ _213_/C (sg13g2_nand3_1)
     2    0.013139    0.094378    0.112762    0.820833 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.094400    0.001201    0.822034 v _214_/B (sg13g2_xnor2_1)
     1    0.002143    0.026249    0.076980    0.899014 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026249    0.000081    0.899095 v _300_/D (sg13g2_dfrbpq_1)
                                              0.899095   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    5.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    5.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016973    0.000977    5.088914 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938914   clock uncertainty
                                  0.000000    4.938914   clock reconvergence pessimism
                                 -0.070820    4.868093   library setup time
                                              4.868093   data required time
---------------------------------------------------------------------------------------------
                                              4.868093   data required time
                                             -0.899095   data arrival time
---------------------------------------------------------------------------------------------
                                              3.968999   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048361    0.003264    0.568925 v _193_/A1 (sg13g2_o21ai_1)
     2    0.014470    0.118056    0.116059    0.684984 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.118065    0.000841    0.685825 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012533    0.078559    0.099219    0.785044 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.078598    0.000760    0.785804 v _200_/A (sg13g2_xor2_1)
     1    0.001696    0.036279    0.075868    0.861672 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036279    0.000066    0.861738 v _296_/D (sg13g2_dfrbpq_1)
                                              0.861738   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016519    0.001013    5.042390 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.026677    0.017633    0.046270    5.088660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.017648    0.000912    5.089572 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939572   clock uncertainty
                                  0.000000    4.939572   clock reconvergence pessimism
                                 -0.073383    4.866189   library setup time
                                              4.866189   data required time
---------------------------------------------------------------------------------------------
                                              4.866189   data required time
                                             -0.861738   data arrival time
---------------------------------------------------------------------------------------------
                                              4.004451   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027315    0.003034    0.519719 ^ _128_/A (sg13g2_inv_2)
     5    0.039059    0.048037    0.045943    0.565662 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048361    0.003264    0.568925 v _193_/A1 (sg13g2_o21ai_1)
     2    0.014470    0.118056    0.116059    0.684984 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.118068    0.000959    0.685943 ^ _196_/A (sg13g2_xor2_1)
     1    0.004351    0.050646    0.096560    0.782502 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.050646    0.000251    0.782754 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.782754   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    5.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    5.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016972    0.000969    5.088906 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938906   clock uncertainty
                                  0.000000    4.938906   clock reconvergence pessimism
                                 -0.083783    4.855123   library setup time
                                              4.855123   data required time
---------------------------------------------------------------------------------------------
                                              4.855123   data required time
                                             -0.782754   data arrival time
---------------------------------------------------------------------------------------------
                                              4.072370   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.013044    0.108057    0.196751 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013045    0.000187    0.196939 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009773    0.039290    0.261882    0.458820 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039290    0.000401    0.459222 v fanout76/A (sg13g2_buf_8)
     7    0.052779    0.024264    0.062556    0.521777 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024933    0.002972    0.524749 v _128_/A (sg13g2_inv_2)
     5    0.039068    0.056821    0.049900    0.574649 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057067    0.003090    0.577739 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.577739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    5.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    5.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    5.088695 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938694   clock uncertainty
                                  0.000000    4.938694   clock reconvergence pessimism
                                 -0.085347    4.853348   library setup time
                                              4.853348   data required time
---------------------------------------------------------------------------------------------
                                              4.853348   data required time
                                             -0.577739   data arrival time
---------------------------------------------------------------------------------------------
                                              4.275609   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027922    0.004411    0.521096 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001938    0.043823    0.056008    0.577105 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043823    0.000074    0.577179 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.577179   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017146    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    5.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    5.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    5.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    5.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000751    5.088688 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938688   clock uncertainty
                                  0.000000    4.938688   clock reconvergence pessimism
                                 -0.082123    4.856565   library setup time
                                              4.856565   data required time
---------------------------------------------------------------------------------------------
                                              4.856565   data required time
                                             -0.577179   data arrival time
---------------------------------------------------------------------------------------------
                                              4.279386   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027903    0.004373    0.521058 ^ fanout75/A (sg13g2_buf_8)
     8    0.048863    0.024326    0.053992    0.575050 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025714    0.004002    0.579053 ^ _226_/B (sg13g2_xor2_1)
     3    0.016570    0.102915    0.110011    0.689063 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.102930    0.001012    0.690075 ^ _240_/B (sg13g2_nand2_1)
     3    0.017554    0.086050    0.100484    0.790559 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.086118    0.001695    0.792254 v _266_/C (sg13g2_and3_1)
     1    0.004062    0.018860    0.079487    0.871741 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.018860    0.000163    0.871904 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004426    0.057115    0.056175    0.928079 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.057115    0.000180    0.928259 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005586    0.043566    0.055382    0.983641 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043567    0.000386    0.984028 v _273_/A (sg13g2_nor2_1)
     1    0.005701    0.045708    0.051611    1.035638 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.045728    0.000379    1.036017 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.007278    0.051785    0.054110    1.090128 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.051787    0.000516    1.090644 v output15/A (sg13g2_buf_2)
     1    0.053411    0.062333    0.099013    1.189657 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062743    0.004099    1.193756 v sine_out[1] (out)
                                              1.193756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.193756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.656244   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.140399e-04 0.000000e+00 9.463019e-09 1.140493e-04  57.0%
Combinational        7.800613e-07 2.700428e-06 8.368258e-08 3.564172e-06   1.8%
Clock                5.601158e-05 2.653526e-05 4.027114e-09 8.255087e-05  41.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.708315e-04 2.923569e-05 9.717275e-08 2.001644e-04 100.0%
                            85.3%        14.6%         0.0%
%OL_METRIC_F power__internal__total 0.0001708315103314817
%OL_METRIC_F power__switching__total 2.923568717960734e-5
%OL_METRIC_F power__leakage__total 9.71727516230203e-8
%OL_METRIC_F power__total 0.00020016437338199466

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.15088415666179908
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088688 source latency _294_/CLK ^
-0.089572 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150884 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.15065910057055473
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.089572 source latency _296_/CLK ^
-0.088913 target latency _301_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150659 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.14304970113350443
nom_fast_1p32V_m40C: 0.14304970113350443
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 1.6562442996984967
nom_fast_1p32V_m40C: 1.6562442996984967
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.143050
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.693790
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.088688         network latency _294_/CLK
        0.089572 network latency _296_/CLK
---------------
0.088688 0.089572 latency
        0.000884 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.093850         network latency _294_/CLK
        0.094759 network latency _296_/CLK
---------------
0.093850 0.094759 latency
        0.000909 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.31 fmax = 765.57
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
