{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610715979506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610715979513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 15:06:19 2021 " "Processing started: Fri Jan 15 15:06:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610715979513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1610715979513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Valid_in -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Valid_in -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1610715979513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1610715980403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1610715980404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_in.v 1 1 " "Found 1 design units, including 1 entities, in source file valid_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_in_state_machine " "Found entity 1: valid_in_state_machine" {  } { { "valid_in.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/valid_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610715998611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610715998611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610715998614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610715998614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1610715998952 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(103) " "Verilog HDL warning at testbench.v(103): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 103 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1610715998956 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(113) " "Verilog HDL warning at testbench.v(113): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 113 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1610715998956 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(133) " "Verilog HDL Always Construct warning at testbench.v(133): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998956 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(133) " "Verilog HDL Always Construct warning at testbench.v(133): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998956 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(152) " "Verilog HDL Always Construct warning at testbench.v(152): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998957 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(152) " "Verilog HDL Always Construct warning at testbench.v(152): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998957 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(163) " "Verilog HDL Always Construct warning at testbench.v(163): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998957 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(163) " "Verilog HDL Always Construct warning at testbench.v(163): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998957 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(174) " "Verilog HDL Always Construct warning at testbench.v(174): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998957 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(174) " "Verilog HDL Always Construct warning at testbench.v(174): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998958 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(190) " "Verilog HDL Always Construct warning at testbench.v(190): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998958 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(190) " "Verilog HDL Always Construct warning at testbench.v(190): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998958 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(204) " "Verilog HDL Always Construct warning at testbench.v(204): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998958 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(204) " "Verilog HDL Always Construct warning at testbench.v(204): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998958 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(218) " "Verilog HDL Always Construct warning at testbench.v(218): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998959 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(218) " "Verilog HDL Always Construct warning at testbench.v(218): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998959 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out testbench.v(227) " "Verilog HDL Always Construct warning at testbench.v(227): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998959 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_test testbench.v(227) " "Verilog HDL Always Construct warning at testbench.v(227): variable \"state_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610715998959 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(231) " "Verilog HDL warning at testbench.v(231): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 231 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1610715998960 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_in_state_machine valid_in_state_machine:dut " "Elaborating entity \"valid_in_state_machine\" for hierarchy \"valid_in_state_machine:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610715999076 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1610715999307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1610715999307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610716000404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 15:06:40 2021 " "Processing ended: Fri Jan 15 15:06:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610716000404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610716000404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610716000404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1610716000404 ""}
