{"vcs1":{"timestamp_begin":1676312560.267927522, "rt":0.30, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1676312560.594601267, "rt":0.27, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1676312560.885235334, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1676312560.070958972}
{"VCS_COMP_START_TIME": 1676312560.070958972}
{"VCS_COMP_END_TIME": 1676312561.162965780}
{"VCS_USER_OPTIONS": "-nc -sverilog hw3prob10.sv"}
{"vcs1": {"peak_mem": 336136}}
{"stitch_vcselab": {"peak_mem": 222560}}
