<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z030-sbv485-1</Part>
        <TopModelName>fft32</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>122</Best-caseLatency>
            <Average-caseLatency>122</Average-caseLatency>
            <Worst-caseLatency>122</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.220 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.220 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.220 us</Worst-caseRealTimeLatency>
            <Interval-min>123</Interval-min>
            <Interval-max>123</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <DSP>192</DSP>
            <FF>10519</FF>
            <LUT>19564</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>530</BRAM_18K>
            <DSP>400</DSP>
            <FF>157200</FF>
            <LUT>78600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft32</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft32_Pipeline_input_loop_fu_928</InstName>
                    <ModuleName>fft32_Pipeline_input_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>928</ID>
                    <BindInstances>add_ln73_fu_1282_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_2_fu_998</InstName>
                    <ModuleName>fft32_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>998</ID>
                    <BindInstances>add_ln106_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1006</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1006</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1014</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1014</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1022</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1022</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1030</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1030</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1038</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1038</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1046</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1046</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1054</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1054</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1062</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1070</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1070</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1078</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1078</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1086</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1086</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1094</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1102</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1102</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1110</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1118</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1126</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inabs_fu_82_p2 mul_14ns_22ns_35_1_1_U74 mac_muladd_2ns_16ns_18ns_18_4_1_U75 mac_muladd_2ns_16ns_18ns_18_4_1_U75 sub_ln254_fu_139_p2 sub_ln280_fu_183_p2 sub_ln292_fu_210_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_output_loop_fu_1134</InstName>
                    <ModuleName>fft32_Pipeline_output_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1134</ID>
                    <BindInstances>add_ln157_fu_131_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>stage2_real_U stage2_real_1_U stage2_imag_U stage2_imag_1_U ar0_fu_1662_p2 ci1_fu_1668_p2 ar0_1_fu_2474_p2 ci1_1_fu_2480_p2 ar0_2_fu_2916_p2 ci1_2_fu_2922_p2 ar0_3_fu_2928_p2 ci1_3_fu_2934_p2 ar0_4_fu_1192_p2 ci1_4_fu_1198_p2 ar0_5_fu_1204_p2 ci1_5_fu_1210_p2 ar0_6_fu_1990_p2 ci1_6_fu_1996_p2 ar0_7_fu_2002_p2 ci1_7_fu_2008_p2 ar1_16_fu_1674_p2 ci0_16_fu_1680_p2 cr1_16_fu_1686_p2 ar1_17_fu_2486_p2 ci0_17_fu_2492_p2 cr1_17_fu_2498_p2 ar1_18_fu_2940_p2 ci0_18_fu_2946_p2 cr1_18_fu_2952_p2 ar1_19_fu_2958_p2 ci0_19_fu_2964_p2 cr1_19_fu_2970_p2 ar1_20_fu_1216_p2 ci0_20_fu_1222_p2 cr1_20_fu_1228_p2 ar1_21_fu_1234_p2 ci0_21_fu_1240_p2 cr1_21_fu_1246_p2 ar1_22_fu_2014_p2 ci0_22_fu_2020_p2 cr1_22_fu_2026_p2 ar1_23_fu_2032_p2 ci0_23_fu_2038_p2 cr1_23_fu_2044_p2 cr0_16_fu_1692_p2 cr0_17_fu_2504_p2 cr0_18_fu_2976_p2 cr0_19_fu_2982_p2 cr0_20_fu_1252_p2 cr0_21_fu_1258_p2 cr0_22_fu_2050_p2 cr0_23_fu_2056_p2 ai0_16_fu_1698_p2 ai1_16_fu_1704_p2 ai0_17_fu_2510_p2 ai1_17_fu_2516_p2 ai0_18_fu_2988_p2 ai1_18_fu_2994_p2 ai0_19_fu_3000_p2 ai1_19_fu_3006_p2 ai0_20_fu_1264_p2 ai1_20_fu_1270_p2 ai0_21_fu_1276_p2 ai1_21_fu_1282_p2 ai0_22_fu_2062_p2 ai1_22_fu_2068_p2 ai0_23_fu_2074_p2 ai1_23_fu_2080_p2 a_real_fu_1710_p2 a_imag_fu_1716_p2 add_ln35_fu_1722_p2 sub_ln35_fu_1728_p2 sub_ln36_fu_1734_p2 sub_ln36_1_fu_1740_p2 sub_ln37_fu_1746_p2 add_ln37_fu_1752_p2 a_real_16_fu_2522_p2 a_imag_16_fu_2528_p2 add_ln35_1_fu_2534_p2 sub_ln35_1_fu_2540_p2 sub_ln36_2_fu_2546_p2 sub_ln36_3_fu_2552_p2 sub_ln37_1_fu_2558_p2 add_ln37_1_fu_2564_p2 a_real_18_fu_3012_p2 a_imag_18_fu_3018_p2 add_ln35_2_fu_3024_p2 sub_ln35_2_fu_3030_p2 sub_ln36_4_fu_3036_p2 sub_ln36_5_fu_3042_p2 sub_ln37_2_fu_3048_p2 add_ln37_2_fu_3054_p2 a_real_20_fu_3060_p2 a_imag_20_fu_3066_p2 add_ln35_3_fu_3072_p2 sub_ln35_3_fu_3078_p2 sub_ln36_6_fu_3084_p2 sub_ln36_7_fu_3090_p2 sub_ln37_3_fu_3096_p2 add_ln37_3_fu_3102_p2 a_real_22_fu_1288_p2 a_imag_22_fu_1294_p2 add_ln35_4_fu_1300_p2 sub_ln35_4_fu_1306_p2 sub_ln36_8_fu_1312_p2 sub_ln36_9_fu_1318_p2 sub_ln37_4_fu_1324_p2 add_ln37_4_fu_1330_p2 a_real_23_fu_1336_p2 a_imag_23_fu_1342_p2 add_ln35_5_fu_1348_p2 sub_ln35_5_fu_1354_p2 sub_ln36_10_fu_1360_p2 sub_ln36_11_fu_1366_p2 sub_ln37_5_fu_1372_p2 add_ln37_5_fu_1378_p2 a_real_24_fu_2086_p2 a_imag_24_fu_2092_p2 add_ln35_6_fu_2098_p2 sub_ln35_6_fu_2104_p2 sub_ln36_12_fu_2110_p2 sub_ln36_13_fu_2116_p2 sub_ln37_6_fu_2122_p2 add_ln37_6_fu_2128_p2 a_real_25_fu_2134_p2 a_imag_25_fu_2140_p2 add_ln35_7_fu_2146_p2 sub_ln35_7_fu_2152_p2 sub_ln36_14_fu_2158_p2 sub_ln36_15_fu_2164_p2 sub_ln37_7_fu_2170_p2 add_ln37_7_fu_2176_p2 mul_16s_14s_28_1_1_U99 mac_mulsub_16s_14s_28s_28_4_1_U179 mac_mulsub_16s_14s_28s_28_4_1_U179 mul_16s_14s_28_1_1_U100 mac_muladd_16s_14s_28s_28_4_1_U180 mac_muladd_16s_14s_28s_28_4_1_U180 mul_16s_14s_28_1_1_U101 mac_mulsub_16s_14s_28s_28_4_1_U181 mac_mulsub_16s_14s_28s_28_4_1_U181 mul_16s_14s_28_1_1_U102 mac_muladd_16s_14s_28s_28_4_1_U182 mac_muladd_16s_14s_28s_28_4_1_U182 mul_16s_14s_28_1_1_U103 mac_mulsub_16s_14s_28s_28_4_1_U183 mac_mulsub_16s_14s_28s_28_4_1_U183 mul_16s_14s_28_1_1_U104 mac_muladd_16s_14s_28s_28_4_1_U184 mac_muladd_16s_14s_28s_28_4_1_U184 ar0_8_fu_2759_p2 ai0_fu_2764_p2 ar1_fu_2769_p2 ai1_fu_2774_p2 cr0_fu_2779_p2 ci0_fu_2785_p2 cr1_fu_2791_p2 ci1_8_fu_2797_p2 a_real_15_fu_3108_p2 a_imag_15_fu_3112_p2 ar_9_fu_3116_p2 ai_9_fu_3120_p2 ar_10_fu_3124_p2 ai_10_fu_3128_p2 ar_11_fu_3132_p2 ai_11_fu_3136_p2 mul_16s_14s_28_1_1_U129 mac_mulsub_16s_14s_28s_28_4_1_U209 mac_mulsub_16s_14s_28s_28_4_1_U209 mul_16s_14s_28_1_1_U130 mac_muladd_16s_14s_28s_28_4_1_U210 mac_muladd_16s_14s_28s_28_4_1_U210 mul_16s_14s_28_1_1_U131 mac_mulsub_16s_14s_28s_28_4_1_U211 mac_mulsub_16s_14s_28s_28_4_1_U211 mul_16s_14s_28_1_1_U132 mac_muladd_16s_14s_28s_28_4_1_U212 mac_muladd_16s_14s_28s_28_4_1_U212 mul_16s_14s_28_1_1_U133 mac_mulsub_16s_14s_28s_28_4_1_U213 mac_mulsub_16s_14s_28s_28_4_1_U213 mul_16s_14s_28_1_1_U134 mac_muladd_16s_14s_28s_28_4_1_U214 mac_muladd_16s_14s_28s_28_4_1_U214 ar0_9_fu_3606_p2 ai0_9_fu_3611_p2 ar1_9_fu_3616_p2 ai1_9_fu_3621_p2 cr0_9_fu_3626_p2 ci0_9_fu_3632_p2 cr1_9_fu_3638_p2 ci1_9_fu_3644_p2 a_real_17_fu_4060_p2 a_imag_17_fu_4064_p2 ar_13_fu_4068_p2 ai_13_fu_4072_p2 ar_14_fu_4076_p2 ai_14_fu_4080_p2 ar_15_fu_4084_p2 ai_15_fu_4088_p2 mul_16s_14s_28_1_1_U139 mac_mulsub_16s_14s_28s_28_4_1_U219 mac_mulsub_16s_14s_28s_28_4_1_U219 mul_16s_14s_28_1_1_U140 mac_muladd_16s_14s_28s_28_4_1_U220 mac_muladd_16s_14s_28s_28_4_1_U220 mul_16s_14s_28_1_1_U141 mac_mulsub_16s_14s_28s_28_4_1_U221 mac_mulsub_16s_14s_28s_28_4_1_U221 mul_16s_14s_28_1_1_U142 mac_muladd_16s_14s_28s_28_4_1_U222 mac_muladd_16s_14s_28s_28_4_1_U222 mul_16s_14s_28_1_1_U143 mac_mulsub_16s_14s_28s_28_4_1_U223 mac_mulsub_16s_14s_28s_28_4_1_U223 mul_16s_14s_28_1_1_U144 mac_muladd_16s_14s_28s_28_4_1_U224 mac_muladd_16s_14s_28s_28_4_1_U224 ar0_10_fu_4194_p2 ai0_10_fu_4199_p2 ar1_10_fu_4204_p2 ai1_10_fu_4209_p2 cr0_10_fu_4214_p2 ci0_10_fu_4220_p2 cr1_10_fu_4226_p2 ci1_10_fu_4232_p2 a_real_19_fu_4332_p2 a_imag_19_fu_4336_p2 ar_17_fu_4340_p2 ai_17_fu_4344_p2 ar_18_fu_4348_p2 ai_18_fu_4352_p2 ar_19_fu_4356_p2 ai_19_fu_4360_p2 mul_16s_14s_28_1_1_U145 mac_mulsub_16s_14s_28s_28_4_1_U225 mac_mulsub_16s_14s_28s_28_4_1_U225 mul_16s_14s_28_1_1_U146 mac_muladd_16s_14s_28s_28_4_1_U226 mac_muladd_16s_14s_28s_28_4_1_U226 mul_16s_14s_28_1_1_U147 mac_mulsub_16s_14s_28s_28_4_1_U227 mac_mulsub_16s_14s_28s_28_4_1_U227 mul_16s_14s_28_1_1_U148 mac_muladd_16s_14s_28s_28_4_1_U228 mac_muladd_16s_14s_28s_28_4_1_U228 mul_16s_14s_28_1_1_U149 mac_mulsub_16s_14s_28s_28_4_1_U229 mac_mulsub_16s_14s_28s_28_4_1_U229 mul_16s_14s_28_1_1_U150 mac_muladd_16s_14s_28s_28_4_1_U230 mac_muladd_16s_14s_28s_28_4_1_U230 ar0_11_fu_4564_p2 ai0_11_fu_4568_p2 ar1_11_fu_4572_p2 ai1_11_fu_4576_p2 cr0_11_fu_4580_p2 ci0_11_fu_4584_p2 cr1_11_fu_4588_p2 ci1_11_fu_4592_p2 a_real_21_fu_4636_p2 a_imag_21_fu_4640_p2 ar_21_fu_4644_p2 ai_21_fu_4648_p2 ar_22_fu_4652_p2 ai_22_fu_4656_p2 ar_23_fu_4660_p2 ai_23_fu_4664_p2 mul_16s_14s_28_1_1_U87 mac_mulsub_16s_14s_28s_28_4_1_U167 mac_mulsub_16s_14s_28s_28_4_1_U167 mul_16s_14s_28_1_1_U88 mac_muladd_16s_14s_28s_28_4_1_U168 mac_muladd_16s_14s_28s_28_4_1_U168 mul_16s_14s_28_1_1_U89 mac_mulsub_16s_14s_28s_28_4_1_U169 mac_mulsub_16s_14s_28s_28_4_1_U169 mul_16s_14s_28_1_1_U90 mac_muladd_16s_14s_28s_28_4_1_U170 mac_muladd_16s_14s_28s_28_4_1_U170 mul_16s_14s_28_1_1_U91 mac_mulsub_16s_14s_28s_28_4_1_U171 mac_mulsub_16s_14s_28s_28_4_1_U171 mul_16s_14s_28_1_1_U92 mac_muladd_16s_14s_28s_28_4_1_U172 mac_muladd_16s_14s_28s_28_4_1_U172 ar0_12_fu_2233_p2 ai0_12_fu_2237_p2 ar1_12_fu_2241_p2 ai1_12_fu_2245_p2 cr0_12_fu_2249_p2 ci0_12_fu_2253_p2 cr1_12_fu_2257_p2 ci1_12_fu_2261_p2 a_real_8_fu_2265_p2 a_imag_8_fu_2271_p2 add_ln35_12_fu_2277_p2 sub_ln35_12_fu_2283_p2 sub_ln36_24_fu_2289_p2 sub_ln36_25_fu_2295_p2 sub_ln37_12_fu_2301_p2 add_ln37_12_fu_2307_p2 mul_16s_14s_28_1_1_U93 mac_mulsub_16s_14s_28s_28_4_1_U173 mac_mulsub_16s_14s_28s_28_4_1_U173 mul_16s_14s_28_1_1_U94 mac_muladd_16s_14s_28s_28_4_1_U174 mac_muladd_16s_14s_28s_28_4_1_U174 mul_16s_14s_28_1_1_U95 mac_mulsub_16s_14s_28s_28_4_1_U175 mac_mulsub_16s_14s_28s_28_4_1_U175 mul_16s_14s_28_1_1_U96 mac_muladd_16s_14s_28s_28_4_1_U176 mac_muladd_16s_14s_28s_28_4_1_U176 mul_16s_14s_28_1_1_U97 mac_mulsub_16s_14s_28s_28_4_1_U177 mac_mulsub_16s_14s_28s_28_4_1_U177 mul_16s_14s_28_1_1_U98 mac_muladd_16s_14s_28s_28_4_1_U178 mac_muladd_16s_14s_28s_28_4_1_U178 ar0_13_fu_1884_p2 ai0_13_fu_2313_p2 ar1_13_fu_1889_p2 ai1_13_fu_2317_p2 cr0_13_fu_1894_p2 ci0_13_fu_1900_p2 cr1_13_fu_1906_p2 ci1_13_fu_1912_p2 a_real_10_fu_1918_p2 a_imag_10_fu_2321_p2 add_ln35_13_fu_1924_p2 sub_ln35_13_fu_2326_p2 sub_ln36_26_fu_1930_p2 sub_ln36_27_fu_2331_p2 sub_ln37_13_fu_1936_p2 add_ln37_13_fu_2336_p2 mul_16s_14s_28_1_1_U111 mac_mulsub_16s_14s_28s_28_4_1_U185 mac_mulsub_16s_14s_28s_28_4_1_U185 mul_16s_14s_28_1_1_U112 mac_muladd_16s_14s_28s_28_4_1_U186 mac_muladd_16s_14s_28s_28_4_1_U186 mul_16s_14s_28_1_1_U113 mac_mulsub_16s_14s_28s_28_4_1_U187 mac_mulsub_16s_14s_28s_28_4_1_U187 mul_16s_14s_28_1_1_U114 mac_muladd_16s_14s_28s_28_4_1_U188 mac_muladd_16s_14s_28s_28_4_1_U188 mul_16s_14s_28_1_1_U115 mac_mulsub_16s_14s_28s_28_4_1_U189 mac_mulsub_16s_14s_28s_28_4_1_U189 mul_16s_14s_28_1_1_U116 mac_muladd_16s_14s_28s_28_4_1_U190 mac_muladd_16s_14s_28s_28_4_1_U190 ar0_14_fu_3218_p2 ai0_14_fu_3728_p2 ar1_14_fu_3223_p2 ai1_14_fu_3732_p2 cr0_14_fu_3228_p2 ci0_14_fu_3234_p2 cr1_14_fu_3240_p2 ci1_14_fu_3246_p2 a_real_12_fu_3252_p2 a_imag_12_fu_3736_p2 add_ln35_14_fu_3258_p2 sub_ln35_14_fu_3741_p2 sub_ln36_28_fu_3264_p2 sub_ln36_29_fu_3746_p2 sub_ln37_14_fu_3270_p2 add_ln37_14_fu_3751_p2 mul_16s_14s_28_1_1_U117 mac_mulsub_16s_14s_28s_28_4_1_U191 mac_mulsub_16s_14s_28s_28_4_1_U191 mul_16s_14s_28_1_1_U118 mac_muladd_16s_14s_28s_28_4_1_U192 mac_muladd_16s_14s_28s_28_4_1_U192 mul_16s_14s_28_1_1_U119 mac_mulsub_16s_14s_28s_28_4_1_U193 mac_mulsub_16s_14s_28s_28_4_1_U193 mul_16s_14s_28_1_1_U120 mac_muladd_16s_14s_28s_28_4_1_U194 mac_muladd_16s_14s_28s_28_4_1_U194 mul_16s_14s_28_1_1_U121 mac_mulsub_16s_14s_28s_28_4_1_U195 mac_mulsub_16s_14s_28s_28_4_1_U195 mul_16s_14s_28_1_1_U122 mac_muladd_16s_14s_28s_28_4_1_U196 mac_muladd_16s_14s_28s_28_4_1_U196 ar0_15_fu_3330_p2 ai0_15_fu_3756_p2 ar1_15_fu_3335_p2 ai1_15_fu_3760_p2 cr0_15_fu_3340_p2 ci0_15_fu_3346_p2 cr1_15_fu_3352_p2 ci1_15_fu_3358_p2 a_real_14_fu_3364_p2 a_imag_14_fu_3764_p2 add_ln35_15_fu_3370_p2 sub_ln35_15_fu_3769_p2 sub_ln36_30_fu_3376_p2 sub_ln36_31_fu_3774_p2 sub_ln37_15_fu_3382_p2 add_ln37_15_fu_3779_p2 mul_16s_14s_28_1_1_U123 mac_mulsub_16s_14s_28s_28_4_1_U197 mac_mulsub_16s_14s_28s_28_4_1_U197 mul_16s_14s_28_1_1_U124 mac_muladd_16s_14s_28s_28_4_1_U198 mac_muladd_16s_14s_28s_28_4_1_U198 add_ln45_fu_3406_p2 add_ln46_fu_3413_p2 sub_ln47_fu_3420_p2 sub_ln48_fu_3427_p2 mul_16s_14s_28_1_1_U125 mac_mulsub_16s_14s_28s_28_4_1_U199 mac_mulsub_16s_14s_28s_28_4_1_U199 mul_16s_14s_28_1_1_U126 mac_muladd_16s_14s_28s_28_4_1_U200 mac_muladd_16s_14s_28s_28_4_1_U200 add_ln45_1_fu_3452_p2 add_ln46_1_fu_3459_p2 sub_ln47_1_fu_3466_p2 sub_ln48_1_fu_3473_p2 mul_16s_14s_28_1_1_U135 mac_mulsub_16s_14s_28s_28_4_1_U215 mac_mulsub_16s_14s_28s_28_4_1_U215 mul_16s_14s_28_1_1_U136 mac_muladd_16s_14s_28s_28_4_1_U216 mac_muladd_16s_14s_28s_28_4_1_U216 add_ln45_2_fu_3802_p2 add_ln46_2_fu_3808_p2 sub_ln47_2_fu_3814_p2 sub_ln48_2_fu_3820_p2 mul_16s_14s_28_1_1_U137 mac_mulsub_16s_14s_28s_28_4_1_U217 mac_mulsub_16s_14s_28s_28_4_1_U217 mul_16s_14s_28_1_1_U138 mac_muladd_16s_14s_28s_28_4_1_U218 mac_muladd_16s_14s_28s_28_4_1_U218 add_ln45_3_fu_3844_p2 add_ln46_3_fu_3850_p2 sub_ln47_3_fu_3856_p2 sub_ln48_3_fu_3862_p2 mul_16s_14s_28_1_1_U105 mac_mulsub_16s_14s_28s_28_4_1_U201 mac_mulsub_16s_14s_28s_28_4_1_U201 mul_16s_14s_28_1_1_U106 mac_muladd_16s_14s_28s_28_4_1_U202 mac_muladd_16s_14s_28s_28_4_1_U202 add_ln45_4_fu_4092_p2 add_ln46_4_fu_4098_p2 sub_ln47_4_fu_4104_p2 sub_ln48_4_fu_4110_p2 mul_16s_14s_28_1_1_U107 mac_mulsub_16s_14s_28s_28_4_1_U203 mac_mulsub_16s_14s_28s_28_4_1_U203 mul_16s_14s_28_1_1_U108 mac_muladd_16s_14s_28s_28_4_1_U204 mac_muladd_16s_14s_28s_28_4_1_U204 add_ln45_5_fu_4116_p2 add_ln46_5_fu_4122_p2 sub_ln47_5_fu_4128_p2 sub_ln48_5_fu_4134_p2 mul_16s_14s_28_1_1_U127 mac_mulsub_16s_14s_28s_28_4_1_U205 mac_mulsub_16s_14s_28s_28_4_1_U205 mul_16s_14s_28_1_1_U128 mac_muladd_16s_14s_28s_28_4_1_U206 mac_muladd_16s_14s_28s_28_4_1_U206 add_ln45_6_fu_4292_p2 add_ln46_6_fu_4297_p2 sub_ln47_6_fu_4302_p2 sub_ln48_6_fu_4307_p2 mul_16s_14s_28_1_1_U109 mac_mulsub_16s_14s_28s_28_4_1_U207 mac_mulsub_16s_14s_28s_28_4_1_U207 mul_16s_14s_28_1_1_U110 mac_muladd_16s_14s_28s_28_4_1_U208 mac_muladd_16s_14s_28s_28_4_1_U208 add_ln45_7_fu_4312_p2 add_ln46_7_fu_4317_p2 sub_ln47_7_fu_4322_p2 sub_ln48_7_fu_4327_p2 mul_16s_14s_28_1_1_U151 mac_mulsub_16s_14s_28s_28_4_1_U231 mac_mulsub_16s_14s_28s_28_4_1_U231 mul_16s_14s_28_1_1_U152 mac_muladd_16s_14s_28s_28_4_1_U232 mac_muladd_16s_14s_28s_28_4_1_U232 add_ln45_8_fu_4382_p2 add_ln46_8_fu_4389_p2 sub_ln47_8_fu_4396_p2 sub_ln48_8_fu_4403_p2 mul_16s_14s_28_1_1_U153 mac_mulsub_16s_14s_28s_28_4_1_U233 mac_mulsub_16s_14s_28s_28_4_1_U233 mul_16s_14s_28_1_1_U154 mac_muladd_16s_14s_28s_28_4_1_U234 mac_muladd_16s_14s_28s_28_4_1_U234 add_ln45_9_fu_4428_p2 add_ln46_9_fu_4435_p2 sub_ln47_9_fu_4442_p2 sub_ln48_9_fu_4449_p2 mul_16s_14s_28_1_1_U155 mac_mulsub_16s_14s_28s_28_4_1_U235 mac_mulsub_16s_14s_28s_28_4_1_U235 mul_16s_14s_28_1_1_U156 mac_muladd_16s_14s_28s_28_4_1_U236 mac_muladd_16s_14s_28s_28_4_1_U236 add_ln45_10_fu_4596_p2 add_ln46_10_fu_4601_p2 sub_ln47_10_fu_4606_p2 sub_ln48_10_fu_4611_p2 mul_16s_14s_28_1_1_U157 mac_mulsub_16s_14s_28s_28_4_1_U237 mac_mulsub_16s_14s_28s_28_4_1_U237 mul_16s_14s_28_1_1_U158 mac_muladd_16s_14s_28s_28_4_1_U238 mac_muladd_16s_14s_28s_28_4_1_U238 add_ln45_11_fu_4616_p2 add_ln46_11_fu_4621_p2 sub_ln47_11_fu_4626_p2 sub_ln48_11_fu_4631_p2 mul_16s_14s_28_1_1_U159 mac_mulsub_16s_14s_28s_28_4_1_U239 mac_mulsub_16s_14s_28s_28_4_1_U239 mul_16s_14s_28_1_1_U160 mac_muladd_16s_14s_28s_28_4_1_U240 mac_muladd_16s_14s_28s_28_4_1_U240 add_ln45_12_fu_4668_p2 add_ln46_12_fu_4674_p2 sub_ln47_12_fu_4680_p2 sub_ln48_12_fu_4686_p2 mul_16s_14s_28_1_1_U161 mac_mulsub_16s_14s_28s_28_4_1_U241 mac_mulsub_16s_14s_28s_28_4_1_U241 mul_16s_14s_28_1_1_U162 mac_muladd_16s_14s_28s_28_4_1_U242 mac_muladd_16s_14s_28s_28_4_1_U242 add_ln45_13_fu_4692_p2 add_ln46_13_fu_4698_p2 sub_ln47_13_fu_4704_p2 sub_ln48_13_fu_4710_p2 mul_16s_14s_28_1_1_U163 mac_mulsub_16s_14s_28s_28_4_1_U243 mac_mulsub_16s_14s_28s_28_4_1_U243 mul_16s_14s_28_1_1_U164 mac_muladd_16s_14s_28s_28_4_1_U244 mac_muladd_16s_14s_28s_28_4_1_U244 add_ln45_14_fu_4716_p2 add_ln46_14_fu_4721_p2 sub_ln47_14_fu_4726_p2 sub_ln48_14_fu_4731_p2 mul_16s_14s_28_1_1_U165 mac_mulsub_16s_14s_28s_28_4_1_U245 mac_mulsub_16s_14s_28s_28_4_1_U245 mul_16s_14s_28_1_1_U166 mac_muladd_16s_14s_28s_28_4_1_U246 mac_muladd_16s_14s_28s_28_4_1_U246 add_ln45_15_fu_4736_p2 add_ln46_15_fu_4741_p2 sub_ln47_15_fu_4746_p2 sub_ln48_15_fu_4751_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft32_Pipeline_input_loop</Name>
            <Loops>
                <input_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_loop>
                        <Name>input_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1032</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>644</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1282_p2" SOURCE="FFT32_check.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_126_p2" SOURCE="FFT32_check.cpp:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>129</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_134_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_205_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_211_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_217_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_223_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_229_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_235_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109" URAM="0" VARIABLE="sub_ln109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_apfixed_circ_table_arctan_128_U" SOURCE="" URAM="0" VARIABLE="cordic_apfixed_circ_table_arctan_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>247</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>613</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="inabs_fu_82_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237" URAM="0" VARIABLE="inabs"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_22ns_35_1_1_U74" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_16ns_18ns_18_4_1_U75" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_16ns_18ns_18_4_1_U75" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_139_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_183_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_210_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292" URAM="0" VARIABLE="sub_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_output_loop</Name>
            <Loops>
                <output_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.910</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_loop>
                        <Name>output_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_131_p2" SOURCE="FFT32_check.cpp:157" URAM="0" VARIABLE="add_ln157"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>192</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>48</UTIL_DSP>
                    <FF>10519</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>19564</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_real_U" SOURCE="FFT32_check.cpp:106" URAM="0" VARIABLE="stage2_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_real_1_U" SOURCE="FFT32_check.cpp:106" URAM="0" VARIABLE="stage2_real_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_imag_U" SOURCE="FFT32_check.cpp:106" URAM="0" VARIABLE="stage2_imag"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="stage2_imag_1_U" SOURCE="FFT32_check.cpp:106" URAM="0" VARIABLE="stage2_imag_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_1662_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_1668_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_1_fu_2474_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_1_fu_2480_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_2_fu_2916_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_2_fu_2922_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_3_fu_2928_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_3_fu_2934_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_4_fu_1192_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_4_fu_1198_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_5_fu_1204_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_5_fu_1210_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_6_fu_1990_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_6_fu_1996_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_7_fu_2002_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_7_fu_2008_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_16_fu_1674_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_16_fu_1680_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_16_fu_1686_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_17_fu_2486_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_17_fu_2492_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_17_fu_2498_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_18_fu_2940_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_18_fu_2946_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_18_fu_2952_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_19_fu_2958_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_19_fu_2964_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_19_fu_2970_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_20_fu_1216_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_20_fu_1222_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_20_fu_1228_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_21_fu_1234_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_21_fu_1240_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_21_fu_1246_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_22_fu_2014_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_22_fu_2020_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_22_fu_2026_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_23_fu_2032_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_23_fu_2038_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_23_fu_2044_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_16_fu_1692_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_17_fu_2504_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_18_fu_2976_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_19_fu_2982_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_20_fu_1252_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_21_fu_1258_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_22_fu_2050_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_23_fu_2056_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_16_fu_1698_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_16_fu_1704_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_17_fu_2510_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_17_fu_2516_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_18_fu_2988_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_18_fu_2994_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_19_fu_3000_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_19_fu_3006_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_20_fu_1264_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_20_fu_1270_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_21_fu_1276_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_21_fu_1282_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_22_fu_2062_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_22_fu_2068_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_23_fu_2074_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_23_fu_2080_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_fu_1710_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_fu_1716_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1722_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_1728_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_1734_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_1_fu_1740_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_1746_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1752_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_16_fu_2522_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_16_fu_2528_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_2534_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_1_fu_2540_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_2_fu_2546_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_3_fu_2552_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_1_fu_2558_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_2564_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_18_fu_3012_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_18_fu_3018_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_3024_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_2_fu_3030_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_4_fu_3036_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_5_fu_3042_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_2_fu_3048_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_3054_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_20_fu_3060_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_20_fu_3066_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_3072_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_3_fu_3078_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_6_fu_3084_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_7_fu_3090_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_3_fu_3096_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_3102_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_22_fu_1288_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_22_fu_1294_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_1300_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_4_fu_1306_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_8_fu_1312_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_9_fu_1318_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_4_fu_1324_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_1330_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_23_fu_1336_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_23_fu_1342_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_1348_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_5_fu_1354_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_10_fu_1360_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_11_fu_1366_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_5_fu_1372_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_5_fu_1378_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_24_fu_2086_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_24_fu_2092_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_2098_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_6_fu_2104_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_12_fu_2110_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_13_fu_2116_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_6_fu_2122_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_6_fu_2128_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_25_fu_2134_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_25_fu_2140_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_2146_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_7_fu_2152_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_14_fu_2158_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_15_fu_2164_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_7_fu_2170_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_2176_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U99" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U179" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U179" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U100" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U180" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U180" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U101" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U181" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U181" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U102" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U182" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U182" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U103" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U183" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U183" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U104" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U184" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U184" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_8_fu_2759_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_2764_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_2769_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_2774_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_2779_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_2785_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_2791_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_8_fu_2797_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_15_fu_3108_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_15_fu_3112_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar_9_fu_3116_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ar_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_9_fu_3120_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ai_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_10_fu_3124_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ar_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_10_fu_3128_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ai_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_11_fu_3132_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ar_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai_11_fu_3136_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ai_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U129" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U209" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U209" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U130" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U210" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U210" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U131" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U211" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U211" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U132" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U212" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U212" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U133" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U213" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U213" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U134" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U214" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U214" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_9_fu_3606_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_9_fu_3611_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_9_fu_3616_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_9_fu_3621_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_9_fu_3626_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_9_fu_3632_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_9_fu_3638_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_9_fu_3644_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_17_fu_4060_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_17_fu_4064_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar_13_fu_4068_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ar_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_13_fu_4072_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ai_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_14_fu_4076_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ar_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_14_fu_4080_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ai_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_15_fu_4084_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ar_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai_15_fu_4088_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ai_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U139" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U219" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U219" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U140" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U220" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U220" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U141" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U221" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U221" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U142" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U222" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U222" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U143" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U223" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U223" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U144" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U224" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U224" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_10_fu_4194_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_10_fu_4199_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_10_fu_4204_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_10_fu_4209_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_10_fu_4214_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_10_fu_4220_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_10_fu_4226_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_10_fu_4232_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_19_fu_4332_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_19_fu_4336_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar_17_fu_4340_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ar_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_17_fu_4344_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ai_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_18_fu_4348_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ar_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_18_fu_4352_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ai_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_19_fu_4356_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ar_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai_19_fu_4360_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ai_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U145" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U225" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U225" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U146" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U226" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U226" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U147" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U227" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U227" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U148" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U228" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U228" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U149" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U229" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U229" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U150" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U230" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U230" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_11_fu_4564_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_11_fu_4568_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_11_fu_4572_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_11_fu_4576_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_11_fu_4580_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_11_fu_4584_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_11_fu_4588_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_11_fu_4592_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_21_fu_4636_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_21_fu_4640_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar_21_fu_4644_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ar_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_21_fu_4648_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="ai_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_22_fu_4652_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ar_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai_22_fu_4656_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="ai_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar_23_fu_4660_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ar_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai_23_fu_4664_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="ai_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U87" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U167" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U167" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U88" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U168" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U168" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U89" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U169" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U169" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U90" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U170" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U170" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U91" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U171" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U171" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U92" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U172" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U172" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_12_fu_2233_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_12_fu_2237_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_12_fu_2241_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_12_fu_2245_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_12_fu_2249_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_12_fu_2253_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_12_fu_2257_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_12_fu_2261_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_8_fu_2265_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_8_fu_2271_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_12_fu_2277_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_12_fu_2283_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_24_fu_2289_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_25_fu_2295_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_12_fu_2301_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_12_fu_2307_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U93" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U173" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U173" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U94" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U174" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U174" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U95" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U175" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U175" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U96" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U176" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U176" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U97" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U177" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U177" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U98" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U178" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U178" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_13_fu_1884_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_13_fu_2313_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_13_fu_1889_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_13_fu_2317_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_13_fu_1894_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_13_fu_1900_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_13_fu_1906_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_13_fu_1912_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_10_fu_1918_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_10_fu_2321_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_13_fu_1924_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_13_fu_2326_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_26_fu_1930_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_27_fu_2331_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_13_fu_1936_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_13_fu_2336_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U111" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U185" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U185" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U112" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U186" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U186" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U113" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U187" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U187" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U114" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U188" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U188" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U115" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U189" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U189" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U116" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U190" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U190" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_14_fu_3218_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_14_fu_3728_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_14_fu_3223_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_14_fu_3732_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_14_fu_3228_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_14_fu_3234_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_14_fu_3240_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_14_fu_3246_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_12_fu_3252_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_12_fu_3736_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_14_fu_3258_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_14_fu_3741_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_28_fu_3264_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_29_fu_3746_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_14_fu_3270_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_14_fu_3751_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U117" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U191" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U191" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U118" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U192" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U192" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U119" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U193" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U193" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U120" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U194" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U194" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U121" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U195" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U195" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U122" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U196" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U196" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_15_fu_3330_p2" SOURCE="FFT32_check.cpp:24" URAM="0" VARIABLE="ar0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_15_fu_3756_p2" SOURCE="FFT32_check.cpp:25" URAM="0" VARIABLE="ai0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_15_fu_3335_p2" SOURCE="FFT32_check.cpp:26" URAM="0" VARIABLE="ar1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_15_fu_3760_p2" SOURCE="FFT32_check.cpp:27" URAM="0" VARIABLE="ai1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_15_fu_3340_p2" SOURCE="FFT32_check.cpp:28" URAM="0" VARIABLE="cr0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_15_fu_3346_p2" SOURCE="FFT32_check.cpp:29" URAM="0" VARIABLE="ci0_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_15_fu_3352_p2" SOURCE="FFT32_check.cpp:30" URAM="0" VARIABLE="cr1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_15_fu_3358_p2" SOURCE="FFT32_check.cpp:31" URAM="0" VARIABLE="ci1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_14_fu_3364_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_real_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_14_fu_3764_p2" SOURCE="FFT32_check.cpp:34" URAM="0" VARIABLE="a_imag_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_15_fu_3370_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="add_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_15_fu_3769_p2" SOURCE="FFT32_check.cpp:35" URAM="0" VARIABLE="sub_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_30_fu_3376_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_31_fu_3774_p2" SOURCE="FFT32_check.cpp:36" URAM="0" VARIABLE="sub_ln36_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_15_fu_3382_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="sub_ln37_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_15_fu_3779_p2" SOURCE="FFT32_check.cpp:37" URAM="0" VARIABLE="add_ln37_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U123" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U197" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U197" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U124" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U198" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U198" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_3406_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_3413_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_fu_3420_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_3427_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U125" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U199" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U199" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U126" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U200" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U200" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_3452_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_3459_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_1_fu_3466_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_1_fu_3473_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U135" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U215" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U215" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U136" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U216" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U216" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_3802_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_3808_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_2_fu_3814_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_2_fu_3820_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U137" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U217" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U217" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U138" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U218" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U218" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_3844_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_3850_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_3_fu_3856_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_3_fu_3862_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U105" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U201" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U201" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U106" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U202" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U202" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_4092_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_4098_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_4_fu_4104_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_4_fu_4110_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U107" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U203" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U203" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U108" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U204" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U204" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_4116_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_4122_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_5_fu_4128_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_5_fu_4134_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U127" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U205" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U205" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U128" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U206" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U206" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_6_fu_4292_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_4297_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_6_fu_4302_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_6_fu_4307_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U109" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U207" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U207" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U110" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U208" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U208" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_7_fu_4312_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_4317_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_7_fu_4322_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_7_fu_4327_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U151" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U231" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U231" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U152" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U232" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U232" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_8_fu_4382_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_4389_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_8_fu_4396_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_8_fu_4403_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U153" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U233" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U233" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U154" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U234" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U234" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_9_fu_4428_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_9_fu_4435_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_9_fu_4442_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_9_fu_4449_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U155" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U235" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U235" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U156" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U236" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U236" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_10_fu_4596_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_10_fu_4601_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_10_fu_4606_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_10_fu_4611_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U157" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U237" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U237" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U158" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U238" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U238" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_11_fu_4616_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_11_fu_4621_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_11_fu_4626_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_11_fu_4631_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U159" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U239" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U239" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U160" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U240" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U240" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_12_fu_4668_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_12_fu_4674_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_12_fu_4680_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_12_fu_4686_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U161" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U241" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U241" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U162" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U242" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U242" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_13_fu_4692_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_13_fu_4698_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_13_fu_4704_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_13_fu_4710_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U163" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U243" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U243" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U164" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U244" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U244" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_14_fu_4716_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_14_fu_4721_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_14_fu_4726_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_14_fu_4731_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U165" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U245" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="mul_ln10_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U245" SOURCE="FFT32_check.cpp:10" URAM="0" VARIABLE="sub_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U166" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U246" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="mul_ln11_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U246" SOURCE="FFT32_check.cpp:11" URAM="0" VARIABLE="add_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_15_fu_4736_p2" SOURCE="FFT32_check.cpp:45" URAM="0" VARIABLE="add_ln45_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_15_fu_4741_p2" SOURCE="FFT32_check.cpp:46" URAM="0" VARIABLE="add_ln46_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_15_fu_4746_p2" SOURCE="FFT32_check.cpp:47" URAM="0" VARIABLE="sub_ln47_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_15_fu_4751_p2" SOURCE="FFT32_check.cpp:48" URAM="0" VARIABLE="sub_ln48_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="48" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">in, both, 48, 1, 1</column>
                    <column name="out_stream">out, both, 48, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;axis_data 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;axis_data 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="FFT_sol_2/opt2/directives.tcl:11" status="valid" parentFunction="bit_reverse" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/opt2/directives.tcl:8" status="valid" parentFunction="cmul" variable="" isDirective="1" options=""/>
        <Pragma type="array_partition" location="FFT_sol_2/opt2/directives.tcl:15" status="valid" parentFunction="fft32" variable="data" isDirective="1" options="complete dim=1 variable=data"/>
        <Pragma type="array_partition" location="FFT_sol_2/opt2/directives.tcl:16" status="valid" parentFunction="fft32" variable="stage0" isDirective="1" options="cyclic factor=4 variable=stage0"/>
        <Pragma type="array_partition" location="FFT_sol_2/opt2/directives.tcl:17" status="valid" parentFunction="fft32" variable="stage1" isDirective="1" options="block factor=8 variable=stage1"/>
        <Pragma type="array_partition" location="FFT_sol_2/opt2/directives.tcl:18" status="valid" parentFunction="fft32" variable="stage2" isDirective="1" options="cyclic factor=2 variable=stage2"/>
        <Pragma type="array_partition" location="FFT_sol_2/opt2/directives.tcl:22" status="valid" parentFunction="fft32" variable="w" isDirective="1" options="complete dim=1 variable=w"/>
        <Pragma type="interface" location="FFT_sol_2/opt2/directives.tcl:13" status="valid" parentFunction="fft32" variable="in_stream" isDirective="1" options="axis both port=in_stream register"/>
        <Pragma type="interface" location="FFT_sol_2/opt2/directives.tcl:14" status="valid" parentFunction="fft32" variable="out_stream" isDirective="1" options="axis both port=out_stream register"/>
        <Pragma type="interface" location="FFT_sol_2/opt2/directives.tcl:12" status="valid" parentFunction="fft32" variable="return" isDirective="1" options="ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FFT_sol_2/opt2/directives.tcl:25" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=1"/>
        <Pragma type="pipeline" location="FFT_sol_2/opt2/directives.tcl:26" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=1"/>
        <Pragma type="unroll" location="FFT_sol_2/opt2/directives.tcl:19" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/opt2/directives.tcl:20" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/opt2/directives.tcl:21" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/opt2/directives.tcl:23" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol_2/opt2/directives.tcl:24" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/opt2/directives.tcl:10" status="valid" parentFunction="radix2_bfly" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol_2/opt2/directives.tcl:9" status="valid" parentFunction="radix4_bfly" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

