#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 18 11:49:54 2018
# Process ID: 23443
# Current directory: /home/dsmith/Desktop/transmission_test_split/project_1/project_1.runs/impl_1
# Command line: vivado -log loopback128gbps.vdi -applog -messageDb vivado.pb -mode batch -source loopback128gbps.tcl -notrace
# Log file: /home/dsmith/Desktop/transmission_test_split/project_1/project_1.runs/impl_1/loopback128gbps.vdi
# Journal file: /home/dsmith/Desktop/transmission_test_split/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source loopback128gbps.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'Map0clk'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'lane_loop[0].MapILA'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'lane_loop[0].Map3/MapILA'
INFO: [Netlist 29-17] Analyzing 1267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Map0clk/inst/clkin1_ibufg, from the path connected to top-level port: clkp_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Map0clk/clk200_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.runs/impl_1/.Xil/Vivado-23443-dhcp196-189.ee.washington.edu/dcp_2/clk_gen.edf:382]
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1992.801 ; gain = 501.656 ; free physical = 5415 ; free virtual = 19163
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_gen_1'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_gen_1'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.xdc will not be read for any cell of this module.
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].Map3/MapILA/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_2'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_3'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_3/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_3'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_3'. The XDC file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc will not be read for any cell of this module.
Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/constrs_1/new/testing.xdc]
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/constrs_1/new/testing.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test_split/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 776 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 768 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 4 instances
  OBUFDS => OBUFDS: 4 instances

link_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2000.801 ; gain = 947.027 ; free physical = 5433 ; free virtual = 19153
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2040.820 ; gain = 32.016 ; free physical = 5431 ; free virtual = 19152
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "e7e94af775fc7619".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2068.820 ; gain = 0.000 ; free physical = 5399 ; free virtual = 19124
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cdf48206

Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 2068.820 ; gain = 19.000 ; free physical = 5398 ; free virtual = 19124
Implement Debug Cores | Checksum: 1ff1cf67c

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 26d96be26

Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2071.820 ; gain = 22.000 ; free physical = 5395 ; free virtual = 19120

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 99 cells.
Phase 3 Constant Propagation | Checksum: 1c0327b5a

Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2071.820 ; gain = 22.000 ; free physical = 5392 ; free virtual = 19117

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 909 unconnected nets.
INFO: [Opt 31-11] Eliminated 227 unconnected cells.
Phase 4 Sweep | Checksum: 252668605

Time (s): cpu = 00:00:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2071.820 ; gain = 22.000 ; free physical = 5392 ; free virtual = 19117

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2071.820 ; gain = 0.000 ; free physical = 5392 ; free virtual = 19117
Ending Logic Optimization Task | Checksum: 252668605

Time (s): cpu = 00:00:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2071.820 ; gain = 22.000 ; free physical = 5392 ; free virtual = 19117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 252668605

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5245 ; free virtual = 18970
Ending Power Optimization Task | Checksum: 252668605

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2318.969 ; gain = 247.148 ; free physical = 5245 ; free virtual = 18970
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:02:36 . Memory (MB): peak = 2318.969 ; gain = 318.168 ; free physical = 5245 ; free virtual = 18970
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5244 ; free virtual = 18971
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsmith/Desktop/transmission_test_split/project_1/project_1.runs/impl_1/loopback128gbps_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIDC-14) IDELAYCTRL REFCLK should be same as ISERDES CLK - The BITSLICE cell IDELAYCTRL IDELAYCTRL_inst REFCLK pin should be driven by the same clock net as the associated ISERDES lane_loop[0].Map3/xapp1017_serdes.serdes_cmp/loop0[0].iserdes_m CLK or CLKDIV pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5234 ; free virtual = 18966
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5234 ; free virtual = 18966

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 092ca20c

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5234 ; free virtual = 18966

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 092ca20c

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5234 ; free virtual = 18966
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 092ca20c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 092ca20c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 092ca20c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 30997ded

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 30997ded

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c76b408

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5232 ; free virtual = 18964

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: fb297f0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5230 ; free virtual = 18962

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: fb297f0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5228 ; free virtual = 18960
Phase 1.2.1 Place Init Design | Checksum: 163331ffc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5227 ; free virtual = 18958
Phase 1.2 Build Placer Netlist Model | Checksum: 163331ffc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5227 ; free virtual = 18958

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 163331ffc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5227 ; free virtual = 18958
Phase 1 Placer Initialization | Checksum: 163331ffc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5227 ; free virtual = 18958

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1576e9f9a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1576e9f9a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1550c8404

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 100ae1df2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 100ae1df2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 127363f15

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 127363f15

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19023

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1dd81f0f6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19018

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1373aaa8b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19018

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1373aaa8b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19018

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1373aaa8b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19018
Phase 3 Detail Placement | Checksum: 1373aaa8b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19018

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: a8252706

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.564. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1db363596

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007
Phase 4.1 Post Commit Optimization | Checksum: 1db363596

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1db363596

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1db363596

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1db363596

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1db363596

Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: fb6a909a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb6a909a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007
Ending Placer Task | Checksum: 3abb5c76

Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:00 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5274 ; free virtual = 19007
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5244 ; free virtual = 19006
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5266 ; free virtual = 19006
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5266 ; free virtual = 19006
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2318.969 ; gain = 0.000 ; free physical = 5265 ; free virtual = 19005
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2018.10' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 378b3dbc ConstDB: 0 ShapeSum: 3301eba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 75df06cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.031 ; gain = 122.062 ; free physical = 5033 ; free virtual = 18774

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 75df06cd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.035 ; gain = 122.066 ; free physical = 5031 ; free virtual = 18773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 75df06cd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.035 ; gain = 122.066 ; free physical = 5018 ; free virtual = 18759

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 75df06cd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.035 ; gain = 122.066 ; free physical = 5018 ; free virtual = 18759
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1122c6b6d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.914 ; gain = 163.945 ; free physical = 4972 ; free virtual = 18714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.608  | TNS=0.000  | WHS=-0.306 | THS=-694.100|

Phase 2 Router Initialization | Checksum: eeb0bcec

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2482.914 ; gain = 163.945 ; free physical = 4972 ; free virtual = 18714

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e0191049

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2482.914 ; gain = 163.945 ; free physical = 4960 ; free virtual = 18714

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
