{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 15:38:28 2013 " "Info: Processing started: Fri Dec 13 15:38:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp13 -c exp13 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp13 -c exp13 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "0a2:inst25\|74161:inst9\|f74161:sub\|87 " "Info: Detected ripple clock \"0a2:inst25\|74161:inst9\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a2:inst25\|74161:inst9\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "0a2:inst25\|74161:inst9\|f74161:sub\|9 " "Info: Detected ripple clock \"0a2:inst25\|74161:inst9\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a2:inst25\|74161:inst9\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "0a9ou4:inst21\|74161:inst9\|f74161:sub\|87 " "Info: Detected ripple clock \"0a9ou4:inst21\|74161:inst9\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|74161:inst9\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "0a9ou4:inst21\|74161:inst9\|f74161:sub\|110 " "Info: Detected ripple clock \"0a9ou4:inst21\|74161:inst9\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|74161:inst9\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "0a9ou4:inst21\|inst10~0 " "Info: Detected gated clock \"0a9ou4:inst21\|inst10~0\" as buffer" {  } { { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|inst10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "0a9ou4:inst21\|74161:inst9\|f74161:sub\|99 " "Info: Detected ripple clock \"0a9ou4:inst21\|74161:inst9\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|74161:inst9\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "0a9ou4:inst21\|inst10 " "Info: Detected gated clock \"0a9ou4:inst21\|inst10\" as buffer" {  } { { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "0a9ou4:inst21\|74161:inst9\|f74161:sub\|9 " "Info: Detected ripple clock \"0a9ou4:inst21\|74161:inst9\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "0a9ou4:inst21\|74161:inst9\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pin_name register 0a2:inst25\|74161:inst9\|f74161:sub\|9 register 0a9ou4:inst21\|74161:inst9\|f74161:sub\|9 170.56 MHz 5.863 ns Internal " "Info: Clock \"pin_name\" has Internal fmax of 170.56 MHz between source register \"0a2:inst25\|74161:inst9\|f74161:sub\|9\" and destination register \"0a9ou4:inst21\|74161:inst9\|f74161:sub\|9\" (period= 5.863 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.516 ns + Longest register register " "Info: + Longest register to register delay is 1.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 1 REG LCFF_X1_Y25_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.275 ns) 0.596 ns 0a9ou4:inst21\|inst10~0 2 COMB LCCOMB_X1_Y25_N10 1 " "Info: 2: + IC(0.321 ns) + CELL(0.275 ns) = 0.596 ns; Loc. = LCCOMB_X1_Y25_N10; Fanout = 1; COMB Node = '0a9ou4:inst21\|inst10~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10~0 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.003 ns 0a9ou4:inst21\|inst10 3 COMB LCCOMB_X1_Y25_N6 5 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.003 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 5; COMB Node = '0a9ou4:inst21\|inst10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 1.432 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|77 4 COMB LCCOMB_X1_Y25_N20 1 " "Info: 4: + IC(0.279 ns) + CELL(0.150 ns) = 1.432 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|77'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { 0a9ou4:inst21|inst10 0a9ou4:inst21|74161:inst9|f74161:sub|77 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 152 432 496 192 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.516 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|9 5 REG LCFF_X1_Y25_N21 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.516 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 13; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 0a9ou4:inst21|74161:inst9|f74161:sub|77 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 43.47 % ) " "Info: Total cell delay = 0.659 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 56.53 % ) " "Info: Total interconnect delay = 0.857 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|74161:inst9|f74161:sub|77 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "1.516 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|74161:inst9|f74161:sub|77 {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.321ns 0.257ns 0.279ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.133 ns - Smallest " "Info: - Smallest clock skew is -4.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 2.771 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns pin_name 1 CLK PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.537 ns) 2.771 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|9 2 REG LCFF_X1_Y25_N21 13 " "Info: 2: + IC(1.374 ns) + CELL(0.537 ns) = 2.771 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 13; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 50.42 % ) " "Info: Total cell delay = 1.397 ns ( 50.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 49.58 % ) " "Info: Total interconnect delay = 1.374 ns ( 49.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 6.904 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns pin_name 1 CLK PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.021 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|110 2 REG LCFF_X1_Y25_N17 9 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.021 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 9; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|110'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.438 ns) 3.830 ns 0a9ou4:inst21\|inst10~0 3 COMB LCCOMB_X1_Y25_N10 1 " "Info: 3: + IC(0.371 ns) + CELL(0.438 ns) = 3.830 ns; Loc. = LCCOMB_X1_Y25_N10; Fanout = 1; COMB Node = '0a9ou4:inst21\|inst10~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.237 ns 0a9ou4:inst21\|inst10 4 COMB LCCOMB_X1_Y25_N6 5 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 4.237 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 5; COMB Node = '0a9ou4:inst21\|inst10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 5.366 ns 0a9ou4:inst21\|inst10~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.129 ns) + CELL(0.000 ns) = 5.366 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '0a9ou4:inst21\|inst10~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.904 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 6 REG LCFF_X1_Y25_N15 10 " "Info: 6: + IC(1.001 ns) + CELL(0.537 ns) = 6.904 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.772 ns ( 40.15 % ) " "Info: Total cell delay = 2.772 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 59.85 % ) " "Info: Total interconnect delay = 4.132 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|74161:inst9|f74161:sub|77 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "1.516 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|74161:inst9|f74161:sub|77 {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.321ns 0.257ns 0.279ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pin_name 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"pin_name\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "0a2:inst25\|74161:inst9\|f74161:sub\|9 0a2:inst25\|74161:inst9\|f74161:sub\|9 pin_name 149 ps " "Info: Found hold time violation between source  pin or register \"0a2:inst25\|74161:inst9\|f74161:sub\|9\" and destination pin or register \"0a2:inst25\|74161:inst9\|f74161:sub\|9\" for clock \"pin_name\" (Hold time is 149 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.540 ns + Largest " "Info: + Largest clock skew is 0.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 6.904 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to destination register is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns pin_name 1 CLK PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.021 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|110 2 REG LCFF_X1_Y25_N17 9 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.021 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 9; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|110'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.438 ns) 3.830 ns 0a9ou4:inst21\|inst10~0 3 COMB LCCOMB_X1_Y25_N10 1 " "Info: 3: + IC(0.371 ns) + CELL(0.438 ns) = 3.830 ns; Loc. = LCCOMB_X1_Y25_N10; Fanout = 1; COMB Node = '0a9ou4:inst21\|inst10~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.237 ns 0a9ou4:inst21\|inst10 4 COMB LCCOMB_X1_Y25_N6 5 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 4.237 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 5; COMB Node = '0a9ou4:inst21\|inst10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 5.366 ns 0a9ou4:inst21\|inst10~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.129 ns) + CELL(0.000 ns) = 5.366 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '0a9ou4:inst21\|inst10~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.904 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 6 REG LCFF_X1_Y25_N15 10 " "Info: 6: + IC(1.001 ns) + CELL(0.537 ns) = 6.904 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.772 ns ( 40.15 % ) " "Info: Total cell delay = 2.772 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 59.85 % ) " "Info: Total interconnect delay = 4.132 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 6.364 ns - Shortest register " "Info: - Shortest clock path from clock \"pin_name\" to source register is 6.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns pin_name 1 CLK PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.021 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|9 2 REG LCFF_X1_Y25_N21 13 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.021 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 13; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.275 ns) 3.697 ns 0a9ou4:inst21\|inst10 3 COMB LCCOMB_X1_Y25_N6 5 " "Info: 3: + IC(0.401 ns) + CELL(0.275 ns) = 3.697 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 5; COMB Node = '0a9ou4:inst21\|inst10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 0a9ou4:inst21|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 4.826 ns 0a9ou4:inst21\|inst10~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.129 ns) + CELL(0.000 ns) = 4.826 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '0a9ou4:inst21\|inst10~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.364 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 5 REG LCFF_X1_Y25_N15 10 " "Info: 5: + IC(1.001 ns) + CELL(0.537 ns) = 6.364 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.459 ns ( 38.64 % ) " "Info: Total cell delay = 2.459 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 61.36 % ) " "Info: Total interconnect delay = 3.905 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.364 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.364 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.401ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.364 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.364 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.401ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 1 REG LCFF_X1_Y25_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 0a2:inst25\|74161:inst9\|f74161:sub\|77 2 COMB LCCOMB_X1_Y25_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y25_N14; Fanout = 1; COMB Node = '0a2:inst25\|74161:inst9\|f74161:sub\|77'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a2:inst25|74161:inst9|f74161:sub|77 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 152 432 496 192 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 3 REG LCFF_X1_Y25_N15 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 0a2:inst25|74161:inst9|f74161:sub|77 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a2:inst25|74161:inst9|f74161:sub|77 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} 0a2:inst25|74161:inst9|f74161:sub|77 {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.364 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|9 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.364 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|9 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.401ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 0a2:inst25|74161:inst9|f74161:sub|77 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} 0a2:inst25|74161:inst9|f74161:sub|77 {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name HEX7\[0\] 0a2:inst25\|74161:inst9\|f74161:sub\|9 12.285 ns register " "Info: tco from clock \"pin_name\" to destination pin \"HEX7\[0\]\" through register \"0a2:inst25\|74161:inst9\|f74161:sub\|9\" is 12.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 6.904 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns pin_name 1 CLK PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 280 -24 144 296 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.021 ns 0a9ou4:inst21\|74161:inst9\|f74161:sub\|110 2 REG LCFF_X1_Y25_N17 9 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.021 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 9; REG Node = '0a9ou4:inst21\|74161:inst9\|f74161:sub\|110'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.438 ns) 3.830 ns 0a9ou4:inst21\|inst10~0 3 COMB LCCOMB_X1_Y25_N10 1 " "Info: 3: + IC(0.371 ns) + CELL(0.438 ns) = 3.830 ns; Loc. = LCCOMB_X1_Y25_N10; Fanout = 1; COMB Node = '0a9ou4:inst21\|inst10~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.237 ns 0a9ou4:inst21\|inst10 4 COMB LCCOMB_X1_Y25_N6 5 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 4.237 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 5; COMB Node = '0a9ou4:inst21\|inst10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 5.366 ns 0a9ou4:inst21\|inst10~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.129 ns) + CELL(0.000 ns) = 5.366 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '0a9ou4:inst21\|inst10~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl } "NODE_NAME" } } { "../exp13/exp13-edu-leo/0a9ou4.bdf" "" { Schematic "C:/USR/aluno/Desktop/exp13/exp13-edu-leo/0a9ou4.bdf" { { 344 864 928 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.904 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 6 REG LCFF_X1_Y25_N15 10 " "Info: 6: + IC(1.001 ns) + CELL(0.537 ns) = 6.904 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.772 ns ( 40.15 % ) " "Info: Total cell delay = 2.772 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 59.85 % ) " "Info: Total interconnect delay = 4.132 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.131 ns + Longest register pin " "Info: + Longest register to pin delay is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0a2:inst25\|74161:inst9\|f74161:sub\|9 1 REG LCFF_X1_Y25_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 10; REG Node = '0a2:inst25\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.413 ns) 1.253 ns bcd7seg:inst15\|74248:inst\|91 2 COMB LCCOMB_X2_Y29_N18 2 " "Info: 2: + IC(0.840 ns) + CELL(0.413 ns) = 1.253 ns; Loc. = LCCOMB_X2_Y29_N18; Fanout = 2; COMB Node = 'bcd7seg:inst15\|74248:inst\|91'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 bcd7seg:inst15|74248:inst|91 } "NODE_NAME" } } { "74248.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74248.bdf" { { 552 848 912 656 "91" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(2.652 ns) 5.131 ns HEX7\[0\] 3 PIN PIN_L3 0 " "Info: 3: + IC(1.226 ns) + CELL(2.652 ns) = 5.131 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'HEX7\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { bcd7seg:inst15|74248:inst|91 HEX7[0] } "NODE_NAME" } } { "exp13.bdf" "" { Schematic "C:/USR/aluno/Desktop/expfinal/exp13.bdf" { { 320 1240 1416 336 "HEX7\[0\]" "" } { 336 1240 1416 352 "HEX7\[1\]" "" } { 352 1240 1416 368 "HEX7\[2\]" "" } { 368 1240 1416 384 "HEX7\[3\]" "" } { 384 1240 1416 400 "HEX7\[4\]" "" } { 400 1240 1416 416 "HEX7\[5\]" "" } { 416 1240 1416 432 "HEX7\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 59.73 % ) " "Info: Total cell delay = 3.065 ns ( 59.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 40.27 % ) " "Info: Total interconnect delay = 2.066 ns ( 40.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 bcd7seg:inst15|74248:inst|91 HEX7[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} bcd7seg:inst15|74248:inst|91 {} HEX7[0] {} } { 0.000ns 0.840ns 1.226ns } { 0.000ns 0.413ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { pin_name 0a9ou4:inst21|74161:inst9|f74161:sub|110 0a9ou4:inst21|inst10~0 0a9ou4:inst21|inst10 0a9ou4:inst21|inst10~clkctrl 0a2:inst25|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { pin_name {} pin_name~combout {} 0a9ou4:inst21|74161:inst9|f74161:sub|110 {} 0a9ou4:inst21|inst10~0 {} 0a9ou4:inst21|inst10 {} 0a9ou4:inst21|inst10~clkctrl {} 0a2:inst25|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.374ns 0.371ns 0.257ns 1.129ns 1.001ns } { 0.000ns 0.860ns 0.787ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 bcd7seg:inst15|74248:inst|91 HEX7[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { 0a2:inst25|74161:inst9|f74161:sub|9 {} bcd7seg:inst15|74248:inst|91 {} HEX7[0] {} } { 0.000ns 0.840ns 1.226ns } { 0.000ns 0.413ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 15:38:29 2013 " "Info: Processing ended: Fri Dec 13 15:38:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
