
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.26

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency state[0]$_SDFF_PN0_/CK ^
  -0.11 target latency entropy_pool[27]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: entropy_pool[10]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.44    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_10_0_clk/A (CLKBUF_X3)
    12   15.38    0.02    0.05    0.11 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk (net)
                  0.02    0.00    0.11 ^ entropy_pool[10]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.31    0.01    0.09    0.20 v entropy_pool[10]$_SDFFE_PN0P_/Q (DFF_X1)
                                         entropy_pool[10] (net)
                  0.01    0.00    0.20 v _0946_/A1 (NAND2_X1)
     1    1.92    0.01    0.02    0.22 ^ _0946_/ZN (NAND2_X1)
                                         _0249_ (net)
                  0.01    0.00    0.22 ^ _0948_/B1 (AOI21_X1)
     1    1.18    0.01    0.01    0.23 v _0948_/ZN (AOI21_X1)
                                         _0037_ (net)
                  0.01    0.00    0.23 v entropy_pool[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.44    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_11_0_clk/A (CLKBUF_X3)
    12   16.25    0.02    0.05    0.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
                                         clknet_4_11_0_clk (net)
                  0.02    0.00    0.11 ^ entropy_pool[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_low (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.44    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     8   13.59    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ state[1]$_SDFF_PN0_/CK (DFF_X1)
     1    3.68    0.01    0.10    0.20 ^ state[1]$_SDFF_PN0_/Q (DFF_X1)
                                         state[1] (net)
                  0.01    0.00    0.20 ^ _0771_/A (BUF_X4)
     3   13.77    0.01    0.03    0.23 ^ _0771_/Z (BUF_X4)
                                         _0143_ (net)
                  0.01    0.00    0.23 ^ _0829_/A (BUF_X4)
    10   24.30    0.02    0.03    0.26 ^ _0829_/Z (BUF_X4)
                                         _0166_ (net)
                  0.02    0.00    0.26 ^ _1049_/A (CLKBUF_X3)
    10   20.24    0.02    0.05    0.31 ^ _1049_/Z (CLKBUF_X3)
                                         _0321_ (net)
                  0.02    0.00    0.31 ^ _1404_/A2 (NOR2_X1)
     1    6.38    0.01    0.02    0.33 v _1404_/ZN (NOR2_X1)
                                         _0602_ (net)
                  0.01    0.00    0.33 v _1405_/A4 (NOR4_X4)
     1   35.91    0.11    0.15    0.48 ^ _1405_/ZN (NOR4_X4)
                                         net3 (net)
                  0.11    0.03    0.51 ^ output3/A (BUF_X1)
     1    0.23    0.01    0.03    0.54 ^ output3/Z (BUF_X1)
                                         entropy_low (net)
                  0.01    0.00    0.54 ^ entropy_low (out)
                                  0.54   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_low (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.44    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     8   13.59    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ state[1]$_SDFF_PN0_/CK (DFF_X1)
     1    3.68    0.01    0.10    0.20 ^ state[1]$_SDFF_PN0_/Q (DFF_X1)
                                         state[1] (net)
                  0.01    0.00    0.20 ^ _0771_/A (BUF_X4)
     3   13.77    0.01    0.03    0.23 ^ _0771_/Z (BUF_X4)
                                         _0143_ (net)
                  0.01    0.00    0.23 ^ _0829_/A (BUF_X4)
    10   24.30    0.02    0.03    0.26 ^ _0829_/Z (BUF_X4)
                                         _0166_ (net)
                  0.02    0.00    0.26 ^ _1049_/A (CLKBUF_X3)
    10   20.24    0.02    0.05    0.31 ^ _1049_/Z (CLKBUF_X3)
                                         _0321_ (net)
                  0.02    0.00    0.31 ^ _1404_/A2 (NOR2_X1)
     1    6.38    0.01    0.02    0.33 v _1404_/ZN (NOR2_X1)
                                         _0602_ (net)
                  0.01    0.00    0.33 v _1405_/A4 (NOR4_X4)
     1   35.91    0.11    0.15    0.48 ^ _1405_/ZN (NOR4_X4)
                                         net3 (net)
                  0.11    0.03    0.51 ^ output3/A (BUF_X1)
     1    0.23    0.01    0.03    0.54 ^ output3/Z (BUF_X1)
                                         entropy_low (net)
                  0.01    0.00    0.54 ^ entropy_low (out)
                                  0.54   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09127773344516754

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4598

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
5.595184326171875

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1348

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[24]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mixed_output[24]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ lfsr_reg[24]$_SDFFE_PN1P_/CK (DFF_X2)
   0.10    0.21 v lfsr_reg[24]$_SDFFE_PN1P_/Q (DFF_X2)
   0.06    0.27 v _1309_/Z (XOR2_X2)
   0.12    0.39 v _1311_/ZN (OR4_X1)
   0.07    0.46 v _1313_/Z (MUX2_X1)
   0.02    0.48 ^ _1315_/ZN (NAND2_X1)
   0.00    0.48 ^ mixed_output[24]$_SDFFE_PN0N_/D (DFF_X1)
           0.48   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mixed_output[24]$_SDFFE_PN0N_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: entropy_pool[10]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ entropy_pool[10]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.20 v entropy_pool[10]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.22 ^ _0946_/ZN (NAND2_X1)
   0.01    0.23 v _0948_/ZN (AOI21_X1)
   0.00    0.23 v entropy_pool[11]$_SDFFE_PN0P_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ entropy_pool[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1084

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1092

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5366

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2634

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
49.086843

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.53e-04   3.62e-05   1.22e-05   1.00e-03  52.8%
Combinational          1.41e-04   1.38e-04   2.03e-05   3.00e-04  15.8%
Clock                  2.44e-04   3.48e-04   9.84e-07   5.93e-04  31.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.34e-03   5.23e-04   3.35e-05   1.89e-03 100.0%
                          70.6%      27.6%       1.8%
