--- 
# information
project: 
  title: "Educational tpu"
  description: "3x3 systolic array "
  picture: docs/etpu.png
  author: "Camilo Soto"
  license: LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['wishbone', 'gpio']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_edu_tpu"
  id: 1
  module_name: "wrapped_etpu"

# module test
module_test:
  recipe: "all" 
  directory: "etpu"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - etpu/src/edu_tpu.v
    - etpu/src/dffram.v
    - etpu/src/npu_wb.v
    - etpu/src/dffram_wb.v
    - etpu/src/sysa_pe.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_etpu.gds"
  lvs_filename: "verilog/gl/wrapped_etpu.v"
  lef_filename: "lef/wrapped_etpu.lef"
