$date
	Sun Oct 23 04:33:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#444455
b10111 !
1"
#444458
b10111 &
b10111 %
1$
#444459
0"
#444462
b1000110 &
b1000110 %
#444466
b100011 &
b100011 %
#444470
b1101010 &
b1101010 %
#444474
b110101 &
b110101 %
#444478
b10100000 &
b10100000 %
#444482
b1010000 &
b1010000 %
#444486
b101000 &
b101000 %
#444490
b10100 &
b10100 %
#444494
b1010 &
b1010 %
#444498
b101 &
b101 %
#444502
b10000 &
b10000 %
#444506
b1000 &
b1000 %
#444510
b100 &
b100 %
#444514
b10 &
b10 %
#444518
b1 &
1#
b1 %
#444522
b0 &
b0 %
0#
0$
#1478380
b111 !
1"
#1478382
b111 &
b111 %
1$
#1478383
0"
#1478386
b10110 &
b10110 %
#1478390
b1011 &
b1011 %
#1478394
b100010 &
b100010 %
#1478398
b10001 &
b10001 %
#1478402
b110100 &
b110100 %
#1478406
b11010 &
b11010 %
#1478410
b1101 &
b1101 %
#1478414
b101000 &
b101000 %
#1478418
b10100 &
b10100 %
#1478422
b1010 &
b1010 %
#1478426
b101 &
b101 %
#1478430
b10000 &
b10000 %
#1478434
b1000 &
b1000 %
#1478438
b100 &
b100 %
#1478442
b10 &
b10 %
#1478446
b1 &
1#
b1 %
#1478450
b0 &
b0 %
0#
0$
#2418848
b1 !
1"
#2418850
b1 &
b1 %
1$
#2418851
0"
#2418854
1#
#2418858
b0 &
b0 %
0#
0$
#4500012
