Reading netlist file: "D:\FPGA_PRATICE\ch6_uart_Rx\impl\gwsynthesis\uart_tx.vg"
Parsing netlist file "D:\FPGA_PRATICE\ch6_uart_Rx\impl\gwsynthesis\uart_tx.vg" completed
Processing netlist completed
Reading constraint file: "D:\FPGA_PRATICE\ch6_uart_Rx\src\uart_tx.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "D:\FPGA_PRATICE\ch6_uart_Rx\impl\pnr\uart_tx.pin.html" completed
Generate file "D:\FPGA_PRATICE\ch6_uart_Rx\impl\pnr\uart_tx.rpt.html" completed
Generate file "D:\FPGA_PRATICE\ch6_uart_Rx\impl\pnr\uart_tx.rpt.txt" completed
Generate file "D:\FPGA_PRATICE\ch6_uart_Rx\impl\pnr\uart_tx.tr.html" completed
Mon Aug  5 10:21:00 2024

