<stg><name>lab4_z1</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %store_ln6 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
:1 %zext_ln6 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln6 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6 = br i1 %icmp_ln6, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1 %in_a_addr = getelementptr i32 %in_a, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="in_a_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
.split2:2 %temp_a = load i2 %in_a_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:0 %ret_ln14 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
.split2:2 %temp_a = load i2 %in_a_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split2:3 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln9, void %.split, i3 0, void %.split2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %product = phi i32 %product_1, void %.split, i32 0, void %.split2

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln9 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln9 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln9 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln9 = br i1 %icmp_ln9, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %in_b_addr = getelementptr i32 %in_b, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="in_b_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
.split:2 %in_b_load = load i2 %in_b_addr

]]></Node>
<StgValue><ssdm name="in_b_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:1 %store_ln12 = store i32 %product, i2 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln6 = store i3 %add_ln6, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
.split:2 %in_b_load = load i2 %in_b_addr

]]></Node>
<StgValue><ssdm name="in_b_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %mul_ln10 = mul i32 %in_b_load, i32 %temp_a

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %product_1 = add i32 %mul_ln10, i32 %product

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="in_a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="in_b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="j" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="empty_1" to="spectopmodule_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="in_a" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="71" from="empty" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="in_a" to="specbitsmap_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="93" from="in_b" to="specinterface_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="94" from="empty" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="13">
</dataflow>
<dataflow id="110" from="in_b" to="specbitsmap_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="112" from="res" to="specinterface_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="129" from="res" to="specbitsmap_ln0" fromId="60" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln6" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="j" to="store_ln6" fromId="8" toId="16">
</dataflow>
<dataflow id="133" from="j" to="j_1" fromId="8" toId="18">
</dataflow>
<dataflow id="134" from="j_1" to="zext_ln6" fromId="18" toId="19">
</dataflow>
<dataflow id="135" from="j_1" to="icmp_ln6" fromId="18" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln6" fromId="136" toId="20">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="138" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_140" to="empty" fromId="140" toId="21">
</dataflow>
<dataflow id="144" from="j_1" to="add_ln6" fromId="18" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln6" fromId="145" toId="22">
</dataflow>
<dataflow id="147" from="icmp_ln6" to="br_ln6" fromId="20" toId="23">
</dataflow>
<dataflow id="148" from="in_a" to="in_a_addr" fromId="58" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="in_a_addr" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="zext_ln6" to="in_a_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="152" from="in_a_addr" to="temp_a" fromId="24" toId="25">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="153" toId="27">
</dataflow>
<dataflow id="156" from="empty_3" to="specloopname_ln6" fromId="155" toId="27">
</dataflow>
<dataflow id="157" from="in_a_addr" to="temp_a" fromId="24" toId="28">
</dataflow>
<dataflow id="158" from="add_ln9" to="i" fromId="35" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln0" to="i" fromId="47" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="160" from="StgValue_130" to="i" fromId="130" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln9" to="i" fromId="29" toId="30">
</dataflow>
<dataflow id="162" from="product_1" to="product" fromId="46" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln0" to="product" fromId="47" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="164" from="StgValue_72" to="product" fromId="72" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln9" to="product" fromId="29" toId="31">
</dataflow>
<dataflow id="166" from="i" to="zext_ln9" fromId="30" toId="32">
</dataflow>
<dataflow id="167" from="i" to="icmp_ln9" fromId="30" toId="33">
</dataflow>
<dataflow id="168" from="StgValue_136" to="icmp_ln9" fromId="136" toId="33">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="138" toId="34">
</dataflow>
<dataflow id="170" from="StgValue_140" to="empty_7" fromId="140" toId="34">
</dataflow>
<dataflow id="171" from="StgValue_140" to="empty_7" fromId="140" toId="34">
</dataflow>
<dataflow id="172" from="StgValue_140" to="empty_7" fromId="140" toId="34">
</dataflow>
<dataflow id="173" from="i" to="add_ln9" fromId="30" toId="35">
</dataflow>
<dataflow id="174" from="StgValue_145" to="add_ln9" fromId="145" toId="35">
</dataflow>
<dataflow id="175" from="icmp_ln9" to="br_ln9" fromId="33" toId="36">
</dataflow>
<dataflow id="176" from="in_b" to="in_b_addr" fromId="59" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_149" to="in_b_addr" fromId="149" toId="37">
</dataflow>
<dataflow id="178" from="zext_ln9" to="in_b_addr" fromId="32" toId="37">
</dataflow>
<dataflow id="179" from="in_b_addr" to="in_b_load" fromId="37" toId="38">
</dataflow>
<dataflow id="180" from="res" to="res_addr" fromId="60" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_149" to="res_addr" fromId="149" toId="39">
</dataflow>
<dataflow id="182" from="zext_ln6" to="res_addr" fromId="19" toId="39">
</dataflow>
<dataflow id="183" from="product" to="store_ln12" fromId="31" toId="40">
</dataflow>
<dataflow id="184" from="res_addr" to="store_ln12" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="add_ln6" to="store_ln6" fromId="22" toId="41">
</dataflow>
<dataflow id="186" from="j" to="store_ln6" fromId="8" toId="41">
</dataflow>
<dataflow id="187" from="in_b_addr" to="in_b_load" fromId="37" toId="43">
</dataflow>
<dataflow id="188" from="in_b_load" to="mul_ln10" fromId="43" toId="44">
</dataflow>
<dataflow id="189" from="temp_a" to="mul_ln10" fromId="28" toId="44">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="153" toId="45">
</dataflow>
<dataflow id="192" from="empty_2" to="specloopname_ln4" fromId="191" toId="45">
</dataflow>
<dataflow id="193" from="mul_ln10" to="product_1" fromId="44" toId="46">
</dataflow>
<dataflow id="194" from="product" to="product_1" fromId="31" toId="46">
</dataflow>
<dataflow id="195" from="icmp_ln6" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="196" from="icmp_ln9" to="StgValue_4" fromId="33" toId="4">
</dataflow>
</dataflows>


</stg>
