<profile>

<section name = "Vivado HLS Report for 'squeeze_in'" level="0">
<item name = "Date">Sat Feb 15 08:00:34 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9216, 9217, 46.080 us, 46.085 us, 9216, 9216, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- pixel_channel_loop">9216, 9216, 5, 4, 1, 2304, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 64, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 294, -</column>
<column name="Register">-, -, 58, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cache_index_fu_295_p2">+, 0, 0, 13, 4, 3</column>
<column name="i_fu_289_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln64_fu_301_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="cache_index_01_reg_243">9, 2, 4, 8</column>
<column name="i_02_reg_275">9, 2, 12, 24</column>
<column name="in_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_15_V_V_din">27, 5, 16, 80</column>
<column name="out_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cache_index_01_reg_243">4, 0, 4, 0</column>
<column name="cache_index_reg_322">4, 0, 4, 0</column>
<column name="i_02_reg_275">12, 0, 12, 0</column>
<column name="i_reg_309">12, 0, 12, 0</column>
<column name="icmp_ln64_reg_327">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_V_55_reg_314">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, squeeze_in, return value</column>
<column name="in_2_V_V_dout">in, 16, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_empty_n">in, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_read">out, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="out_10_V_V_din">out, 16, ap_fifo, out_10_V_V, pointer</column>
<column name="out_10_V_V_full_n">in, 1, ap_fifo, out_10_V_V, pointer</column>
<column name="out_10_V_V_write">out, 1, ap_fifo, out_10_V_V, pointer</column>
<column name="out_6_V_V_din">out, 16, ap_fifo, out_6_V_V, pointer</column>
<column name="out_6_V_V_full_n">in, 1, ap_fifo, out_6_V_V, pointer</column>
<column name="out_6_V_V_write">out, 1, ap_fifo, out_6_V_V, pointer</column>
<column name="out_14_V_V_din">out, 16, ap_fifo, out_14_V_V, pointer</column>
<column name="out_14_V_V_full_n">in, 1, ap_fifo, out_14_V_V, pointer</column>
<column name="out_14_V_V_write">out, 1, ap_fifo, out_14_V_V, pointer</column>
<column name="out_2_V_V_din">out, 16, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_full_n">in, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_write">out, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_15_V_V_din">out, 16, ap_fifo, out_15_V_V, pointer</column>
<column name="out_15_V_V_full_n">in, 1, ap_fifo, out_15_V_V, pointer</column>
<column name="out_15_V_V_write">out, 1, ap_fifo, out_15_V_V, pointer</column>
<column name="in_3_V_V_dout">in, 16, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_empty_n">in, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_read">out, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="in_0_V_V_dout">in, 16, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_empty_n">in, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_read">out, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_1_V_V_dout">in, 16, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_empty_n">in, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_read">out, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="out_0_V_V_din">out, 16, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_full_n">in, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_write">out, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_1_V_V_din">out, 16, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_full_n">in, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_write">out, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_3_V_V_din">out, 16, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_full_n">in, 1, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_write">out, 1, ap_fifo, out_3_V_V, pointer</column>
<column name="out_4_V_V_din">out, 16, ap_fifo, out_4_V_V, pointer</column>
<column name="out_4_V_V_full_n">in, 1, ap_fifo, out_4_V_V, pointer</column>
<column name="out_4_V_V_write">out, 1, ap_fifo, out_4_V_V, pointer</column>
<column name="out_5_V_V_din">out, 16, ap_fifo, out_5_V_V, pointer</column>
<column name="out_5_V_V_full_n">in, 1, ap_fifo, out_5_V_V, pointer</column>
<column name="out_5_V_V_write">out, 1, ap_fifo, out_5_V_V, pointer</column>
<column name="out_7_V_V_din">out, 16, ap_fifo, out_7_V_V, pointer</column>
<column name="out_7_V_V_full_n">in, 1, ap_fifo, out_7_V_V, pointer</column>
<column name="out_7_V_V_write">out, 1, ap_fifo, out_7_V_V, pointer</column>
<column name="out_8_V_V_din">out, 16, ap_fifo, out_8_V_V, pointer</column>
<column name="out_8_V_V_full_n">in, 1, ap_fifo, out_8_V_V, pointer</column>
<column name="out_8_V_V_write">out, 1, ap_fifo, out_8_V_V, pointer</column>
<column name="out_9_V_V_din">out, 16, ap_fifo, out_9_V_V, pointer</column>
<column name="out_9_V_V_full_n">in, 1, ap_fifo, out_9_V_V, pointer</column>
<column name="out_9_V_V_write">out, 1, ap_fifo, out_9_V_V, pointer</column>
<column name="out_11_V_V_din">out, 16, ap_fifo, out_11_V_V, pointer</column>
<column name="out_11_V_V_full_n">in, 1, ap_fifo, out_11_V_V, pointer</column>
<column name="out_11_V_V_write">out, 1, ap_fifo, out_11_V_V, pointer</column>
<column name="out_12_V_V_din">out, 16, ap_fifo, out_12_V_V, pointer</column>
<column name="out_12_V_V_full_n">in, 1, ap_fifo, out_12_V_V, pointer</column>
<column name="out_12_V_V_write">out, 1, ap_fifo, out_12_V_V, pointer</column>
<column name="out_13_V_V_din">out, 16, ap_fifo, out_13_V_V, pointer</column>
<column name="out_13_V_V_full_n">in, 1, ap_fifo, out_13_V_V, pointer</column>
<column name="out_13_V_V_write">out, 1, ap_fifo, out_13_V_V, pointer</column>
</table>
</item>
</section>
</profile>
