
---------- Begin Simulation Statistics ----------
final_tick                               159516645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662048                       # Number of bytes of host memory used
host_op_rate                                   127866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   783.61                       # Real time elapsed on the host
host_tick_rate                              203567120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159517                       # Number of seconds simulated
sim_ticks                                159516645000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196355                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.595166                       # CPI: cycles per instruction
system.cpu.discardedOps                        188590                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27151325                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626894                       # IPC: instructions per cycle
system.cpu.numCycles                        159516645                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690523     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196355                       # Class of committed instruction
system.cpu.tickCycles                       132365320                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       276090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        560838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           52                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       398228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       218520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       801063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         218572                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485837                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735579                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103734                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101770                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906642                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51635028                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51635028                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51635531                       # number of overall hits
system.cpu.dcache.overall_hits::total        51635531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       445804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         445804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       453719                       # number of overall misses
system.cpu.dcache.overall_misses::total        453719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35814889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35814889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35814889000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35814889000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080832                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080832                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089250                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008710                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80337.747082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80337.747082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78936.277740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78936.277740                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       125363                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2963                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.309484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       313930                       # number of writebacks
system.cpu.dcache.writebacks::total            313930                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       394164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       394164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       402076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       402076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33359530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33359530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34260052999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34260052999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007719                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007719                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84633.629657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84633.629657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85207.903478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85207.903478                       # average overall mshr miss latency
system.cpu.dcache.replacements                 397980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40968153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40968153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12673015000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12673015000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77463.416870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77463.416870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12329816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12329816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75512.401857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75512.401857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10666875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10666875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       282204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       282204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23141874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23141874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82004.060892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82004.060892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51322                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51322                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       230882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       230882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21029714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21029714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91084.250829                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91084.250829                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940247                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940247                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7912                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7912                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    900522999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    900522999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939891                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939891                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113817.365900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113817.365900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4040.438407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            402076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.422505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4040.438407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1973                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52491402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52491402                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684079                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024268                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277058                       # number of overall hits
system.cpu.icache.overall_hits::total        10277058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          761                       # number of overall misses
system.cpu.icache.overall_misses::total           761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72017000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72017000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72017000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72017000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10277819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10277819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10277819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10277819                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94634.691196                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94634.691196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94634.691196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94634.691196                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          761                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          761                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70495000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70495000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92634.691196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92634.691196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92634.691196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92634.691196                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10277819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10277819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94634.691196                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94634.691196                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70495000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70495000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92634.691196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92634.691196                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.887125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10277819                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               761                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13505.675427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.887125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.410046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.410046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10278580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10278580                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159516645000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196355                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               117944                       # number of demand (read+write) hits
system.l2.demand_hits::total                   118037                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              117944                       # number of overall hits
system.l2.overall_hits::total                  118037                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             284132                       # number of demand (read+write) misses
system.l2.demand_misses::total                 284800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            284132                       # number of overall misses
system.l2.overall_misses::total                284800                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30516846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30583065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66219000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30516846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30583065000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           402076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               402837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          402076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              402837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.706662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706986                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.706662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706986                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99130.239521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107403.763040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107384.357444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99130.239521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107403.763040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107384.357444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              195803                       # number of writebacks
system.l2.writebacks::total                    195803                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        284127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            284795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       284127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           284795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24833901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24886760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24833901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24886760000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.706650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.706973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.706650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.706973                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79130.239521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87404.227687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87384.820660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79130.239521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87404.227687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87384.820660                       # average overall mshr miss latency
system.l2.replacements                         431336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       313930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           313930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       313930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       313930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              233                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          233                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          233                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        63279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         63279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             55070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          175822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              175822                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19154106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19154106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        230892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            230892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.761490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.761490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108940.326012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108940.326012                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       175822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         175822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15637666000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15637666000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.761490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.761490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88940.326012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88940.326012                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99130.239521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99130.239521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79130.239521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79130.239521                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11362740000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11362740000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.632711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.632711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104909.426646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104909.426646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9196235000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9196235000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.632682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.632682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84910.530446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84910.530446                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8079.869257                       # Cycle average of tags in use
system.l2.tags.total_refs                      737555                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    439528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.678061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2218.997761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.332560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5845.538935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.270874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.713567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2041206                       # Number of tag accesses
system.l2.tags.data_accesses                  2041206                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    195778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    283195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004505192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11548                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11548                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              788939                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             184590                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      284795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     195803                       # Number of write requests accepted
system.mem_ctrls.readBursts                    284795                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195803                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    932                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                284795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               195803                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.580707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.853888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.476910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11501     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           20      0.17%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11548                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.951767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.919159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6235     53.99%     53.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              148      1.28%     55.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4656     40.32%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              505      4.37%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11548                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18226880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12531392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    114.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159507342000                       # Total gap between requests
system.mem_ctrls.avgGap                     331893.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18124480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12528576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 268009.648773643654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 113621246.234209597111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 78540869.512394770980                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       284127                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       195803                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18565250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10214487000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3786680634250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27792.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35950.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19339237.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18184128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18226880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12531392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12531392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       284127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         284795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       195803                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        195803                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       268010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    113995176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        114263186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       268010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       268010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     78558523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        78558523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     78558523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       268010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    113995176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       192821708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               283863                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              195759                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12318                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4910621000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1419315000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10233052250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17299.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36049.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145524                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              99376                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       234722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.775164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.253481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.477110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       181218     77.21%     77.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28928     12.32%     89.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5057      2.15%     91.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2095      0.89%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9351      3.98%     96.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          778      0.33%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          468      0.20%     97.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          496      0.21%     97.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6331      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       234722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18167232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12528576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              113.889256                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               78.540870                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       822049620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       436929735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1003148580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     503275860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12591515040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  38932248300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28469340480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82758507615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.807975                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  73608377500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5326360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80581907500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       853865460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       453840255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1023633240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518586120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12591515040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  38641831590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28713901920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82797173625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.050370                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74245758750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5326360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  79944526250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108973                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       195803                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80240                       # Transaction distribution
system.membus.trans_dist::ReadExReq            175822                       # Transaction distribution
system.membus.trans_dist::ReadExResp           175822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108973                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       845633                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 845633                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30758272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30758272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            284795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  284795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              284795                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1344050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1550900500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            171945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       509733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          319583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           230892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          230892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171184                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1202132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1203900                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     45824384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               45888832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          431336                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12531392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           834173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.262356                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.440057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 615375     73.77%     73.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 218746     26.22%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     52      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             834173                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159516645000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1429415000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2283000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1206232995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
