Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon May 15 19:16:18 2017
| Host         : David running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: ADC_Controller0/state_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.606        0.000                      0                  265        0.076        0.000                      0                  265        3.750        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.606        0.000                      0                  265        0.076        0.000                      0                  265        3.750        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv20t_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv20t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv20t_reg[1]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv20t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv20t_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv20t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv20t_reg[3]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv20t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv21t_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[0]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv21t_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv21t_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[1]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv21t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv21t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[2]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv21t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv21t_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv21t_reg[3]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv21t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv22t_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv22t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv22t_reg[3]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv22t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv23t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.114%)  route 3.932ns (76.886%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.632    10.080    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv23t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489    14.674    B2BCD0/clk_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  B2BCD0/dv23t_reg[2]/C
                         clock pessimism              0.252    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.686    B2BCD0/dv23t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv20t_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.182ns (23.151%)  route 3.924ns (76.849%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.624    10.072    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X31Y122        FDRE                                         r  B2BCD0/dv20t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.490    14.675    B2BCD0/clk_IBUF_BUFG
    SLICE_X31Y122        FDRE                                         r  B2BCD0/dv20t_reg[0]/C
                         clock pessimism              0.252    14.927    
                         clock uncertainty           -0.035    14.892    
    SLICE_X31Y122        FDRE (Setup_fdre_C_CE)      -0.205    14.687    B2BCD0/dv20t_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 B2BCD0/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2BCD0/dv20t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.182ns (23.151%)  route 3.924ns (76.849%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.608     4.966    B2BCD0/clk_IBUF_BUFG
    SLICE_X32Y127        FDRE                                         r  B2BCD0/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_fdre_C_Q)         0.456     5.422 f  B2BCD0/R_reg[7]/Q
                         net (fo=8, routed)           1.182     6.604    B2BCD0/R_reg_n_0_[7]
    SLICE_X32Y128        LUT5 (Prop_lut5_I2_O)        0.152     6.756 f  B2BCD0/R[9]_i_11/O
                         net (fo=2, routed)           0.448     7.204    B2BCD0/R[9]_i_11_n_0
    SLICE_X32Y128        LUT5 (Prop_lut5_I0_O)        0.326     7.530 f  B2BCD0/R[9]_i_3/O
                         net (fo=24, routed)          1.066     8.595    B2BCD0/R[9]_i_3_n_0
    SLICE_X35Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.719 r  B2BCD0/state[1]_i_2/O
                         net (fo=12, routed)          0.605     9.324    B2BCD0/state[1]_i_2_n_0
    SLICE_X34Y123        LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  B2BCD0/dv23t[3]_i_1/O
                         net (fo=16, routed)          0.624    10.072    B2BCD0/dv23t[3]_i_1_n_0
    SLICE_X31Y122        FDRE                                         r  B2BCD0/dv20t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.490    14.675    B2BCD0/clk_IBUF_BUFG
    SLICE_X31Y122        FDRE                                         r  B2BCD0/dv20t_reg[2]/C
                         clock pessimism              0.252    14.927    
                         clock uncertainty           -0.035    14.892    
    SLICE_X31Y122        FDRE (Setup_fdre_C_CE)      -0.205    14.687    B2BCD0/dv20t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC_D1/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMS32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMS32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[2]/Q
                         net (fo=9, routed)           0.202     1.733    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD2
    SLICE_X30Y120        RAMS32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMS32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD_D1/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.656    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[1]/Q
                         net (fo=10, routed)          0.273     1.804    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD1
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.711    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DisplayController0/waddt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.389    DisplayController0/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  DisplayController0/waddt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  DisplayController0/waddt_reg[1]/Q
                         net (fo=10, routed)          0.273     1.804    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/ADDRD1
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.894    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/WCLK
    SLICE_X30Y120        RAMD32                                       r  DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -0.491     1.402    
    SLICE_X30Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.711    DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_wiz_10/U0/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y127   ADC_Controller0/addin_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y127   ADC_Controller0/state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y124   ADC_Controller0/v_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y127   ADC_Controller0/v_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y127   ADC_Controller0/v_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y125   ADC_Controller0/v_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y124   ADC_Controller0/v_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y124   ADC_Controller0/v_1_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y120   DisplayInterface0/ram8x60/RAM_reg_0_7_0_4/RAMC/CLK



