<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\proj_gowin\special20k\impl\gwsynthesis\special20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\proj_gowin\special20k\src\tang20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\proj_gowin\special20k\src\special20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 10 22:41:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9043</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6094</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1485</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>17</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz </td>
</tr>
<tr>
<td>2</td>
<td>clkU12mhz</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clkU12mhz </td>
</tr>
<tr>
<td>3</td>
<td>clkU32mhz</td>
<td>Base</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td></td>
<td></td>
<td>clkU32mhz </td>
</tr>
<tr>
<td>4</td>
<td>clkB27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz_d </td>
</tr>
<tr>
<td>5</td>
<td>cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>6</td>
<td>clkU_sound</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSD_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSC_s1/F </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkU12mhz</td>
<td>12.000(MHz)</td>
<td>38.464(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkU32mhz</td>
<td>32.000(MHz)</td>
<td>131.563(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkB27mhz</td>
<td>27.000(MHz)</td>
<td>125.624(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cpu_div[3]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">52.673(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkU_sound</td>
<td>100.000(MHz)</td>
<td>438.249(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>371.250(MHz)</td>
<td>384.573(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>174.279(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>110.421(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27mhz!</h4>
<h4>No timing paths to get frequency of CSD!</h4>
<h4>No timing paths to get frequency of CSC!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Setup</td>
<td>-163.555</td>
<td>74</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-13.752</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.916</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-13.622</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.584</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-13.581</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-13.537</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_3_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-13.493</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/M10_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-13.462</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/M11_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.626</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-13.438</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_4_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.602</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-13.401</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-13.211</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.375</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-13.030</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_0_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-13.005</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_5_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.169</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-12.952</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/jmp_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.116</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-12.868</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.031</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-12.845</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_1_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>14.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-12.812</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_5_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.976</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-12.798</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_4_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.696</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/Z_1_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.860</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.556</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[7]</td>
<td>cpuA/M8_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.556</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[7]</td>
<td>cpuA/M9_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.512</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/M2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.438</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/FC_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.602</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.400</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_7_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.391</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_3_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.341</td>
<td>VRAM_inst/dpx9b_inst_6/DOA[1]</td>
<td>cpuA/A_6_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.016</td>
<td>13.505</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.058</td>
<td>sndclkd/n132_s0/I2</td>
<td>sndclkd/clkd_s0/D</td>
<td>clkU_sound:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-2.380</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.983</td>
<td>n31_s0/I3</td>
<td>cpu_div_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.396</td>
<td>cpuA/odata_4_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_4_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.392</td>
<td>cpuA/odata_1_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_1_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.386</td>
<td>cpuA/odata_6_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_6_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.330</td>
<td>cpuA/odata_5_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_5_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.292</td>
<td>cpuA/odata_2_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_2_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.274</td>
<td>cpuA/odata_0_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_0_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.269</td>
<td>cpuA/odata_7_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_7_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>0.985</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.213</td>
<td>cpuA/odata_3_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>1.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.080</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_12_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.670</td>
<td>0.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.080</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_13_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.670</td>
<td>0.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.080</td>
<td>beep_s0/Q</td>
<td>fifosndl[0]_12_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.670</td>
<td>0.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.080</td>
<td>beep_s0/Q</td>
<td>fifosndl[0]_13_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.670</td>
<td>0.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.021</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.021</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.014</td>
<td>cpuA/addr_3_s0/Q</td>
<td>uart_tx_data_valid_s1/CE</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.209</td>
<td>1.239</td>
</tr>
<tr>
<td>18</td>
<td>0.177</td>
<td>cpuA/odata_3_s1/Q</td>
<td>ROMRAM/sp_inst_1/DI[1]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.190</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.910</td>
</tr>
<tr>
<td>20</td>
<td>0.194</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.913</td>
</tr>
<tr>
<td>21</td>
<td>0.195</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.915</td>
</tr>
<tr>
<td>22</td>
<td>0.195</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.915</td>
</tr>
<tr>
<td>23</td>
<td>0.201</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.920</td>
</tr>
<tr>
<td>24</td>
<td>0.201</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.920</td>
</tr>
<tr>
<td>25</td>
<td>0.204</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.673</td>
<td>0.924</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_0_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_2_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_5_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_6_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_7_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_1_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_3_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_4_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/wr_n_s0/PRESET</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/M17_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/rd__s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/jmp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/halt_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_alu_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_a_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_r_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_rp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/incdec_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_0_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_1_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_2_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_3_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_4_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_5_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.531</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_6_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.916</td>
<td>2.546</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/Req_Inhibit_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>2</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/WR_n_i_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>3</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/IORQ_n_i_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>4</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/FChanged_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>5</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/XY_State_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>6</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/XY_State_0_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>7</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_7_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>8</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_6_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>9</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_5_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>10</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_4_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>11</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_3_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>12</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_2_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>13</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>14</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_0_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>15</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_7_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>16</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>17</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_5_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>18</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_4_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>19</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_3_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>20</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_2_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>21</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_1_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>22</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_0_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>23</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_7_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>24</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>25</td>
<td>1.345</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_5_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/clkd_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>235.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td>cpuA/Z_0_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[2][B]</td>
<td>cpuA/Z_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 41.613%; route: 6.449, 43.236%; tC2Q: 2.260, 15.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>235.169</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">cpuA/Z_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>cpuA/Z_7_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>cpuA/Z_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 41.980%; route: 6.319, 42.735%; tC2Q: 2.260, 15.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>235.132</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 42.087%; route: 6.281, 42.589%; tC2Q: 2.260, 15.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>235.128</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">cpuA/Z_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>cpuA/Z_6_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>cpuA/Z_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 42.098%; route: 6.277, 42.575%; tC2Q: 2.260, 15.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>235.084</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>cpuA/Z_3_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>cpuA/Z_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 42.223%; route: 6.233, 42.403%; tC2Q: 2.260, 15.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][A]</td>
<td>i_cpu_data_1_s2/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C38[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s2/F</td>
</tr>
<tr>
<td>230.246</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>i_cpu_data_1_s0/I1</td>
</tr>
<tr>
<td>230.763</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>231.194</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>cpuA/n978_s10/I0</td>
</tr>
<tr>
<td>231.743</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n978_s10/F</td>
</tr>
<tr>
<td>231.918</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpuA/n3399_s8/I2</td>
</tr>
<tr>
<td>232.435</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s8/F</td>
</tr>
<tr>
<td>233.241</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cpuA/n3399_s4/I0</td>
</tr>
<tr>
<td>233.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s4/F</td>
</tr>
<tr>
<td>234.669</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>cpuA/n3399_s1/I2</td>
</tr>
<tr>
<td>235.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s1/F</td>
</tr>
<tr>
<td>235.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">cpuA/M10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>cpuA/M10_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M10_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>cpuA/M10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.862, 39.996%; route: 6.534, 44.584%; tC2Q: 2.260, 15.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][A]</td>
<td>i_cpu_data_1_s2/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C38[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s2/F</td>
</tr>
<tr>
<td>230.246</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>i_cpu_data_1_s0/I1</td>
</tr>
<tr>
<td>230.763</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>231.194</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>cpuA/n978_s10/I0</td>
</tr>
<tr>
<td>231.743</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n978_s10/F</td>
</tr>
<tr>
<td>231.918</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpuA/n3399_s8/I2</td>
</tr>
<tr>
<td>232.435</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s8/F</td>
</tr>
<tr>
<td>233.241</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cpuA/n3399_s4/I0</td>
</tr>
<tr>
<td>233.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s4/F</td>
</tr>
<tr>
<td>234.547</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>cpuA/n3398_s1/I2</td>
</tr>
<tr>
<td>235.009</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3398_s1/F</td>
</tr>
<tr>
<td>235.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">cpuA/M11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>cpuA/M11_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M11_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>cpuA/M11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.953, 40.702%; route: 6.413, 43.846%; tC2Q: 2.260, 15.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>234.986</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">cpuA/Z_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>cpuA/Z_4_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>cpuA/Z_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 42.508%; route: 6.135, 42.015%; tC2Q: 2.260, 15.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.032</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>cpuA/Z_2_s7/I2</td>
</tr>
<tr>
<td>234.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpuA/Z_2_s7/F</td>
</tr>
<tr>
<td>234.948</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.207, 42.618%; route: 6.097, 41.865%; tC2Q: 2.260, 15.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>231.782</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cpuA/n838_s9/I0</td>
</tr>
<tr>
<td>232.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s9/F</td>
</tr>
<tr>
<td>233.066</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>cpuA/n1279_s12/I2</td>
</tr>
<tr>
<td>233.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s12/F</td>
</tr>
<tr>
<td>234.188</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>cpuA/n1279_s11/I0</td>
</tr>
<tr>
<td>234.758</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s11/F</td>
</tr>
<tr>
<td>234.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.120, 42.575%; route: 5.995, 41.703%; tC2Q: 2.260, 15.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.220</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>cpuA/n3385_s14/I0</td>
</tr>
<tr>
<td>232.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s14/F</td>
</tr>
<tr>
<td>233.478</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>cpuA/n3391_s4/I1</td>
</tr>
<tr>
<td>234.027</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3391_s4/F</td>
</tr>
<tr>
<td>234.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>cpuA/n3391_s3/I1</td>
</tr>
<tr>
<td>234.578</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3391_s3/F</td>
</tr>
<tr>
<td>234.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">cpuA/A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>cpuA/A_0_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_0_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>cpuA/A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.262, 44.117%; route: 5.672, 39.961%; tC2Q: 2.260, 15.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.787</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpuA/n3322_s12/I3</td>
</tr>
<tr>
<td>231.304</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s12/F</td>
</tr>
<tr>
<td>232.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>cpuA/n3322_s8/I2</td>
</tr>
<tr>
<td>232.679</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s8/F</td>
</tr>
<tr>
<td>232.853</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>cpuA/n3322_s5/I1</td>
</tr>
<tr>
<td>233.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s5/F</td>
</tr>
<tr>
<td>234.182</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpuA/n3322_s3/I1</td>
</tr>
<tr>
<td>234.553</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s3/F</td>
</tr>
<tr>
<td>234.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/Z_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpuA/Z_5_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpuA/Z_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.029, 42.550%; route: 5.880, 41.500%; tC2Q: 2.260, 15.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.769</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td>cpuA/n914_s7/I0</td>
</tr>
<tr>
<td>231.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C34[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n914_s7/F</td>
</tr>
<tr>
<td>231.759</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>cpuA/M3_s9/I2</td>
</tr>
<tr>
<td>232.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M3_s9/F</td>
</tr>
<tr>
<td>232.566</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cpuA/n1053_s8/I3</td>
</tr>
<tr>
<td>233.082</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1053_s8/F</td>
</tr>
<tr>
<td>234.037</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpuA/n1053_s5/I3</td>
</tr>
<tr>
<td>234.499</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1053_s5/F</td>
</tr>
<tr>
<td>234.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">cpuA/jmp_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpuA/jmp_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpuA/jmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.143, 43.518%; route: 5.713, 40.471%; tC2Q: 2.260, 16.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.220</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>cpuA/n3385_s14/I0</td>
</tr>
<tr>
<td>232.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s14/F</td>
</tr>
<tr>
<td>233.473</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>cpuA/n3389_s5/I2</td>
</tr>
<tr>
<td>234.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s5/F</td>
</tr>
<tr>
<td>234.044</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>cpuA/n3389_s3/I2</td>
</tr>
<tr>
<td>234.415</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s3/F</td>
</tr>
<tr>
<td>234.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" font-weight:bold;">cpuA/A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>cpuA/A_2_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>cpuA/A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.105, 43.509%; route: 5.666, 40.384%; tC2Q: 2.260, 16.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.121</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>cpuA/n3385_s9/I1</td>
</tr>
<tr>
<td>232.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s9/F</td>
</tr>
<tr>
<td>233.471</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>cpuA/n3390_s4/I1</td>
</tr>
<tr>
<td>234.020</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3390_s4/F</td>
</tr>
<tr>
<td>234.021</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>cpuA/n3390_s9/I0</td>
</tr>
<tr>
<td>234.392</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3390_s9/F</td>
</tr>
<tr>
<td>234.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" font-weight:bold;">cpuA/A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>cpuA/A_1_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_1_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>cpuA/A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.046, 43.160%; route: 5.702, 40.707%; tC2Q: 2.260, 16.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.220</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>cpuA/n3385_s14/I0</td>
</tr>
<tr>
<td>232.775</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s14/F</td>
</tr>
<tr>
<td>233.434</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>cpuA/n3386_s4/I2</td>
</tr>
<tr>
<td>233.896</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3386_s4/F</td>
</tr>
<tr>
<td>233.897</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>cpuA/n3386_s9/I0</td>
</tr>
<tr>
<td>234.359</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3386_s9/F</td>
</tr>
<tr>
<td>234.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td style=" font-weight:bold;">cpuA/A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>cpuA/A_5_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_5_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>cpuA/A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 43.561%; route: 5.628, 40.268%; tC2Q: 2.260, 16.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.121</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>cpuA/n3385_s9/I1</td>
</tr>
<tr>
<td>232.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s9/F</td>
</tr>
<tr>
<td>233.312</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>cpuA/n3387_s4/I1</td>
</tr>
<tr>
<td>233.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3387_s4/F</td>
</tr>
<tr>
<td>233.883</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>cpuA/n3387_s9/I0</td>
</tr>
<tr>
<td>234.345</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3387_s9/F</td>
</tr>
<tr>
<td>234.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">cpuA/A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>cpuA/A_4_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_4_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>cpuA/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.158, 44.107%; route: 5.544, 39.706%; tC2Q: 2.260, 16.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>231.782</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cpuA/n838_s9/I0</td>
</tr>
<tr>
<td>232.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s9/F</td>
</tr>
<tr>
<td>233.066</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>cpuA/n1279_s12/I2</td>
</tr>
<tr>
<td>233.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s12/F</td>
</tr>
<tr>
<td>233.872</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>cpuA/n1280_s17/I0</td>
</tr>
<tr>
<td>234.243</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1280_s17/F</td>
</tr>
<tr>
<td>234.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.921, 42.721%; route: 5.679, 40.973%; tC2Q: 2.260, 16.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[7]</td>
</tr>
<tr>
<td>224.084</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>VRAM_inst/mux_inst_51/I1</td>
</tr>
<tr>
<td>224.537</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_51/O</td>
</tr>
<tr>
<td>224.541</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>VRAM_inst/mux_inst_54/I0</td>
</tr>
<tr>
<td>225.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_54/O</td>
</tr>
<tr>
<td>225.267</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>VRAM_inst/mux_inst_55/I1</td>
</tr>
<tr>
<td>225.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_55/O</td>
</tr>
<tr>
<td>225.954</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>i_cpu_data_7_s17/I2</td>
</tr>
<tr>
<td>226.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s17/F</td>
</tr>
<tr>
<td>226.697</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>i_cpu_data_7_s6/I3</td>
</tr>
<tr>
<td>227.214</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s6/F</td>
</tr>
<tr>
<td>227.461</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>i_cpu_data_7_s1/I1</td>
</tr>
<tr>
<td>228.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s1/F</td>
</tr>
<tr>
<td>228.032</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>i_cpu_data_7_s0/I0</td>
</tr>
<tr>
<td>228.485</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s0/F</td>
</tr>
<tr>
<td>229.786</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpuA/n886_s8/I1</td>
</tr>
<tr>
<td>230.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n886_s8/F</td>
</tr>
<tr>
<td>231.130</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cpuA/n3322_s23/I3</td>
</tr>
<tr>
<td>231.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s23/F</td>
</tr>
<tr>
<td>232.005</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.575</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>232.576</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td>cpuA/n3395_s3/I2</td>
</tr>
<tr>
<td>233.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C34[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>233.534</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>cpuA/n3395_s1/I2</td>
</tr>
<tr>
<td>234.104</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s1/F</td>
</tr>
<tr>
<td>234.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">cpuA/M8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>cpuA/M8_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>cpuA/M8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.300, 45.918%; route: 5.160, 37.610%; tC2Q: 2.260, 16.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[7]</td>
</tr>
<tr>
<td>224.084</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>VRAM_inst/mux_inst_51/I1</td>
</tr>
<tr>
<td>224.537</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_51/O</td>
</tr>
<tr>
<td>224.541</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>VRAM_inst/mux_inst_54/I0</td>
</tr>
<tr>
<td>225.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_54/O</td>
</tr>
<tr>
<td>225.267</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>VRAM_inst/mux_inst_55/I1</td>
</tr>
<tr>
<td>225.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_55/O</td>
</tr>
<tr>
<td>225.954</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>i_cpu_data_7_s17/I2</td>
</tr>
<tr>
<td>226.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s17/F</td>
</tr>
<tr>
<td>226.697</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>i_cpu_data_7_s6/I3</td>
</tr>
<tr>
<td>227.214</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s6/F</td>
</tr>
<tr>
<td>227.461</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>i_cpu_data_7_s1/I1</td>
</tr>
<tr>
<td>228.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s1/F</td>
</tr>
<tr>
<td>228.032</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>i_cpu_data_7_s0/I0</td>
</tr>
<tr>
<td>228.485</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_7_s0/F</td>
</tr>
<tr>
<td>229.786</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cpuA/n886_s8/I1</td>
</tr>
<tr>
<td>230.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n886_s8/F</td>
</tr>
<tr>
<td>231.130</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cpuA/n3322_s23/I3</td>
</tr>
<tr>
<td>231.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s23/F</td>
</tr>
<tr>
<td>232.005</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.575</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>232.576</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td>cpuA/n3395_s3/I2</td>
</tr>
<tr>
<td>233.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C34[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>233.534</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>cpuA/n3394_s1/I2</td>
</tr>
<tr>
<td>234.104</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3394_s1/F</td>
</tr>
<tr>
<td>234.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">cpuA/M9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>cpuA/M9_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>cpuA/M9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.300, 45.918%; route: 5.160, 37.610%; tC2Q: 2.260, 16.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>234.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>230.769</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td>cpuA/n914_s7/I0</td>
</tr>
<tr>
<td>231.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C34[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n914_s7/F</td>
</tr>
<tr>
<td>231.584</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>cpuA/M7_s6/I2</td>
</tr>
<tr>
<td>232.101</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">cpuA/M7_s6/F</td>
</tr>
<tr>
<td>232.623</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>cpuA/M2_s5/I1</td>
</tr>
<tr>
<td>233.172</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">cpuA/M2_s5/F</td>
</tr>
<tr>
<td>233.345</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cpuA/M2_s4/I0</td>
</tr>
<tr>
<td>233.915</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">cpuA/M2_s4/F</td>
</tr>
<tr>
<td>234.059</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/M2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpuA/M2_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpuA/M2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.245, 45.666%; route: 5.170, 37.808%; tC2Q: 2.260, 16.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.121</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>cpuA/n3385_s9/I1</td>
</tr>
<tr>
<td>232.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s9/F</td>
</tr>
<tr>
<td>233.151</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>cpuA/n1346_s10/I3</td>
</tr>
<tr>
<td>233.613</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s10/F</td>
</tr>
<tr>
<td>233.615</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>cpuA/n1346_s9/I0</td>
</tr>
<tr>
<td>233.986</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s9/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">cpuA/FC_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>cpuA/FC_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>cpuA/FC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.959, 43.809%; route: 5.383, 39.576%; tC2Q: 2.260, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.277</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>cpuA/n3384_s8/I1</td>
</tr>
<tr>
<td>232.826</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s8/F</td>
</tr>
<tr>
<td>232.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>cpuA/n3384_s6/I0</td>
</tr>
<tr>
<td>233.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s6/F</td>
</tr>
<tr>
<td>233.399</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>cpuA/n3384_s5/I0</td>
</tr>
<tr>
<td>233.948</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s5/F</td>
</tr>
<tr>
<td>233.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>cpuA/A_7_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_7_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>cpuA/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.277, 46.277%; route: 5.027, 37.061%; tC2Q: 2.260, 16.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.303</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>cpuA/n3388_s8/I1</td>
</tr>
<tr>
<td>232.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3388_s8/F</td>
</tr>
<tr>
<td>232.996</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>cpuA/n3388_s4/I2</td>
</tr>
<tr>
<td>233.566</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3388_s4/F</td>
</tr>
<tr>
<td>233.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/n3388_s3/I0</td>
</tr>
<tr>
<td>233.938</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3388_s3/F</td>
</tr>
<tr>
<td>233.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/A_3_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_3_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.099, 44.995%; route: 5.196, 38.332%; tC2Q: 2.260, 16.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[12]</td>
<td>VRAM_inst/dpx9b_inst_6/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_6/DOA[1]</td>
</tr>
<tr>
<td>224.112</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>VRAM_inst/mux_inst_10/I0</td>
</tr>
<tr>
<td>224.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_10/O</td>
</tr>
<tr>
<td>224.783</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>VRAM_inst/mux_inst_12/I1</td>
</tr>
<tr>
<td>225.300</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_12/O</td>
</tr>
<tr>
<td>225.455</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>VRAM_inst/mux_inst_13/I1</td>
</tr>
<tr>
<td>225.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>226.385</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td>i_cpu_data_1_s17/I1</td>
</tr>
<tr>
<td>226.934</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s17/F</td>
</tr>
<tr>
<td>226.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.484</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>227.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td>i_cpu_data_1_s5/I0</td>
</tr>
<tr>
<td>227.856</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s5/F</td>
</tr>
<tr>
<td>228.518</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>cpuA/n886_s10/I0</td>
</tr>
<tr>
<td>229.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n886_s10/F</td>
</tr>
<tr>
<td>229.830</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>cpuA/n921_s7/I3</td>
</tr>
<tr>
<td>230.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s7/F</td>
</tr>
<tr>
<td>231.035</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpuA/n838_s7/I0</td>
</tr>
<tr>
<td>231.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>232.220</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>cpuA/n3385_s14/I0</td>
</tr>
<tr>
<td>232.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s14/F</td>
</tr>
<tr>
<td>232.967</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>cpuA/n3385_s5/I2</td>
</tr>
<tr>
<td>233.516</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s5/F</td>
</tr>
<tr>
<td>233.517</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpuA/n3385_s3/I1</td>
</tr>
<tr>
<td>233.888</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s3/F</td>
</tr>
<tr>
<td>233.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">cpuA/A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpuA/A_6_s0/CLK</td>
</tr>
<tr>
<td>221.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td>221.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpuA/A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.099, 45.162%; route: 5.146, 38.103%; tC2Q: 2.260, 16.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>sndclkd/n132_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/n132_s0/I2</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">sndclkd/n132_s0/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>n31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">n31_s0/I3</td>
</tr>
<tr>
<td>250.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" background: #97FFFF;">n31_s0/F</td>
</tr>
<tr>
<td>250.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">cpu_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/Q</td>
</tr>
<tr>
<td>1002.028</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.656, 76.446%; tC2Q: 0.202, 23.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/Q</td>
</tr>
<tr>
<td>1002.032</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 76.546%; tC2Q: 0.202, 23.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/Q</td>
</tr>
<tr>
<td>1002.038</td>
<td>0.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.665, 76.709%; tC2Q: 0.202, 23.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R17C30[2][B]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/Q</td>
</tr>
<tr>
<td>1002.095</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 78.142%; tC2Q: 0.202, 21.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/Q</td>
</tr>
<tr>
<td>1002.132</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.760, 78.999%; tC2Q: 0.202, 21.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/Q</td>
</tr>
<tr>
<td>1002.150</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 79.376%; tC2Q: 0.202, 20.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/Q</td>
</tr>
<tr>
<td>1002.155</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 79.487%; tC2Q: 0.202, 20.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/Q</td>
</tr>
<tr>
<td>1002.212</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 80.594%; tC2Q: 0.202, 19.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C36[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.517</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>n971_s4/I2</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">n971_s4/F</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td style=" font-weight:bold;">fifosndr[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>fifosndr[0]_12_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>fifosndr[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.578%; route: 0.144, 22.675%; tC2Q: 0.202, 31.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C36[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.517</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>n970_s4/I2</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td style=" background: #97FFFF;">n970_s4/F</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">fifosndr[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>fifosndr[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>fifosndr[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.578%; route: 0.144, 22.675%; tC2Q: 0.202, 31.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndl[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C36[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.517</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>n965_s5/I2</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td style=" background: #97FFFF;">n965_s5/F</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td style=" font-weight:bold;">fifosndl[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>fifosndl[0]_12_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndl[0]_12_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>fifosndl[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.578%; route: 0.144, 22.675%; tC2Q: 0.202, 31.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndl[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C36[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.517</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>n964_s4/I2</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">n964_s4/F</td>
</tr>
<tr>
<td>4001.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">fifosndl[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>fifosndl[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndl[0]_13_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>fifosndl[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.578%; route: 0.144, 22.675%; tC2Q: 0.202, 31.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C36[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4001.866</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C47[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>4001.866</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>cpuA/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1001.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_3_s0/Q</td>
</tr>
<tr>
<td>1001.812</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td>uart_tx_data_valid_s5/I2</td>
</tr>
<tr>
<td>1002.044</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_data_valid_s5/F</td>
</tr>
<tr>
<td>1002.048</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>uart_tx_data_valid_s3/I1</td>
</tr>
<tr>
<td>1002.283</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_data_valid_s3/F</td>
</tr>
<tr>
<td>1002.410</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" font-weight:bold;">uart_tx_data_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.378</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td>uart_tx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>1002.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_data_valid_s1</td>
</tr>
<tr>
<td>1002.424</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C36[2][B]</td>
<td>uart_tx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 37.685%; route: 0.570, 46.015%; tC2Q: 0.202, 16.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>251.373</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/Q</td>
</tr>
<tr>
<td>251.633</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>404</td>
<td>R8C8[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ROMRAM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_1</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ROMRAM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.295%; tC2Q: 0.202, 43.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
</tr>
<tr>
<td>4001.486</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/I0</td>
</tr>
<tr>
<td>4001.718</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/F</td>
</tr>
<tr>
<td>4002.077</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_12_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.503%; route: 0.477, 52.402%; tC2Q: 0.201, 22.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
</tr>
<tr>
<td>4001.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/I0</td>
</tr>
<tr>
<td>4001.725</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R35C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/F</td>
</tr>
<tr>
<td>4002.081</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_13_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.399%; route: 0.479, 52.487%; tC2Q: 0.202, 22.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
</tr>
<tr>
<td>4001.486</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/I0</td>
</tr>
<tr>
<td>4001.718</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/F</td>
</tr>
<tr>
<td>4002.082</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_14_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.366%; route: 0.482, 52.658%; tC2Q: 0.201, 21.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_10_s0/Q</td>
</tr>
<tr>
<td>4001.486</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/I0</td>
</tr>
<tr>
<td>4001.718</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_10_s1/F</td>
</tr>
<tr>
<td>4002.082</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.366%; route: 0.482, 52.658%; tC2Q: 0.201, 21.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
</tr>
<tr>
<td>4001.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/I0</td>
</tr>
<tr>
<td>4001.725</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R35C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/F</td>
</tr>
<tr>
<td>4002.088</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_11_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.214%; route: 0.486, 52.833%; tC2Q: 0.202, 21.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/Q</td>
</tr>
<tr>
<td>4001.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/I0</td>
</tr>
<tr>
<td>4001.725</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R35C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[1]_10_s1/F</td>
</tr>
<tr>
<td>4002.088</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_3_G[18]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.214%; route: 0.486, 52.833%; tC2Q: 0.202, 21.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.167</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/CLK</td>
</tr>
<tr>
<td>4001.369</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/Q</td>
</tr>
<tr>
<td>4001.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_9_s1/I0</td>
</tr>
<tr>
<td>4001.725</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C48[0][B]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_9_s1/F</td>
</tr>
<tr>
<td>4002.091</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_6_G[17]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.118%; route: 0.490, 53.012%; tC2Q: 0.202, 21.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cpuA/odata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/odata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>cpuA/odata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cpuA/odata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>cpuA/odata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>cpuA/odata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cpuA/odata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpuA/odata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" font-weight:bold;">cpuA/wr_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td>cpuA/wr_n_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[2][A]</td>
<td>cpuA/wr_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">cpuA/M17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>cpuA/M17_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>cpuA/M17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">cpuA/rd__s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpuA/rd__s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>cpuA/rd__s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">cpuA/jmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpuA/jmp_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpuA/jmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">cpuA/halt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpuA/halt_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpuA/halt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cpuA/save_alu_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cpuA/save_alu_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cpuA/save_alu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_a_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>cpuA/save_a_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>cpuA/save_a_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">cpuA/save_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/save_r_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/save_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">cpuA/save_rp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>cpuA/save_rp_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>cpuA/save_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">cpuA/incdec_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>cpuA/incdec_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>cpuA/incdec_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>cpuA/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>cpuA/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpuA/addr_1_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>cpuA/addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cpuA/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cpuA/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>cpuA/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>cpuA/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cpuA/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cpuA/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/addr_5_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpuA/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.533</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.765</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1003.950</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n450_s2/I0</td>
</tr>
<tr>
<td>1004.467</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n450_s2/F</td>
</tr>
<tr>
<td>1006.079</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">cpuA/addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>231</td>
<td>R27C46[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.617</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cpuA/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1001.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td>1001.547</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cpuA/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.305%; route: 1.797, 70.583%; tC2Q: 0.232, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/Req_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[2][A]</td>
<td>snd/cpu/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[2][A]</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/IORQ_n_i_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>snd/cpu/IORQ_n_i_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/FChanged_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td>snd/cpu/u0/FChanged_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C15[0][B]</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/XY_State_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/XY_State_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>snd/cpu/u0/XY_State_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>snd/cpu/u0/XY_State_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/XY_State_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/XY_State_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>snd/cpu/u0/XY_State_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>snd/cpu/u0/XY_State_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>snd/cpu/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>snd/cpu/u0/DO_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][B]</td>
<td>snd/cpu/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[0][B]</td>
<td>snd/cpu/u0/DO_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>snd/cpu/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>snd/cpu/u0/DO_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>snd/cpu/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>snd/cpu/u0/DO_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>snd/cpu/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>snd/cpu/u0/DO_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>snd/cpu/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>snd/cpu/u0/DO_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>snd/cpu/u0/DO_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>snd/cpu/u0/DO_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>snd/cpu/u0/DO_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>snd/cpu/u0/DO_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td>snd/cpu/u0/Ap_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C16[2][A]</td>
<td>snd/cpu/u0/Ap_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>snd/cpu/u0/Ap_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[0][A]</td>
<td>snd/cpu/u0/Ap_5_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C9[0][A]</td>
<td>snd/cpu/u0/Ap_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>snd/cpu/u0/Ap_4_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>snd/cpu/u0/Ap_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>snd/cpu/u0/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td>snd/cpu/u0/Ap_2_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[1][B]</td>
<td>snd/cpu/u0/Ap_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][B]</td>
<td>snd/cpu/u0/Ap_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[0][B]</td>
<td>snd/cpu/u0/Ap_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>snd/cpu/u0/Ap_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[2][A]</td>
<td>snd/cpu/u0/Fp_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C15[2][A]</td>
<td>snd/cpu/u0/Fp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[1][A]</td>
<td>snd/cpu/u0/Fp_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C10[1][A]</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>276</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>snd/cpu/u0/Fp_5_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>snd/cpu/u0/Fp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.504</td>
<td>3.157</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.779</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.851</td>
<td>3.157</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.362</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>730</td>
<td>clkU_pixel</td>
<td>-2.624</td>
<td>2.442</td>
</tr>
<tr>
<td>663</td>
<td>clkU12mhz</td>
<td>-9.420</td>
<td>3.332</td>
</tr>
<tr>
<td>404</td>
<td>clkU32mhz</td>
<td>-13.752</td>
<td>1.884</td>
</tr>
<tr>
<td>276</td>
<td>Reset_s</td>
<td>32.600</td>
<td>2.876</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>9.101</td>
<td>1.456</td>
</tr>
<tr>
<td>231</td>
<td>cpu_div[3]</td>
<td>-8.194</td>
<td>2.317</td>
</tr>
<tr>
<td>216</td>
<td>n450_6</td>
<td>-4.531</td>
<td>1.611</td>
</tr>
<tr>
<td>157</td>
<td>IR[2]</td>
<td>33.345</td>
<td>1.531</td>
</tr>
<tr>
<td>143</td>
<td>IR[1]</td>
<td>33.242</td>
<td>2.793</td>
</tr>
<tr>
<td>142</td>
<td>IR[3]</td>
<td>32.732</td>
<td>1.789</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R44C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C9</td>
<td>87.50%</td>
</tr>
<tr>
<td>R42C35</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27mhz -period 37.037 -waveform {0 18.518} [get_ports {clk27mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU12mhz -period 83.333 -waveform {0 41.666} [get_nets {clkU12mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU32mhz -period 31.25 -waveform {0 15.625} [get_nets {clkU32mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkB27mhz -period 37.037 -waveform {0 18.518} [get_nets {clkB27mhz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
