Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/orcad/Carrefour/tb_top_isim_beh.exe" -prj "C:/Users/orcad/Carrefour/tb_top_beh.prj" "work.tb_top" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/mux.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/deco.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/counter_sec.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/counter_1s.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/operative.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/control.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sources_1/new/top.vhd" into library work
Parsing VHDL file "C:/Users/orcad/Carrefour/../Downloads/carrefour/carrefour.srcs/sim_1/new/tb_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity counter_1s [\counter_1s(5,20)\]
Compiling architecture behavioral of entity counter_sec [\counter_sec(4)\]
Compiling architecture behavioral of entity mux [\mux(4,4)\]
Compiling architecture behavioral of entity deco [\deco(4,8)\]
Compiling architecture behavioral of entity operative [\operative(8,4,4)\]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity top [\top(8)\]
Compiling architecture behavioral of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/Users/orcad/Carrefour/tb_top_isim_beh.exe
Fuse Memory Usage: 35776 KB
Fuse CPU Usage: 420 ms
