$date
   Thu Apr  9 09:25:40 2015
$end
$version
  P.20131013
$end
$timescale
  1ps
$end
$scope module test $end
$var wire 1 ? data_out [3] $end
$var wire 1 @ data_out [2] $end
$var wire 1 A data_out [1] $end
$var wire 1 B data_out [0] $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$var reg 4 ' data_in [3:0] $end
$scope module uut $end
$var wire 1 6 clk $end
$var wire 1 7 enable $end
$var wire 1 * data_in [3] $end
$var wire 1 + data_in [2] $end
$var wire 1 , data_in [1] $end
$var wire 1 - data_in [0] $end
$var wire 1 ? data_out [3] $end
$var wire 1 @ data_out [2] $end
$var wire 1 A data_out [1] $end
$var wire 1 B data_out [0] $end
$var reg 4 2 a0 [3:0] $end
$var reg 3 3 even [2:0] $end
$var reg 3 4 i [2:0] $end
$var reg 3 5 clk_out [2:0] $end
$scope module U0 $end
$var wire 1 6 clk $end
$var wire 1 7 enable $end
$var wire 1 8 clk_out [2] $end
$var wire 1 9 clk_out [1] $end
$var wire 1 : clk_out [0] $end
$var wire 1 ; a0 [3] $end
$var wire 1 < a0 [2] $end
$var wire 1 = a0 [1] $end
$var wire 1 > a0 [0] $end
$var wire 1 ? data_out [3] $end
$var wire 1 @ data_out [2] $end
$var wire 1 A data_out [1] $end
$var wire 1 B data_out [0] $end
$var reg 4 C c [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
xA
x@
06
0-
0,
x?
xB
bx C
x;
0*
x:
x9
x8
x>
x=
x<
0+
0%
0&
b0 '
bx 2
bx 3
b11 4
bx 5
$end
#5000
16
1%
#10000
06
0%
#15000
16
1%
#20000
06
0%
#25000
16
1%
#30000
06
0%
#35000
16
1%
#40000
06
0%
#45000
16
1%
#50000
06
0%
#55000
16
1%
#60000
06
0%
#65000
16
1%
#70000
06
0%
#75000
16
1%
#80000
06
0%
#85000
16
1%
#90000
06
0%
#95000
16
1%
