

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Thu Dec 31 03:25:56 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 09/04/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTBbits	set	3969
    49  0000                     _PORTAbits	set	3968
    50  0000                     _TRISAbits	set	3986
    51  0000                     _PORTB	set	3969
    52  0000                     _TRISB	set	3987
    53  0000                     _ADCON1bits	set	4033
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F64                     __pcinit:
    59                           	callstack 0
    60  007F64                     start_initialization:
    61                           	callstack 0
    62  007F64                     __initialization:
    63                           	callstack 0
    64  007F64                     end_of_initialization:
    65                           	callstack 0
    66  007F64                     __end_of__initialization:
    67                           	callstack 0
    68  007F64  0100               	movlb	0
    69  007F66  EFC5  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_Antirrebote:
    75  000001                     
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	1
    78  000002                     ??_main:
    79                           
    80                           ; 1 bytes @ 0x1
    81  000002                     	ds	2
    82  000004                     main@i:
    83                           	callstack 0
    84                           
    85                           ; 1 bytes @ 0x3
    86  000004                     	ds	1
    87                           
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 81 in file "Main.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;  i               1    3[COMRAM] unsigned char 
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2, status,0, cstack
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         1       0       0       0       0       0       0       0       0
   109 ;;      Temps:          2       0       0       0       0       0       0       0       0
   110 ;;      Totals:         3       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        3 bytes
   112 ;; Hardware stack levels required when called:    1
   113 ;; This function calls:
   114 ;;		_Antirrebote
   115 ;; This function is called by:
   116 ;;		Startup code after reset
   117 ;; This function uses a non-reentrant model
   118 ;;
   119                           
   120                           	psect	text0
   121  007F8A                     __ptext0:
   122                           	callstack 0
   123  007F8A                     _main:
   124                           	callstack 30
   125  007F8A                     
   126                           ;Main.c: 84:     ADCON1bits.PCFG = 0b1111;
   127  007F8A  0E0F               	movlw	15
   128  007F8C  12C1               	iorwf	193,f,c	;volatile
   129                           
   130                           ;Main.c: 87:     TRISB = 0;
   131  007F8E  0E00               	movlw	0
   132  007F90  6E93               	movwf	147,c	;volatile
   133                           
   134                           ;Main.c: 88:     PORTB = 0;
   135  007F92  0E00               	movlw	0
   136  007F94  6E81               	movwf	129,c	;volatile
   137  007F96                     
   138                           ;Main.c: 91:     TRISAbits.TRISA0 = 1;
   139  007F96  8092               	bsf	146,0,c	;volatile
   140  007F98                     l719:
   141                           
   142                           ;Main.c: 94:     {;Main.c: 95:         if(PORTAbits.RA0==1)
   143  007F98  A080               	btfss	128,0,c	;volatile
   144  007F9A  EFD1  F03F         	goto	u21
   145  007F9E  EFD3  F03F         	goto	u20
   146  007FA2                     u21:
   147  007FA2  EFCC  F03F         	goto	l719
   148  007FA6                     u20:
   149  007FA6                     
   150                           ;Main.c: 96:         {;Main.c: 97:             Antirrebote();
   151  007FA6  ECB5  F03F         	call	_Antirrebote	;wreg free
   152  007FAA                     
   153                           ;Main.c: 98:             PORTBbits.RB0 = 1;
   154  007FAA  8081               	bsf	129,0,c	;volatile
   155  007FAC                     
   156                           ;Main.c: 99:             for(char i=1;i<8;i++)
   157  007FAC  0E01               	movlw	1
   158  007FAE  6E04               	movwf	main@i^0,c
   159  007FB0                     l731:
   160                           
   161                           ;Main.c: 100:             {;Main.c: 101:                 _delay((unsigned long)((200)*(2
      +                          0000000/4000.0)));
   162  007FB0  0E06               	movlw	6
   163  007FB2  6E03               	movwf	(??_main+1)^0,c
   164  007FB4  0E13               	movlw	19
   165  007FB6  6E02               	movwf	??_main^0,c
   166  007FB8  0EAE               	movlw	174
   167  007FBA                     u47:
   168  007FBA  2EE8               	decfsz	wreg,f,c
   169  007FBC  D7FE               	bra	u47
   170  007FBE  2E02               	decfsz	??_main^0,f,c
   171  007FC0  D7FC               	bra	u47
   172  007FC2  2E03               	decfsz	(??_main+1)^0,f,c
   173  007FC4  D7FA               	bra	u47
   174  007FC6                     
   175                           ;Main.c: 102:                 PORTB = PORTB << 1;
   176  007FC6  5081               	movf	129,w,c	;volatile
   177  007FC8  2481               	addwf	129,w,c	;volatile
   178  007FCA  6E81               	movwf	129,c	;volatile
   179                           
   180                           ;Main.c: 103:             }
   181  007FCC  2A04               	incf	main@i^0,f,c
   182  007FCE  0E07               	movlw	7
   183  007FD0  6404               	cpfsgt	main@i^0,c
   184  007FD2  EFED  F03F         	goto	u31
   185  007FD6  EFEF  F03F         	goto	u30
   186  007FDA                     u31:
   187  007FDA  EFD8  F03F         	goto	l731
   188  007FDE                     u30:
   189  007FDE                     
   190                           ;Main.c: 104:             _delay((unsigned long)((200)*(20000000/4000.0)));
   191  007FDE  0E06               	movlw	6
   192  007FE0  6E03               	movwf	(??_main+1)^0,c
   193  007FE2  0E13               	movlw	19
   194  007FE4  6E02               	movwf	??_main^0,c
   195  007FE6  0EAE               	movlw	174
   196  007FE8                     u57:
   197  007FE8  2EE8               	decfsz	wreg,f,c
   198  007FEA  D7FE               	bra	u57
   199  007FEC  2E02               	decfsz	??_main^0,f,c
   200  007FEE  D7FC               	bra	u57
   201  007FF0  2E03               	decfsz	(??_main+1)^0,f,c
   202  007FF2  D7FA               	bra	u57
   203  007FF4                     
   204                           ;Main.c: 105:             PORTB = 0;
   205  007FF4  0E00               	movlw	0
   206  007FF6  6E81               	movwf	129,c	;volatile
   207  007FF8  EFCC  F03F         	goto	l719
   208  007FFC  EF00  F000         	goto	start
   209  008000                     __end_of_main:
   210                           	callstack 0
   211                           
   212 ;; *************** function _Antirrebote *****************
   213 ;; Defined at:
   214 ;;		line 146 in file "Main.c"
   215 ;; Parameters:    Size  Location     Type
   216 ;;		None
   217 ;; Auto vars:     Size  Location     Type
   218 ;;		None
   219 ;; Return value:  Size  Location     Type
   220 ;;                  1    wreg      void 
   221 ;; Registers used:
   222 ;;		wreg
   223 ;; Tracked objects:
   224 ;;		On entry : 0/0
   225 ;;		On exit  : 0/0
   226 ;;		Unchanged: 0/0
   227 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   228 ;;      Params:         0       0       0       0       0       0       0       0       0
   229 ;;      Locals:         0       0       0       0       0       0       0       0       0
   230 ;;      Temps:          1       0       0       0       0       0       0       0       0
   231 ;;      Totals:         1       0       0       0       0       0       0       0       0
   232 ;;Total ram usage:        1 bytes
   233 ;; Hardware stack levels used:    1
   234 ;; This function calls:
   235 ;;		Nothing
   236 ;; This function is called by:
   237 ;;		_main
   238 ;; This function uses a non-reentrant model
   239 ;;
   240                           
   241                           	psect	text1
   242  007F6A                     __ptext1:
   243                           	callstack 0
   244  007F6A                     _Antirrebote:
   245                           	callstack 30
   246  007F6A                     l709:
   247                           
   248                           ;Main.c: 148:     _delay((unsigned long)((30)*(20000000/4000.0)));
   249  007F6A  0EC3               	movlw	195
   250  007F6C  6E01               	movwf	??_Antirrebote^0,c
   251  007F6E  0ECD               	movlw	205
   252  007F70                     u67:
   253  007F70  2EE8               	decfsz	wreg,f,c
   254  007F72  D7FE               	bra	u67
   255  007F74  2E01               	decfsz	??_Antirrebote^0,f,c
   256  007F76  D7FC               	bra	u67
   257  007F78  F000               	nop	
   258  007F7A  B080               	btfsc	128,0,c	;volatile
   259  007F7C  EFC2  F03F         	goto	u11
   260  007F80  EFC4  F03F         	goto	u10
   261  007F84                     u11:
   262  007F84  EFB5  F03F         	goto	l709
   263  007F88                     u10:
   264  007F88  0012               	return		;funcret
   265  007F8A                     __end_of_Antirrebote:
   266                           	callstack 0
   267  0000                     
   268                           	psect	rparam
   269  0000                     
   270                           	psect	idloc
   271                           
   272                           ;Config register IDLOC0 @ 0x200000
   273                           ;	unspecified, using default values
   274  200000                     	org	2097152
   275  200000  FF                 	db	255
   276                           
   277                           ;Config register IDLOC1 @ 0x200001
   278                           ;	unspecified, using default values
   279  200001                     	org	2097153
   280  200001  FF                 	db	255
   281                           
   282                           ;Config register IDLOC2 @ 0x200002
   283                           ;	unspecified, using default values
   284  200002                     	org	2097154
   285  200002  FF                 	db	255
   286                           
   287                           ;Config register IDLOC3 @ 0x200003
   288                           ;	unspecified, using default values
   289  200003                     	org	2097155
   290  200003  FF                 	db	255
   291                           
   292                           ;Config register IDLOC4 @ 0x200004
   293                           ;	unspecified, using default values
   294  200004                     	org	2097156
   295  200004  FF                 	db	255
   296                           
   297                           ;Config register IDLOC5 @ 0x200005
   298                           ;	unspecified, using default values
   299  200005                     	org	2097157
   300  200005  FF                 	db	255
   301                           
   302                           ;Config register IDLOC6 @ 0x200006
   303                           ;	unspecified, using default values
   304  200006                     	org	2097158
   305  200006  FF                 	db	255
   306                           
   307                           ;Config register IDLOC7 @ 0x200007
   308                           ;	unspecified, using default values
   309  200007                     	org	2097159
   310  200007  FF                 	db	255
   311                           
   312                           	psect	config
   313                           
   314                           ;Config register CONFIG1L @ 0x300000
   315                           ;	PLL Prescaler Selection bits
   316                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   317                           ;	System Clock Postscaler Selection bits
   318                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   319                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   320                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   321  300000                     	org	3145728
   322  300000  00                 	db	0
   323                           
   324                           ;Config register CONFIG1H @ 0x300001
   325                           ;	Oscillator Selection bits
   326                           ;	FOSC = HS, HS oscillator (HS)
   327                           ;	Fail-Safe Clock Monitor Enable bit
   328                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   329                           ;	Internal/External Oscillator Switchover bit
   330                           ;	IESO = OFF, Oscillator Switchover mode disabled
   331  300001                     	org	3145729
   332  300001  4C                 	db	76
   333                           
   334                           ;Config register CONFIG2L @ 0x300002
   335                           ;	Power-up Timer Enable bit
   336                           ;	PWRT = ON, PWRT enabled
   337                           ;	Brown-out Reset Enable bits
   338                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   339                           ;	Brown-out Reset Voltage bits
   340                           ;	BORV = 3, Minimum setting 2.05V
   341                           ;	USB Voltage Regulator Enable bit
   342                           ;	VREGEN = OFF, USB voltage regulator disabled
   343  300002                     	org	3145730
   344  300002  18                 	db	24
   345                           
   346                           ;Config register CONFIG2H @ 0x300003
   347                           ;	Watchdog Timer Enable bit
   348                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   349                           ;	Watchdog Timer Postscale Select bits
   350                           ;	WDTPS = 32768, 1:32768
   351  300003                     	org	3145731
   352  300003  1E                 	db	30
   353                           
   354                           ; Padding undefined space
   355  300004                     	org	3145732
   356  300004  FF                 	db	255
   357                           
   358                           ;Config register CONFIG3H @ 0x300005
   359                           ;	CCP2 MUX bit
   360                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   361                           ;	PORTB A/D Enable bit
   362                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   363                           ;	Low-Power Timer 1 Oscillator Enable bit
   364                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   365                           ;	MCLR Pin Enable bit
   366                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   367  300005                     	org	3145733
   368  300005  80                 	db	128
   369                           
   370                           ;Config register CONFIG4L @ 0x300006
   371                           ;	Stack Full/Underflow Reset Enable bit
   372                           ;	STVREN = ON, Stack full/underflow will cause Reset
   373                           ;	Single-Supply ICSP Enable bit
   374                           ;	LVP = OFF, Single-Supply ICSP disabled
   375                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   376                           ;	ICPRT = OFF, ICPORT disabled
   377                           ;	Extended Instruction Set Enable bit
   378                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   379                           ;	Background Debugger Enable bit
   380                           ;	DEBUG = 0x1, unprogrammed default
   381  300006                     	org	3145734
   382  300006  81                 	db	129
   383                           
   384                           ; Padding undefined space
   385  300007                     	org	3145735
   386  300007  FF                 	db	255
   387                           
   388                           ;Config register CONFIG5L @ 0x300008
   389                           ;	Code Protection bit
   390                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   391                           ;	Code Protection bit
   392                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   393                           ;	Code Protection bit
   394                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   395                           ;	Code Protection bit
   396                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   397  300008                     	org	3145736
   398  300008  0F                 	db	15
   399                           
   400                           ;Config register CONFIG5H @ 0x300009
   401                           ;	Boot Block Code Protection bit
   402                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   403                           ;	Data EEPROM Code Protection bit
   404                           ;	CPD = OFF, Data EEPROM is not code-protected
   405  300009                     	org	3145737
   406  300009  C0                 	db	192
   407                           
   408                           ;Config register CONFIG6L @ 0x30000A
   409                           ;	Write Protection bit
   410                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   411                           ;	Write Protection bit
   412                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   413                           ;	Write Protection bit
   414                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   415                           ;	Write Protection bit
   416                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   417  30000A                     	org	3145738
   418  30000A  0F                 	db	15
   419                           
   420                           ;Config register CONFIG6H @ 0x30000B
   421                           ;	Configuration Register Write Protection bit
   422                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   423                           ;	Boot Block Write Protection bit
   424                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   425                           ;	Data EEPROM Write Protection bit
   426                           ;	WRTD = OFF, Data EEPROM is not write-protected
   427  30000B                     	org	3145739
   428  30000B  E0                 	db	224
   429                           
   430                           ;Config register CONFIG7L @ 0x30000C
   431                           ;	Table Read Protection bit
   432                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   433                           ;	Table Read Protection bit
   434                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   435                           ;	Table Read Protection bit
   436                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   437                           ;	Table Read Protection bit
   438                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   439  30000C                     	org	3145740
   440  30000C  0F                 	db	15
   441                           
   442                           ;Config register CONFIG7H @ 0x30000D
   443                           ;	Boot Block Table Read Protection bit
   444                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   445  30000D                     	org	3145741
   446  30000D  40                 	db	64
   447                           tosu	equ	0xFFF
   448                           tosh	equ	0xFFE
   449                           tosl	equ	0xFFD
   450                           stkptr	equ	0xFFC
   451                           pclatu	equ	0xFFB
   452                           pclath	equ	0xFFA
   453                           pcl	equ	0xFF9
   454                           tblptru	equ	0xFF8
   455                           tblptrh	equ	0xFF7
   456                           tblptrl	equ	0xFF6
   457                           tablat	equ	0xFF5
   458                           prodh	equ	0xFF4
   459                           prodl	equ	0xFF3
   460                           indf0	equ	0xFEF
   461                           postinc0	equ	0xFEE
   462                           postdec0	equ	0xFED
   463                           preinc0	equ	0xFEC
   464                           plusw0	equ	0xFEB
   465                           fsr0h	equ	0xFEA
   466                           fsr0l	equ	0xFE9
   467                           wreg	equ	0xFE8
   468                           indf1	equ	0xFE7
   469                           postinc1	equ	0xFE6
   470                           postdec1	equ	0xFE5
   471                           preinc1	equ	0xFE4
   472                           plusw1	equ	0xFE3
   473                           fsr1h	equ	0xFE2
   474                           fsr1l	equ	0xFE1
   475                           bsr	equ	0xFE0
   476                           indf2	equ	0xFDF
   477                           postinc2	equ	0xFDE
   478                           postdec2	equ	0xFDD
   479                           preinc2	equ	0xFDC
   480                           plusw2	equ	0xFDB
   481                           fsr2h	equ	0xFDA
   482                           fsr2l	equ	0xFD9
   483                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_Antirrebote

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      30
                                              1 COMRAM     3     3      0
                        _Antirrebote
 ---------------------------------------------------------------------------------
 (1) _Antirrebote                                          1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Antirrebote

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      4       4       1        4.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Thu Dec 31 03:25:56 2020

                     l33 7F88                       u10 7F88                       u11 7F84  
                     u20 7FA6                       u21 7FA2                       u30 7FDE  
                     u31 7FDA                       u47 7FBA                       u57 7FE8  
                     u67 7F70                      l713 7F7A                      l721 7FA6  
                    l731 7FB0                      l723 7FAA                      l715 7F8A  
                    l709 7F6A                      l733 7FC6                      l725 7FAC  
                    l717 7F96                      l735 7FCE                      l719 7F98  
                    l737 7FDE                      l739 7FF4                      wreg 000FE8  
                   _main 7F8A                     start 0000             ___param_bank 000000  
    __end_of_Antirrebote 7F8A                    ?_main 0001                    _PORTB 000F81  
                  _TRISB 000F93                    main@i 0004          __initialization 7F64  
           __end_of_main 8000                   ??_main 0002            __activetblptr 000000  
            _Antirrebote 7F6A               __accesstop 0060  __end_of__initialization 7F64  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F64                  __ramtop 0800  
                __ptext0 7F8A                  __ptext1 7F6A     end_of_initialization 7F64  
           ?_Antirrebote 0001                _PORTAbits 000F80                _PORTBbits 000F81  
              _TRISAbits 000F92      start_initialization 7F64     __size_of_Antirrebote 0020  
             _ADCON1bits 000FC1                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0076            ??_Antirrebote 0001  
