Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mvm_uart_system_tb_behav xil_defaultlib.mvm_uart_system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/DVCON/VHDL/RTL_Quartus/Matrix_vector_mul_UART/MVM_Vivado/MVM_Vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/DVCON/VHDL/RTL_Quartus/Matrix_vector_mul_UART/MVM_Vivado/MVM_Vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(W_OUT=128)
Compiling module xil_defaultlib.matvec_mul(R=3,C=4)
Compiling module xil_defaultlib.skid_buffer(WIDTH=54)
Compiling module xil_defaultlib.axis_matvec_mul(R=3,C=4)
Compiling module xil_defaultlib.uart_tx(PACKET_SIZE=13,W_OUT=96)
Compiling module xil_defaultlib.mvm_uart_system(CLOCKS_PER_PULSE...
Compiling module xil_defaultlib.mvm_uart_system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mvm_uart_system_tb_behav
