Analysis & Synthesis report for single_cycle
Fri Nov 01 11:59:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated
 15. Source assignments for lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated|altsyncram_hng1:altsyncram1
 16. Parameter Settings for User Entity Instance: lsu:Lsu
 17. Parameter Settings for User Entity Instance: lsu:Lsu|sram:data_memory
 18. Parameter Settings for Inferred Entity Instance: lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 01 11:59:25 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; single_cycle                                    ;
; Top-level Entity Name              ; single_cycle                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,167                                           ;
;     Total combinational functions  ; 3,062                                           ;
;     Dedicated logic registers      ; 1,209                                           ;
; Total registers                    ; 1209                                            ;
; Total pins                         ; 448                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; single_cycle       ; single_cycle       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv                 ;         ;
; brc.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv                 ;         ;
; ctrl_unit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv           ;         ;
; I$.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I$.sv                  ;         ;
; ImmGen.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv              ;         ;
; insn_vld.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv            ;         ;
; instruction.txt                  ; yes             ; User File                    ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/instruction.txt        ;         ;
; lsu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv                 ;         ;
; mux_2to1.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv            ;         ;
; mux_3to1.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv            ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv                  ;         ;
; pc_adder.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv            ;         ;
; pc_debug.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv            ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv             ;         ;
; single_cycle.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv        ;         ;
; convertseg7.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/convertseg7.sv         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_e4d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/altsyncram_e4d1.tdf ;         ;
; db/altsyncram_hng1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/altsyncram_hng1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,167 ;
;                                             ;       ;
; Total combinational functions               ; 3062  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2484  ;
;     -- 3 input functions                    ; 402   ;
;     -- <=2 input functions                  ; 176   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2878  ;
;     -- arithmetic mode                      ; 184   ;
;                                             ;       ;
; Total registers                             ; 1209  ;
;     -- Dedicated logic registers            ; 1209  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 448   ;
; Total memory bits                           ; 65536 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; i_clk ;
; Maximum fan-out                             ; 1241  ;
; Total fan-out                               ; 17149 ;
; Average fan-out                             ; 3.61  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |single_cycle                                ; 3062 (0)          ; 1209 (0)     ; 65536       ; 0            ; 0       ; 0         ; 448  ; 0            ; |single_cycle                                                                                                          ; work         ;
;    |I$:i$|                                   ; 146 (146)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|I$:i$                                                                                                    ; work         ;
;    |ImmGen:immgen|                           ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|ImmGen:immgen                                                                                            ; work         ;
;    |alu:Alu|                                 ; 699 (699)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|alu:Alu                                                                                                  ; work         ;
;    |brc:Brc|                                 ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|brc:Brc                                                                                                  ; work         ;
;    |convertseg7:cseg7|                       ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|convertseg7:cseg7                                                                                        ; work         ;
;    |ctrl_unit:ctrl|                          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|ctrl_unit:ctrl                                                                                           ; work         ;
;    |insn_vld:ins_vld|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|insn_vld:ins_vld                                                                                         ; work         ;
;    |lsu:Lsu|                                 ; 374 (374)         ; 152 (152)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|lsu:Lsu                                                                                                  ; work         ;
;       |sram:data_memory|                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|lsu:Lsu|sram:data_memory                                                                                 ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0                                                            ; work         ;
;             |altsyncram_e4d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated                             ; work         ;
;                |altsyncram_hng1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated|altsyncram_hng1:altsyncram1 ; work         ;
;    |mux_2to1:mux211|                         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|mux_2to1:mux211                                                                                          ; work         ;
;    |mux_2to1:mux212|                         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|mux_2to1:mux212                                                                                          ; work         ;
;    |mux_2to1:mux213|                         ; 102 (102)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|mux_2to1:mux213                                                                                          ; work         ;
;    |mux_3to1:mux31|                          ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|mux_3to1:mux31                                                                                           ; work         ;
;    |pc:Pc|                                   ; 14 (14)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|pc:Pc                                                                                                    ; work         ;
;    |pc_adder:adder|                          ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|pc_adder:adder                                                                                           ; work         ;
;    |pc_debug:pc_de|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|pc_debug:pc_de                                                                                           ; work         ;
;    |regfile:regf|                            ; 1396 (1396)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle|regfile:regf                                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated|altsyncram_hng1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; lsu:Lsu|seven_segment[7][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[6][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[5][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[4][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[3][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[2][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[1][7]            ; Stuck at GND due to stuck port data_in      ;
; lsu:Lsu|seven_segment[0][7]            ; Stuck at GND due to stuck port data_in      ;
; regfile:regf|regfile[0][31]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][30]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][29]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][28]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][27]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][26]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][25]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][24]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][23]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][22]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][21]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][20]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][19]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][18]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][17]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][16]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; regfile:regf|regfile[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 40 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+-----------------------------+---------------------------+----------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------+---------------------------+----------------------------------------+
; lsu:Lsu|seven_segment[7][7] ; Stuck at GND              ; regfile:regf|regfile[0][7]             ;
;                             ; due to stuck port data_in ;                                        ;
+-----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1209  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 1209  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1146  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+----------------------------------------+------------------------------------+------+
; Register Name                          ; Megafunction                       ; Type ;
+----------------------------------------+------------------------------------+------+
; lsu:Lsu|sram:data_memory|o_data[0..31] ; lsu:Lsu|sram:data_memory|mem_rtl_0 ; RAM  ;
+----------------------------------------+------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |single_cycle|ImmGen:immgen|Selector0     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |single_cycle|mux_2to1:mux213|y[7]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux_3to1:mux31|Mux12        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |single_cycle|lsu:Lsu|mem_st_data[0]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux_2to1:mux213|y[22]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |single_cycle|lsu:Lsu|Mux61               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |single_cycle|lsu:Lsu|Mux46               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |single_cycle|lsu:Lsu|Mux54               ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; No         ; |single_cycle|ctrl_unit:ctrl|Selector6    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |single_cycle|mux_2to1:mux213|y[25]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |single_cycle|regfile:regf|o_rs1_data[12] ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |single_cycle|regfile:regf|o_rs2_data[13] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |single_cycle|alu:Alu|Mux23               ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |single_cycle|alu:Alu|Mux13               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |single_cycle|alu:Alu|Mux27               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |single_cycle|alu:Alu|Mux7                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |single_cycle|mux_2to1:mux213|y[1]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |single_cycle|mux_2to1:mux213|y[18]       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |single_cycle|alu:Alu|Mux29               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |single_cycle|alu:Alu|Mux3                ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |single_cycle|lsu:Lsu|o_ld_data[11]       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |single_cycle|lsu:Lsu|o_ld_data[31]       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |single_cycle|lsu:Lsu|o_ld_data[19]       ;
; 26:1               ; 7 bits    ; 119 LEs       ; 77 LEs               ; 42 LEs                 ; No         ; |single_cycle|lsu:Lsu|o_ld_data[4]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0|altsyncram_e4d1:auto_generated|altsyncram_hng1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsu:Lsu ;
+----------------------+-------+-----------------------+
; Parameter Name       ; Value ; Type                  ;
+----------------------+-------+-----------------------+
; w                    ; 00    ; Unsigned Binary       ;
; hw                   ; 01    ; Unsigned Binary       ;
; b                    ; 10    ; Unsigned Binary       ;
; is_input_peripheral  ; 00    ; Unsigned Binary       ;
; is_output_peripheral ; 01    ; Unsigned Binary       ;
; is_data_memory       ; 10    ; Unsigned Binary       ;
+----------------------+-------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsu:Lsu|sram:data_memory ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; depth          ; 2048  ; Signed Integer                               ;
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 11                   ; Untyped                            ;
; NUMWORDS_A                         ; 2048                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 11                   ; Untyped                            ;
; NUMWORDS_B                         ; 2048                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_e4d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 2048                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 2048                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 01 11:59:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file brc.sv
    Info (12023): Found entity 1: brc
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file i$.sv
    Info (12023): Found entity 1: I$
Info (12021): Found 1 design units, including 1 entities, in source file immgen.sv
    Info (12023): Found entity 1: ImmGen
Info (12021): Found 1 design units, including 1 entities, in source file insn_vld.sv
    Info (12023): Found entity 1: insn_vld
Warning (10261): Verilog HDL Event Control warning at lsu.sv(221): Event Control contains a complex event expression
Info (12021): Found 2 design units, including 2 entities, in source file lsu.sv
    Info (12023): Found entity 1: lsu
    Info (12023): Found entity 2: sram
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file mux_3to1.sv
    Info (12023): Found entity 1: mux_3to1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.sv
    Info (12023): Found entity 1: pc_adder
Info (12021): Found 1 design units, including 1 entities, in source file pc_debug.sv
    Info (12023): Found entity 1: pc_debug
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle.sv
    Info (12023): Found entity 1: single_cycle
Info (12021): Found 1 design units, including 1 entities, in source file convertseg7.sv
    Info (12023): Found entity 1: convertseg7
Info (12127): Elaborating entity "single_cycle" for the top level hierarchy
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux211"
Info (12128): Elaborating entity "pc" for hierarchy "pc:Pc"
Info (12128): Elaborating entity "pc_adder" for hierarchy "pc_adder:adder"
Info (12128): Elaborating entity "I$" for hierarchy "I$:i$"
Warning (10850): Verilog HDL warning at I$.sv(8): number of words (71) in memory file does not match the number of elements in the address range [0:2048]
Warning (10030): Net "instructions_value.data_a" at I$.sv(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instructions_value.waddr_a" at I$.sv(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instructions_value.we_a" at I$.sv(5) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regf"
Info (12128): Elaborating entity "ImmGen" for hierarchy "ImmGen:immgen"
Info (12128): Elaborating entity "brc" for hierarchy "brc:Brc"
Info (12128): Elaborating entity "alu" for hierarchy "alu:Alu"
Info (12128): Elaborating entity "lsu" for hierarchy "lsu:Lsu"
Warning (10858): Verilog HDL warning at lsu.sv(58): object mem_ld_data1 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at lsu.sv(58): object "mem_st_data1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lsu.sv(117): object "lsu_addr" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at lsu.sv(170): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at lsu.sv(165): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at lsu.sv(147): all case item expressions in this case statement are onehot
Warning (10030): Net "mem_ld_data1[23..0]" at lsu.sv(58) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "sram" for hierarchy "lsu:Lsu|sram:data_memory"
Info (12128): Elaborating entity "convertseg7" for hierarchy "convertseg7:cseg7"
Info (12128): Elaborating entity "mux_3to1" for hierarchy "mux_3to1:mux31"
Info (12128): Elaborating entity "pc_debug" for hierarchy "pc_debug:pc_de"
Info (12128): Elaborating entity "insn_vld" for hierarchy "insn_vld:ins_vld"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "ctrl_unit:ctrl"
Warning (10270): Verilog HDL Case Statement warning at ctrl_unit.sv(37): incomplete case statement has no default case item
Warning (276027): Inferred dual-clock RAM node "lsu:Lsu|sram:data_memory|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2049) in the Memory Initialization File "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I$_91f.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I$_91f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lsu:Lsu|sram:data_memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lsu:Lsu|sram:data_memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4d1.tdf
    Info (12023): Found entity 1: altsyncram_e4d1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hng1.tdf
    Info (12023): Found entity 1: altsyncram_hng1
Info (144001): Generated suppressed messages file C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_io_btn[0]"
    Warning (15610): No output dependent on input pin "i_io_btn[1]"
    Warning (15610): No output dependent on input pin "i_io_btn[2]"
    Warning (15610): No output dependent on input pin "i_io_btn[3]"
Info (21057): Implemented 4734 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 410 output pins
    Info (21061): Implemented 4254 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4630 megabytes
    Info: Processing ended: Fri Nov 01 11:59:25 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg.


