// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --function-signature --include-generated-funcs --replace-value-regex "__omp_offloading_[0-9a-z]+_[0-9a-z]+" "reduction_size[.].+[.]" "pl_cond[.].+[.|,]" --prefix-filecheck-ir-name _
// REQUIRES: amdgpu-registered-target

// RUN: %clang_cc1 -fopenmp -x c++ -std=c++11 -triple x86_64-unknown-unknown -fopenmp-targets=amdgcn-amd-amdhsa -emit-llvm-bc %s -o %t-ppc-host.bc
// RUN: %clang_cc1 -fopenmp -x c++ -std=c++11 -triple amdgcn-amd-amdhsa -fopenmp-targets=amdgcn-amd-amdhsa -emit-llvm %s -fopenmp-is-device -fopenmp-host-ir-file-path %t-ppc-host.bc -o - | FileCheck %s --check-prefix=CHECK1
// expected-no-diagnostics
#ifndef HEADER
#define HEADER

#define N 1000

int test_amdgcn_target_tid_threads() {

  int arr[N];

#pragma omp target
  for (int i = 0; i < N; i++) {
    arr[i] = 1;
  }

  return arr[0];
}

int test_amdgcn_target_tid_threads_simd() {

  int arr[N];

#pragma omp target simd
  for (int i = 0; i < N; i++) {
    arr[i] = 1;
  }
  return arr[0];
}

#endif
// CHECK1-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z30test_amdgcn_target_tid_threadsv_l16
// CHECK1-SAME: ([1000 x i32]* nonnull align 4 dereferenceable(4000) [[ARR:%.*]]) #[[ATTR0:[0-9]+]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[ARR_ADDR:%.*]] = alloca [1000 x i32]*, align 8, addrspace(5)
// CHECK1-NEXT:    [[ARR_ADDR_ASCAST:%.*]] = addrspacecast [1000 x i32]* addrspace(5)* [[ARR_ADDR]] to [1000 x i32]**
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4, addrspace(5)
// CHECK1-NEXT:    [[I_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[I]] to i32*
// CHECK1-NEXT:    store [1000 x i32]* [[ARR]], [1000 x i32]** [[ARR_ADDR_ASCAST]], align 8
// CHECK1-NEXT:    [[TMP0:%.*]] = load [1000 x i32]*, [1000 x i32]** [[ARR_ADDR_ASCAST]], align 8
// CHECK1-NEXT:    [[TMP1:%.*]] = call i32 @__kmpc_target_init(%struct.ident_t* addrspacecast ([[STRUCT_IDENT_T:%.*]] addrspace(1)* @[[GLOB1:[0-9]+]] to %struct.ident_t*), i1 false, i1 true, i1 true)
// CHECK1-NEXT:    [[EXEC_USER_CODE:%.*]] = icmp eq i32 [[TMP1]], -1
// CHECK1-NEXT:    br i1 [[EXEC_USER_CODE]], label [[USER_CODE_ENTRY:%.*]], label [[WORKER_EXIT:%.*]]
// CHECK1:       user_code.entry:
// CHECK1-NEXT:    store i32 0, i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP2]], 1000
// CHECK1-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP3]] to i64
// CHECK1-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [1000 x i32], [1000 x i32]* [[TMP0]], i64 0, i64 [[IDXPROM]]
// CHECK1-NEXT:    store i32 1, i32* [[ARRAYIDX]], align 4
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP4]], 1
// CHECK1-NEXT:    store i32 [[INC]], i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP6:![0-9]+]]
// CHECK1:       worker.exit:
// CHECK1-NEXT:    ret void
// CHECK1:       for.end:
// CHECK1-NEXT:    call void @__kmpc_target_deinit(%struct.ident_t* addrspacecast ([[STRUCT_IDENT_T]] addrspace(1)* @[[GLOB1]] to %struct.ident_t*), i1 false, i1 true)
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z35test_amdgcn_target_tid_threads_simdv_l28
// CHECK1-SAME: ([1000 x i32]* nonnull align 4 dereferenceable(4000) [[ARR:%.*]]) #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[ARR_ADDR:%.*]] = alloca [1000 x i32]*, align 8, addrspace(5)
// CHECK1-NEXT:    [[ARR_ADDR_ASCAST:%.*]] = addrspacecast [1000 x i32]* addrspace(5)* [[ARR_ADDR]] to [1000 x i32]**
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4, addrspace(5)
// CHECK1-NEXT:    [[TMP_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[TMP]] to i32*
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4, addrspace(5)
// CHECK1-NEXT:    [[DOTOMP_IV_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[DOTOMP_IV]] to i32*
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4, addrspace(5)
// CHECK1-NEXT:    [[I_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[I]] to i32*
// CHECK1-NEXT:    store [1000 x i32]* [[ARR]], [1000 x i32]** [[ARR_ADDR_ASCAST]], align 8
// CHECK1-NEXT:    [[TMP0:%.*]] = load [1000 x i32]*, [1000 x i32]** [[ARR_ADDR_ASCAST]], align 8
// CHECK1-NEXT:    [[TMP1:%.*]] = call i32 @__kmpc_target_init(%struct.ident_t* addrspacecast ([[STRUCT_IDENT_T:%.*]] addrspace(1)* @[[GLOB1]] to %struct.ident_t*), i1 true, i1 false, i1 false)
// CHECK1-NEXT:    [[EXEC_USER_CODE:%.*]] = icmp eq i32 [[TMP1]], -1
// CHECK1-NEXT:    br i1 [[EXEC_USER_CODE]], label [[USER_CODE_ENTRY:%.*]], label [[WORKER_EXIT:%.*]]
// CHECK1:       user_code.entry:
// CHECK1-NEXT:    store i32 0, i32* [[DOTOMP_IV_ASCAST]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_IV_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP2]], 1000
// CHECK1-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_IV_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP3]], 1
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], i32* [[I_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, i32* [[I_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP4]] to i64
// CHECK1-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [1000 x i32], [1000 x i32]* [[TMP0]], i64 0, i64 [[IDXPROM]]
// CHECK1-NEXT:    store i32 1, i32* [[ARRAYIDX]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    [[ADD1:%.*]] = add nsw i32 [[TMP5]], 1
// CHECK1-NEXT:    store i32 [[ADD1]], i32* [[DOTOMP_IV_ASCAST]], align 4, !llvm.access.group !8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP9:![0-9]+]]
// CHECK1:       worker.exit:
// CHECK1-NEXT:    ret void
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    store i32 1000, i32* [[I_ASCAST]], align 4
// CHECK1-NEXT:    call void @__kmpc_target_deinit(%struct.ident_t* addrspacecast ([[STRUCT_IDENT_T]] addrspace(1)* @[[GLOB1]] to %struct.ident_t*), i1 true, i1 false)
// CHECK1-NEXT:    ret void
//
