Generated by Fabric Compiler ( version 2019.1-patch11 <build 44256> ) at Wed Oct 23 13:24:08 2019

Compile takes 0.093750 sec.
Top module ipsl_hmemc_top_test is elaborated successfully.
Timing Constraint:
-------------------------------------------------------
create_clock -period 20.000 -waveform {0.000 10.000} -name {pll_refclk_in} [get_ports {pll_refclk_in}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {pll_50_400|clkout1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_90_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_90_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q}]
create_generated_clock -name {phy_clk} -multiply_by {10} -master_clock [get_clocks {pll_refclk_in}] -source [get_ports {pll_refclk_in}]  [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0}]
create_generated_clock -name {axi_clk1} -multiply_by {2} -master_clock [get_clocks {pll_refclk_in}] -source [get_ports {pll_refclk_in}]  [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3}]
set_clock_groups -name {Inferred_clkgroup_0} -asynchronous -group [get_clocks {pll_50_400|clkout1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_1} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_2} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}]
set_clock_groups -name {Inferred_clkgroup_3} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}]
set_clock_groups -name {Inferred_clkgroup_4} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}]
set_clock_groups -name {Inferred_clkgroup_5} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}]
set_clock_groups -name {Inferred_clkgroup_6} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}]
set_clock_groups -name {Inferred_clkgroup_7} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_8} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}]
set_clock_groups -name {Inferred_clkgroup_9} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_10} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}]
set_clock_groups -name {Inferred_clkgroup_11} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_90_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_12} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}]
set_clock_groups -name {Inferred_clkgroup_13} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}]
set_clock_groups -name {Inferred_clkgroup_14} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}]
set_clock_groups -name {Inferred_clkgroup_15} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}]
set_clock_groups -name {Inferred_clkgroup_16} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}]
set_clock_groups -name {Inferred_clkgroup_17} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_18} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}]
set_clock_groups -name {Inferred_clkgroup_19} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}]
set_clock_groups -name {Inferred_clkgroup_20} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}]
set_clock_groups -name {Inferred_clkgroup_21} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_22} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}]
set_clock_groups -name {Inferred_clkgroup_23} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_24} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}]
set_clock_groups -name {Inferred_clkgroup_25} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}]
set_clock_groups -name {Inferred_clkgroup_26} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}]
set_clock_groups -name {Inferred_clkgroup_27} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}]
set_clock_groups -name {Inferred_clkgroup_28} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}]
set_clock_groups -name {Inferred_clkgroup_29} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}]
set_clock_groups -name {Inferred_clkgroup_30} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}]
set_clock_groups -name {Inferred_clkgroup_31} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}]
set_clock_groups -name {Inferred_clkgroup_32} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}]
set_clock_groups -name {Inferred_clkgroup_33} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_90_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_34} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_35} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_36} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}]
set_clock_groups -name {Inferred_clkgroup_37} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}]
set_clock_groups -name {Inferred_clkgroup_38} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}]
set_clock_groups -name {Inferred_clkgroup_39} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_40} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}]
set_clock_groups -name {Inferred_clkgroup_41} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}]
set_clock_groups -name {Inferred_clkgroup_42} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}]
set_clock_groups -name {Inferred_clkgroup_43} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}]
set_clock_groups -name {Inferred_clkgroup_44} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}]
set_clock_groups -name {Inferred_clkgroup_45} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}]
set_clock_groups -name {Inferred_clkgroup_46} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_47} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}]
set_clock_groups -name {Inferred_clkgroup_48} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_49} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}]
set_clock_groups -name {Inferred_clkgroup_50} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}]
set_clock_groups -name {Inferred_clkgroup_51} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}]
set_clock_groups -name {Inferred_clkgroup_52} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}]
set_clock_groups -name {Inferred_clkgroup_53} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}]
set_clock_groups -name {Inferred_clkgroup_54} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}]
set_clock_groups -name {Inferred_clkgroup_55} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}]
set_clock_groups -name {Inferred_clkgroup_56} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}]
set_clock_groups -name {Inferred_clkgroup_57} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}]
set_clock_groups -name {Inferred_clkgroup_58} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}]
set_clock_groups -name {Inferred_clkgroup_59} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}]
set_clock_groups -name {Inferred_clkgroup_60} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_61} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}]
set_clock_groups -name {Inferred_clkgroup_62} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_63} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}]
set_clock_groups -name {Inferred_clkgroup_64} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}]
set_clock_groups -name {Inferred_clkgroup_65} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}]
set_clock_groups -name {Inferred_clkgroup_66} -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}]
set_clock_groups -name {Inferred_clkgroup_67} -asynchronous -group [get_clocks {ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock}]

Logical Constraint:
+-----------------------------------------------------------------------------+
| Object                                     | Attribute     | Value         
+-----------------------------------------------------------------------------+
| u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1     | PAP_LOC       | PLL_82_71     
+-----------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| clk_led                | output        | A3      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| ddr_init_done          | output        | B2      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| ddrphy_rst_done        | output        | A2      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| err_flag               | output        | U10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pll_lock               | output        | B4      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pll_refclk_in          | input         | B5      | 3.3       | LVCMOS33       | UNUSED         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| resetn                 | input         | B3      | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Clock Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Port_Name         | Clk_Source_Inst        | Clk_Inst_Name                              | Net_Name            | Fanout     | Constraint_To_Clk_Pad     
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_refclk_in     | pll_refclk_in_ibuf     | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1     | pll_refclk_in_c     | 1          | No Need                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                      | Rst_Source_Inst                                                                   | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| resetn_c_i_0                                                                  | resetn_c_i                                                                        | 332        
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/srb_rst_dll                             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_rst_dll        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/resetn_i_0      | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/resetn_i            | 15         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/global_reset_i_0                        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset_i     | 64         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_rst_dll            | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [0]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [1]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [2]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [3]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [4]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/srb_dqs_rstn                            | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn       | 3          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [3]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[3].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [4]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[4].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [5]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[5].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [6]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[6].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [7]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[7].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [10]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[10].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [11]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[11].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [12]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[12].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [27]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[27].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [28]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[28].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [29]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[29].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [32]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[32].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [33]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[33].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [34]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[34].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [35]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[35].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [36]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[36].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [2]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[2].inv_dut        | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [9]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[9].inv_dut        | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [17]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[17].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [18]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[18].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [19]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[19].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [20]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[20].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [21]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[21].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [22]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[22].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [23]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[23].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [24]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[24].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [25]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[25].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [31]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[31].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [37]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[37].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [40]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[40].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [41]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[41].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [42]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[42].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [43]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[43].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [44]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[44].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [45]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[45].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [46]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[46].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [47]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[47].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [48]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[48].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [49]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[49].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [51]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[51].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [52]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[52].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [55]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[55].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [56]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[56].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [57]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[57].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [58]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[58].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [59]       | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[59].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_i_0     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_i           | 10         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                        | Driver                                                                                             | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| axi_clk[0]                                                                                      | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                                             | 306        
| u_ipsl_hmemc_top/pll_pclk                                                                       | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                                             | 112        
| dsp_join_kb[1]                                                                                  | u_test_main_ctrl/init_start                                                                        | 108        
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]         | 82         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]         | 81         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [4]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[4]         | 78         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [2]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[2]         | 76         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [3]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[3]         | 75         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [5]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]         | 74         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start_Z                 | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start                      | 56         
| u_test_main_ctrl/N_36_i_0                                                                       | u_test_main_ctrl/N_36_i                                                                            | 55         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite                        | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite     | 48         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [6]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[6]         | 45         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_psel                         | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/psel           | 43         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_Z                         | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn                              | 42         
| u_test_wr_ctrl/state [0]                                                                        | u_test_wr_ctrl/state[0]                                                                            | 41         
| u_test_wr_ctrl/init_addr7_Z                                                                     | u_test_wr_ctrl/init_addr7                                                                          | 31         
| u_test_wr_ctrl/wr_data_1_0_sqmuxa_0                                                             | u_test_wr_ctrl/un1_axi_wvalid_0_sqmuxa[0]                                                          | 30         
| u_test_rd_ctrl/state_0_sqmuxa                                                                   | u_test_rd_ctrl/state_ns_0_a3_0_0_a2[0]                                                             | 26         
| u_test_wr_ctrl/N_37                                                                             | u_test_wr_ctrl/un1_axi_awlen_1_sqmuxa_0_i_o2                                                       | 25         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclk_01                                    | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut                                 | 21         
| axi_rvalid                                                                                      | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ddrc                                                      | 18         
| u_test_rd_ctrl/state [0]                                                                        | u_test_rd_ctrl/state[0]                                                                            | 17         
| u_test_wr_ctrl/execute_wr_cnte                                                                  | u_test_wr_ctrl/execute_wr_cntlde                                                                   | 16         
| u_test_wr_ctrl/N_58_i_0                                                                         | u_test_wr_ctrl/N_58_i                                                                              | 16         
| cnt[19]                                                                                         | u_test_wr_ctrl/cnt_Z[19]                                                                           | 15         
| un1_cntlto24_1_Z                                                                                | un1_cntlto24_1                                                                                     | 14         
| un1_cntlto18_2_Z                                                                                | un1_cntlto18_2                                                                                     | 14         
| un1_cntlt18                                                                                     | un1_cntlto14                                                                                       | 14         
| N_972_0                                                                                         | u_test_main_ctrl/dsp_join_kb_i[1]                                                                  | 13         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_clkw_ca_03                              | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut                                       | 12         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ca_clk_r_03                             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut                                       | 12         
| axi_awlen[1]                                                                                    | u_test_wr_ctrl/axi_awlen_1[1]                                                                      | 11         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_clk_r                                  | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 10         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_clk_r                                  | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 10         
| u_test_rd_ctrl/dsp_join_kb_11 [7]                                                               | u_test_rd_ctrl/normal_rd_addr[6]                                                                   | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_clkw_ca_01                              | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut                                       | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_clkw290_1                               | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ca_clk_r_01                             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut                                       | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/dll_update_n [0]                                          | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n                        | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_clkw290_0                               | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 9          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_6_i_0                          | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_6_i                               | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_1 [1]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_1 [2]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_1 [0]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_30_i_0                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/N_30_i                              | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_90_1                                    | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_test_wr_ctrl/state [1]                                                                        | u_test_wr_ctrl/state[1]                                                                            | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_1 [0]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_1 [1]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_test_wr_ctrl/N_125_i_0                                                                        | u_test_wr_ctrl/N_125_i                                                                             | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_1 [2]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_0 [0]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_0 [1]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_90_0                                    | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced4_NE_i_0         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced4_NE_i              | 8          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_wpoint_0 [2]                      | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut                                       | 8          
| u_test_main_ctrl/prbs_dout [0]                                                                  | u_test_main_ctrl/I_prbs31_128bit/latch_y[1]                                                        | 7          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/cnt [3]                          | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/cnt[3]                              | 7          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state [0]                        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[0]                            | 7          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state [1]                        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]                            | 7          
| axi_arvalid                                                                                     | u_test_rd_ctrl/axi_arvalid                                                                         | 7          
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnte        | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cntlde         | 7          
| u_test_wr_ctrl/init_addr [28]                                                                   | u_test_wr_ctrl/init_addr[28]                                                                       | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state [1]                        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/state[1]                            | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [0]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_test_wr_ctrl/init_addr [5]                                                                    | u_test_wr_ctrl/init_addr[5]                                                                        | 6          
| u_test_wr_ctrl/init_addr [4]                                                                    | u_test_wr_ctrl/init_addr[4]                                                                        | 6          
| u_test_wr_ctrl/init_addr [3]                                                                    | u_test_wr_ctrl/init_addr[3]                                                                        | 6          
| u_test_wr_ctrl/init_addr [2]                                                                    | u_test_wr_ctrl/init_addr[2]                                                                        | 6          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [2]                                                    | u_test_main_ctrl/I_prbs31_128bit/latch_y[2]                                                        | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [1]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [2]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [3]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_test_wr_ctrl/dsp_join_kb_6 [7]                                                                | u_test_wr_ctrl/normal_wr_addr[5]                                                                   | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [4]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [5]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [6]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dll_step [7]                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut                                  | 6          
| axi_arready                                                                                     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ddrc                                                      | 6          
| u_test_wr_ctrl/dsp_join_kb_6 [2]                                                                | u_test_wr_ctrl/normal_wr_addr[0]                                                                   | 6          
| u_test_wr_ctrl/axi_awaddr7_Z                                                                    | u_test_wr_ctrl/axi_awaddr7                                                                         | 6          
| u_test_rd_ctrl/dsp_join_kb_11 [2]                                                               | u_test_rd_ctrl/normal_rd_addr[1]                                                                   | 6          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [14]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[14]                                                       | 5          
| read_done_p                                                                                     | u_test_rd_ctrl/read_done_p                                                                         | 5          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [15]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[15]                                                       | 5          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [16]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[16]                                                       | 5          
| u_test_rd_ctrl/state [1]                                                                        | u_test_rd_ctrl/state[1]                                                                            | 5          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [25]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[25]                                                       | 5          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [26]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[26]                                                       | 5          
| write_done_p                                                                                    | u_test_wr_ctrl/write_done_p                                                                        | 5          
| u_test_main_ctrl/I_prbs31_128bit/latch_y [13]                                                   | u_test_main_ctrl/I_prbs31_128bit/latch_y[13]                                                       | 5          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ca_clk_r_04                             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut                                       | 5          
| u_test_wr_ctrl/dsp_join_kb_6 [3]                                                                | u_test_wr_ctrl/normal_wr_addr[1]                                                                   | 5          
| u_test_wr_ctrl/dsp_join_kb_6 [4]                                                                | u_test_wr_ctrl/normal_wr_addr[2]                                                                   | 5          
| u_test_wr_ctrl/dsp_join_kb_6 [5]                                                                | u_test_wr_ctrl/normal_wr_addr[3]                                                                   | 5          
| u_test_wr_ctrl/dsp_join_kb_6 [6]                                                                | u_test_wr_ctrl/normal_wr_addr[4]                                                                   | 5          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.265625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 407      | 26304         | 2                   
| LUT                   | 819      | 17536         | 5                   
| Distributed RAM       | 0        | 1110          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 61       | 240           | 26                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 1        | 2             | 50                  
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                            
+------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm          
|            | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify.scf                    
|            | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify.lcf                    
| Output     | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test_map.adf     
|            | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.dmr         
|            | C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test_dmr.prt     
+------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 184,709,120 bytes
Total CPU  time to dev_map completion : 4.578 sec
Total real time to dev_map completion : 6.000 sec
