
---------- Begin Simulation Statistics ----------
final_tick                                  157896500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131045                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861972                       # Number of bytes of host memory used
host_op_rate                                   133628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.63                       # Real time elapsed on the host
host_tick_rate                               20690946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1019737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000158                       # Number of seconds simulated
sim_ticks                                   157896500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.308664                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  117360                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               118177                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            142687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             173                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              160                       # Number of indirect misses.
system.cpu.branchPred.lookups                  157095                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    369600                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   385514                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               772                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29668                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12960                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000087                       # Number of instructions committed
system.cpu.commit.committedOps                1019823                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       267493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.812522                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.333658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        83192     31.10%     31.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        29284     10.95%     42.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14280      5.34%     47.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7862      2.94%     50.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3590      1.34%     51.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2207      0.83%     52.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6216      2.32%     54.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        91194     34.09%     88.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29668     11.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       267493                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810701                       # Number of committed integer instructions.
system.cpu.commit.loads                        256051                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256051     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019823                       # Class of committed instruction
system.cpu.commit.refs                         367778                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110709                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1019737                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.315794                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.315794                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 49751                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   251                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               117334                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1037713                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    68087                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    141820                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    808                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   832                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9164                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      157095                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     42499                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        196560                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   716                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1020443                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2106                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.497460                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              71936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             118042                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.231357                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             269630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.867192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.409549                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   104628     38.80%     38.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9109      3.38%     42.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5755      2.13%     44.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5087      1.89%     46.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4157      1.54%     47.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5718      2.12%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12547      4.65%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    94701     35.12%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    27928     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               269630                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         5667                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        22541                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        32086                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         2811                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        220060                       # number of prefetches that crossed the page
system.cpu.idleCycles                           46164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  907                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   154156                       # Number of branches executed
system.cpu.iew.exec_nop                           120                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.257057                       # Inst execution rate
system.cpu.iew.exec_refs                       370743                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     112768                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2223                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                258160                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               185                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113736                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1032980                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                257975                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1093                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1028559                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1296                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    808                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1303                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               59                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2084                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2009                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1281194                       # num instructions consuming a value
system.cpu.iew.wb_count                       1027053                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576165                       # average fanout of values written-back
system.cpu.iew.wb_producers                    738179                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.252288                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1027723                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1293299                       # number of integer regfile reads
system.cpu.int_regfile_writes                  664347                       # number of integer regfile writes
system.cpu.ipc                               3.166624                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.166624                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                577671     56.10%     56.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6239      0.61%     56.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     56.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.40%     57.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15849      1.54%     58.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.60%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              21995      2.14%     61.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           21992      2.14%     63.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     63.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.20%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.01%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2086      0.20%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258224     25.08%     89.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              113084     10.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1029659                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1475                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     151     10.24%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  304     20.61%     30.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 8      0.54%     31.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    2      0.14%     31.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.14%     31.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.27%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    714     48.41%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   290     19.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 919598                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2107810                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       916137                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            933558                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1032791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1029659                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        269630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.818785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.911354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               67318     24.97%     24.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               15350      5.69%     30.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14180      5.26%     35.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               28953     10.74%     46.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24322      9.02%     55.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22012      8.16%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14454      5.36%     69.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               59310     22.00%     91.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23731      8.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          269630                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.260540                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 111523                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             222803                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       110916                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            112329                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2048                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2062                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               258160                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113736                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  947859                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                           315794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3437                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    72917                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1335                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2143330                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1035628                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1222311                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    146117                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  32002                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    808                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 40829                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15488                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1301571                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5522                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                264                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     44969                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           172119                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1270244                       # The number of ROB reads
system.cpu.rob.rob_writes                     2067815                       # The number of ROB writes
system.cpu.timesIdled                             923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   171352                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   94576                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                609                       # Transaction distribution
system.membus.trans_dist::ReadExReq               697                       # Transaction distribution
system.membus.trans_dist::ReadExResp              697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           609                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1853                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1853    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1853                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6895500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3902                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          371                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          547                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       495360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       127040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 622400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022895                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5718     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10438925                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2190981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5853000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         2465                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3868                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 930                       # number of overall hits
system.l2.overall_hits::.cpu.data                 473                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         2465                       # number of overall hits
system.l2.overall_hits::total                    3868                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                799                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data               799                       # number of overall misses
system.l2.overall_misses::total                  1306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61108500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101709000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61108500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101709000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         2465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         2465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.352818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.628145                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252416                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.352818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.628145                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252416                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80079.881657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76481.226533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77878.254211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80079.881657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76481.226533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77878.254211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53118500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88649000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53118500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     88649000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.352818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.628145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.352818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.628145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70079.881657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66481.226533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67878.254211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70079.881657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66481.226533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67878.254211                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3836                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3836                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3836                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3836                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   204                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 697                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.773585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.773585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74705.164993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74705.164993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          697                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            697                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45099500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45099500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.773585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.773585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64705.164993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64705.164993                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         2465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         2465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3902                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.352818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80079.881657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80079.881657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.352818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70079.881657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70079.881657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88617.647059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88617.647059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78617.647059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78617.647059                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          547                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             547                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          547                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           547                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          547                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          547                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10422000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10422000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19053.016453                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19053.016453                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   824.384360                       # Cycle average of tags in use
system.l2.tags.total_refs                        9808                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.951099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.728687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       438.127714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       356.527959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          718                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043060                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     84251                       # Number of tag accesses
system.l2.tags.data_accesses                    84251                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1306                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         205501705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         323857717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             529359422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    205501705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        205501705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        205501705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        323857717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            529359422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000538000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10532250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35019750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8064.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26814.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.077626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.257997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.661064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     27.85%     27.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     24.66%     52.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     15.53%     68.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      1.37%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.20%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.65%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.28%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.74%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     18.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          219                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  83584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   83584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       529.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    529.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     156060000                       # Total gap between requests
system.mem_ctrls.avgGap                     119494.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 205501705.230958282948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 323857716.922161042690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14654000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20365750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28903.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25489.05                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5769120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         36514200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         29883840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           85494990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.462224                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     77252000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     75444500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3555720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32254590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         33470880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           82940865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.286279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     86720500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     65976000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        40696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            40696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        40696                       # number of overall hits
system.cpu.icache.overall_hits::total           40696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1803                       # number of overall misses
system.cpu.icache.overall_misses::total          1803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65621495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65621495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65621495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65621495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        42499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        42499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        42499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        42499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042425                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042425                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36395.726567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36395.726567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36395.726567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36395.726567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1220                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1794                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         3838                       # number of writebacks
system.cpu.icache.writebacks::total              3838                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         2465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53134496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53134496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53134496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     29591157                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82725653                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.091814                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36975.988866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36975.988866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36975.988866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12004.526166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21200.833675                       # average overall mshr miss latency
system.cpu.icache.replacements                   3838                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        40696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           40696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65621495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65621495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        42499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        42499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36395.726567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36395.726567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53134496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53134496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36975.988866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36975.988866                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         2465                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         2465                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     29591157                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     29591157                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12004.526166                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12004.526166                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            62.889424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.429523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    22.864873                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    40.024551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.357264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.625384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             88900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            88900                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       358118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           358118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       358140                       # number of overall hits
system.cpu.dcache.overall_hits::total          358140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11119                       # number of overall misses
system.cpu.dcache.overall_misses::total         11119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    552997990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    552997990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    552997990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    552997990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       369235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       369235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       369259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       369259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49743.455069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49743.455069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49734.507600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49734.507600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11708                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.099511                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          713                       # number of writebacks
system.cpu.dcache.writebacks::total               713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1819                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     84927054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84927054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85090054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85090054                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004921                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46740.260870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46740.260870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46778.479384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46778.479384                       # average overall mshr miss latency
system.cpu.dcache.replacements                    799                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       256906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          256906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23596000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23596000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       257553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       257553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36469.860896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36469.860896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33342.818428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33342.818428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    511909932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    511909932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51577.826902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51577.826902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9022                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55676496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55676496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61657.249169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61657.249169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17492058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17492058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32095.519266                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32095.519266                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16947058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16947058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31095.519266                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31095.519266                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           692.137257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              360060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            197.943925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   692.137257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.675915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.675915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            740539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           740539                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    157896500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    157896500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
