* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 22 2019 18:23:48

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI4/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI4/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI4/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI4/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 1304/5280
Used Logic Tile: 301/660
Used IO Cell:    11/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 604
Fanout to Tile: 216


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0   
29|   0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1   
23|   3 1 1 0 1 0 1 0 0 0 0 2 6 1 0 1 2 0 0 1 2 1 3 4   
22|   3 2 1 0 0 0 1 1 0 0 4 5 8 2 0 1 0 0 0 0 1 1 0 3   
21|   2 1 2 1 0 0 4 1 1 3 6 6 8 1 1 3 1 4 0 0 2 0 0 2   
20|   1 1 0 1 0 0 8 2 7 0 6 6 1 7 5 8 6 8 0 0 1 0 0 0   
19|   1 1 0 1 6 0 8 7 6 1 3 3 8 5 7 8 8 5 0 0 0 0 0 0   
18|   7 0 0 1 8 0 3 5 8 1 0 1 1 6 6 5 8 3 0 0 0 0 0 0   
17|   8 1 1 1 5 0 8 7 5 3 5 2 8 7 6 5 8 6 0 0 0 0 0 1   
16|   8 1 2 8 6 0 8 5 6 6 8 8 6 7 6 1 6 7 0 0 0 0 0 6   
15|   2 2 3 7 7 0 8 7 4 5 8 2 6 8 6 8 8 6 0 0 0 0 0 6   
14|   0 1 1 1 8 0 8 7 7 3 4 8 7 2 7 8 8 6 0 0 0 0 0 3   
13|   1 4 5 4 1 0 8 7 6 4 8 3 8 8 6 8 7 6 0 0 0 0 0 1   
12|   1 5 3 1 1 0 5 3 7 1 7 4 6 7 8 8 6 8 0 0 0 0 0 0   
11|   6 1 0 1 1 0 7 8 1 8 8 8 6 5 7 6 8 8 0 0 0 0 0 1   
10|   2 5 1 1 0 0 4 7 8 8 5 8 3 5 4 4 6 1 0 1 0 1 0 3   
 9|   2 1 2 1 1 0 3 5 8 6 5 3 3 3 4 6 4 1 0 0 0 0 0 0   
 8|   2 1 0 0 5 0 8 5 4 7 7 5 8 5 3 8 1 1 0 1 0 0 0 0   
 7|   8 0 0 0 0 0 8 0 2 1 4 3 4 7 5 8 1 0 0 0 0 0 0 0   
 6|   8 0 0 0 0 0 1 7 8 4 8 4 1 3 5 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 2 8 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 3 0 3 0 0 0 2 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.33

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0    
29|     0  0  0  0  0  0  2  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1    
23|     3  1  1  0  1  0  3  0  0  0  0  7 11  2  0  1  2  0  0  2  3  1  3  4    
22|     3  3  2  0  0  0  3  1  0  0  6 12 22  6  0  2  0  0  0  0  1  2  0  3    
21|     2  2  3  1  0  0  4  4  1  3  6 19 23  2  1  6  2  8  0  0  2  0  0  2    
20|     1  2  0  1  0  0 20  3  7  0 15 12  2  8 17 16 15  9  0  0  2  0  0  0    
19|     1  1  0  3  9  0 19  7  8  1  3  6 16  9 22 16 22 15  0  0  0  0  0  0    
18|    14  0  0  3 14  0  8  7  8  4  0  3  2 16 16 13 21  7  0  0  0  0  0  0    
17|    24  1  1  1  7  0 10 10  9  6  8  4 16 20 16 14 20 13  0  0  0  0  0  1    
16|    23  1  6 13 10  0 25 15 10  6 22 16 20 20 18  2 16 15  0  0  0  0  0  6    
15|     3  3  7 11 11  0 24 14 10  6  8  4 20 21 17 16 24 12  0  0  0  0  0  6    
14|     0  1  2  3 14  0 24 14 15  8 10 16 14  4 16 18 23 13  0  0  0  0  0  3    
13|     1  9 14 10  4  0 22 16 12 10 22  9 16 16 15 19 16 15  0  0  0  0  0  1    
12|     1  9 11  2  1  0 16  7 21  3  7  8  6 18 22 22 13 17  0  0  0  0  0  0    
11|     5  1  0  1  2  0 20  8  1  8  8 22 12 11 13 12 14 18  0  0  0  0  0  1    
10|     2  5  1  1  0  0 10 10  8 18 10  8 11 10 10 12 16  3  0  1  0  1  0  3    
 9|     7  3  2  3  4  0  7 10 17 11 14  7  3  9 14 12 13  4  0  0  0  0  0  0    
 8|     4  1  0  0 15  0 16 11 10 16 14 14 18 16 11 16  4  2  0  4  0  0  0  0    
 7|    18  0  0  0  0  0 16  0  6  3  8  8 13 21 18 16  3  0  0  0  0  0  0  0    
 6|    23  0  0  0  0  0  1 18 16 10 14 12  3 11 11  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  7 16  2  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  3  0  3  0  0  0  7  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 9.25

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0    
29|     0  0  0  0  0  0  2  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1    
23|     3  1  1  0  1  0  3  0  0  0  0  8 12  2  0  1  2  0  0  2  4  1  3  4    
22|     3  4  2  0  0  0  3  1  0  0 10 18 22  8  0  2  0  0  0  0  1  2  0  3    
21|     2  2  4  1  0  0  4  4  1  3  6 21 23  2  1  6  2  9  0  0  2  0  0  2    
20|     1  2  0  1  0  0 20  3  7  0 15 23  2 18 18 16 24 15  0  0  2  0  0  0    
19|     1  1  0  3 15  0 19  7  8  1  3  7 16 16 25 17 26 17  0  0  0  0  0  0    
18|    21  0  0  3 24  0 12  7  8  4  0  3  2 23 19 16 24  9  0  0  0  0  0  0    
17|    24  1  1  1  9  0 22 21 13  6 10  4 16 26 18 18 23 23  0  0  0  0  0  1    
16|    23  1  6 21 17  0 25 15 18  6 22 23 24 26 23  2 16 25  0  0  0  0  0  6    
15|     3  6  8 21 21  0 24 21 13 10  8  4 22 29 22 16 24 20  0  0  0  0  0  6    
14|     0  1  2  3 22  0 24 21 23  8 10 23 14  4 23 25 23 21  0  0  0  0  0  3    
13|     1 12 17 13  4  0 23 27 20 16 22  9 18 23 22 28 26 17  0  0  0  0  0  1    
12|     1 14 11  2  1  0 16  8 23  3  7  8  6 25 27 28 22 17  0  0  0  0  0  0    
11|     6  1  0  1  2  0 24  8  1  8  8 22 18 15 26 20 28 18  0  0  0  0  0  1    
10|     2  5  1  1  0  0 10 24  8 32 13  8 12 16 13 13 20  3  0  1  0  1  0  3    
 9|     7  3  2  3  4  0 12 15 27 14 15 10  9 11 15 14 14  4  0  0  0  0  0  0    
 8|     4  1  0  0 20  0 16 13 14 24 22 18 32 20 12 16  4  2  0  4  0  0  0  0    
 7|    24  0  0  0  0  0 17  0  6  3 12 12 13 24 18 16  3  0  0  0  0  0  0  0    
 6|    23  0  0  0  0  0  1 24 16 13 25 14  3 12 13  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  7 17  2  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  3  0  3  0  0  0  7  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 11.51

***** Run Time Info *****
Run Time:  2
