EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM8S003F3P6TR
#
DEF STM8S003F3P6TR U 0 40 Y Y 1 L N
F0 "U" -1300 1350 50 H V L BNN
F1 "STM8S003F3P6TR" -1300 -1500 50 H V L BNN
F2 "SOP65P640X120-20N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F5 "STMicroelectronics" 0 0 50 H I L BNN "MANUFACTURER"
F6 "1.2 mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HEIGHT"
F7 "10" 0 0 50 H I L BNN "PARTREV"
DRAW
S -1300 -1400 1300 1300 0 0 10 f
X PA2/OSCOUT 6 -1500 600 200 R 40 40 0 0 B 
X PA1/OSCIN 5 -1500 700 200 R 40 40 0 0 B 
X NRST 4 -1500 900 200 R 40 40 0 0 B 
X VSS 7 1500 -1300 200 L 40 40 0 0 W 
X VCAP 8 1500 1200 200 L 40 40 0 0 W 
X PA3(HS)/TIM2_CH3(SPI_NSS) 10 -1500 500 200 R 40 40 0 0 B 
X VDD 9 1500 1100 200 L 40 40 0 0 W 
X PB5(T)/I2C_SDA(TIM1_BKIN) 11 -1500 200 200 R 40 40 0 0 B 
X PB4(T)/I2C_SCL(ADC_ETR) 12 -1500 300 200 R 40 40 0 0 B 
X PC3(HS)/TIM1_CH3(TLI)(TIM1_CH1N) 13 -1500 0 200 R 40 40 0 0 B 
X PC5(HS)/SPI_SCK(TIM2_CH1) 15 -1500 -200 200 R 40 40 0 0 B 
X PC4(HS)/TIM1_CH4/CLK_CCO/AIN2/(TIM1_CH2N) 14 -1500 -100 200 R 40 40 0 0 B 
X PC6(HS)/SPI_MOSI(TIM1_CH1) 16 -1500 -300 200 R 40 40 0 0 B 
X PC7(HS)/SPI_MISO(TIM1_CH2) 17 -1500 -400 200 R 40 40 0 0 B 
X PD1(HS)/SWIM 18 -1500 -600 200 R 40 40 0 0 B 
X PD3(HS)/AIN4/TIM2_CH2/ADC_ETR 20 -1500 -800 200 R 40 40 0 0 B 
X PD2(HS)/AIN3/(TIM2_CH3) 19 -1500 -700 200 R 40 40 0 0 B 
X PD4(HS)/BEEP/TIM2_CH1/UART1_CK 1 -1500 -900 200 R 40 40 0 0 B 
X PD5(HS)/AIN5/UART1_TX 2 -1500 -1000 200 R 40 40 0 0 B 
X PD6(HS)/AIN6/UART1_RX 3 -1500 -1100 200 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library