Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Aug 16 22:02:32 2025
| Host         : ROG-007 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fusion_top_timing_summary_routed.rpt -pb fusion_top_timing_summary_routed.pb -rpx fusion_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fusion_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.318        0.000                      0                   34        0.134        0.000                      0                   34        4.600        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.318        0.000                      0                   34        0.134        0.000                      0                   34        4.600        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 axi_awready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imu_enable_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.389ns (17.182%)  route 1.875ns (82.818%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_awready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_awready_r_reg/Q
                         net (fo=4, routed)           0.584     6.273    s_axi_awready_OBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I1_O)        0.053     6.326 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.722     7.047    imu_enable_reg1
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.067     7.114 r  imu_enable_reg_i_1/O
                         net (fo=1, routed)           0.569     7.683    imu_enable_reg1_out
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.338    15.052    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/C
                         clock pessimism              0.345    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.361    15.001    imu_enable_reg_reg
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 axi_awready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_enable_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.375ns (16.250%)  route 1.933ns (83.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_awready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_awready_r_reg/Q
                         net (fo=4, routed)           0.584     6.273    s_axi_awready_OBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I1_O)        0.053     6.326 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.722     7.047    imu_enable_reg1
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.053     7.100 r  lidar_enable_reg_i_1/O
                         net (fo=1, routed)           0.626     7.727    lidar_enable_reg3_out
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.338    15.052    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/C
                         clock pessimism              0.345    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.244    15.118    lidar_enable_reg_reg
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.331ns (25.873%)  route 0.948ns (74.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.723     6.698    axi_rvalid_r0
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.331ns (25.873%)  route 0.948ns (74.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.723     6.698    axi_rvalid_r0
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.331ns (25.873%)  route 0.948ns (74.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.723     6.698    axi_rvalid_r0
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_11/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.331ns (25.873%)  route 0.948ns (74.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.723     6.698    axi_rvalid_r0
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_11/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_19/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.331ns (27.545%)  route 0.871ns (72.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.646     6.621    axi_rvalid_r0
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_19/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_19/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_19
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_20/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.331ns (27.545%)  route 0.871ns (72.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.646     6.621    axi_rvalid_r0
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_20/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_20/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_20
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_21/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.331ns (27.545%)  route 0.871ns (72.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.646     6.621    axi_rvalid_r0
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_21/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_21/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_21
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_22/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.331ns (27.545%)  route 0.871ns (72.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.456     5.419    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.269     5.688 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.225     5.913    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.062     5.975 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.646     6.621    axi_rvalid_r0
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_22/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350    15.064    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_22/C
                         clock pessimism              0.249    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.360    14.918    axi_rdata_r_reg[31]_lopt_replica_22
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  8.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 lidar_enable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.123%)  route 0.283ns (68.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  lidar_enable_reg_reg/Q
                         net (fo=1, routed)           0.283     2.273    lidar_enable_reg
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.028     2.301 r  axi_rdata_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    p_1_out[0]
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/C
                         clock pessimism             -0.265     2.107    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.060     2.167    axi_rdata_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_arready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.747%)  route 0.152ns (54.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.152     2.142    s_axi_arready_OBUF
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.028     2.170 r  axi_arready_r_i_1/O
                         net (fo=1, routed)           0.000     2.170    axi_arready_r_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
                         clock pessimism             -0.472     1.890    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.060     1.950    axi_arready_r_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 axi_awready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_bvalid_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.758%)  route 0.135ns (51.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_awready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_awready_r_reg/Q
                         net (fo=4, routed)           0.080     2.070    s_axi_awready_OBUF
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.028     2.098 r  axi_bvalid_r_i_2/O
                         net (fo=1, routed)           0.054     2.152    axi_bvalid_r_i_2_n_0
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/C
                         clock pessimism             -0.461     1.901    
    SLICE_X0Y105         FDRE (Hold_fdre_C_CE)        0.010     1.911    axi_bvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 axi_wready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_bvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.157ns (43.210%)  route 0.206ns (56.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_wready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.091     1.981 r  axi_wready_r_reg/Q
                         net (fo=4, routed)           0.206     2.187    s_axi_wready_OBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I3_O)        0.066     2.253 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.000     2.253    imu_enable_reg1
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/C
                         clock pessimism             -0.461     1.901    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.060     1.961    axi_bvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_15/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_15/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_15/C
                         clock pessimism             -0.265     2.107    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_15
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_16/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_16/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_16/C
                         clock pessimism             -0.265     2.107    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_16
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_17/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_17/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_17/C
                         clock pessimism             -0.265     2.107    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_17
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_18/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_18/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_18/C
                         clock pessimism             -0.265     2.107    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_18
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_2/C
                         clock pessimism             -0.265     2.107    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_rdata_r_reg[31]_lopt_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.133ns (26.676%)  route 0.366ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.109     2.099    s_axi_arready_OBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.033     2.132 r  axi_rdata_r[31]_i_1/O
                         net (fo=25, routed)          0.257     2.389    axi_rvalid_r0
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_4/C
                         clock pessimism             -0.265     2.107    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)       -0.031     2.076    axi_rdata_r_reg[31]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X0Y99    axi_rdata_r_reg[31]_lopt_replica_12/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y105   axi_wready_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y105   axi_arready_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y105   axi_awready_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y105   axi_bvalid_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y99    axi_rdata_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y99    axi_rdata_r_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y99    axi_rdata_r_reg[31]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y99    axi_rdata_r_reg[31]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y99    axi_rdata_r_reg[31]_lopt_replica_12/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y99    axi_rdata_r_reg[31]_lopt_replica_12/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y105   axi_wready_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y105   axi_wready_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_arready_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_arready_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_awready_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_awready_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y105   axi_bvalid_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y105   axi_bvalid_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_arready_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_arready_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_awready_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y105   axi_awready_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y105   axi_bvalid_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y105   axi_bvalid_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y99    axi_rdata_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y99    axi_rdata_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y99    axi_rdata_r_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y99    axi_rdata_r_reg[31]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.399ns  (logic 2.767ns (51.251%)  route 2.632ns (48.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_9/Q
                         net (fo=1, routed)           2.632     8.325    axi_rdata_r_reg[31]_lopt_replica_9_1
    J23                  OBUF (Prop_obuf_I_O)         2.498    10.823 r  s_axi_rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.823    s_axi_rdata[1]
    J23                                                               r  s_axi_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_16/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.294ns  (logic 2.768ns (52.284%)  route 2.526ns (47.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_16/Q
                         net (fo=1, routed)           2.526     8.219    axi_rdata_r_reg[31]_lopt_replica_16_1
    K23                  OBUF (Prop_obuf_I_O)         2.499    10.718 r  s_axi_rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.718    s_axi_rdata[2]
    K23                                                               r  s_axi_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_21/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.139ns  (logic 2.769ns (53.882%)  route 2.370ns (46.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_21/Q
                         net (fo=1, routed)           2.370     8.063    axi_rdata_r_reg[31]_lopt_replica_21_1
    J24                  OBUF (Prop_obuf_I_O)         2.500    10.564 r  s_axi_rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.564    s_axi_rdata[6]
    J24                                                               r  s_axi_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.134ns  (logic 2.777ns (54.082%)  route 2.357ns (45.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_19/Q
                         net (fo=1, routed)           2.357     8.050    axi_rdata_r_reg[31]_lopt_replica_19_1
    K22                  OBUF (Prop_obuf_I_O)         2.508    10.558 r  s_axi_rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.558    s_axi_rdata[3]
    K22                                                               r  s_axi_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.117ns  (logic 2.766ns (54.044%)  route 2.352ns (45.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]/Q
                         net (fo=1, routed)           2.352     8.045    s_axi_rdata_OBUF[1]
    H24                  OBUF (Prop_obuf_I_O)         2.497    10.541 r  s_axi_rdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.541    s_axi_rdata[9]
    H24                                                               r  s_axi_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.103ns  (logic 2.771ns (54.299%)  route 2.332ns (45.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_2/Q
                         net (fo=1, routed)           2.332     8.025    axi_rdata_r_reg[31]_lopt_replica_2_1
    G21                  OBUF (Prop_obuf_I_O)         2.502    10.527 r  s_axi_rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.527    s_axi_rdata[11]
    G21                                                               r  s_axi_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.051ns  (logic 2.785ns (55.134%)  route 2.266ns (44.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_22/Q
                         net (fo=1, routed)           2.266     7.959    axi_rdata_r_reg[31]_lopt_replica_22_1
    H22                  OBUF (Prop_obuf_I_O)         2.516    10.475 r  s_axi_rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.475    s_axi_rdata[7]
    H22                                                               r  s_axi_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.027ns  (logic 2.802ns (55.748%)  route 2.225ns (44.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_5/Q
                         net (fo=1, routed)           2.225     7.918    axi_rdata_r_reg[31]_lopt_replica_5_1
    E26                  OBUF (Prop_obuf_I_O)         2.533    10.451 r  s_axi_rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.451    s_axi_rdata[15]
    E26                                                               r  s_axi_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 2.767ns (55.152%)  route 2.250ns (44.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica_20/Q
                         net (fo=1, routed)           2.250     7.943    axi_rdata_r_reg[31]_lopt_replica_20_1
    J25                  OBUF (Prop_obuf_I_O)         2.498    10.442 r  s_axi_rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.442    s_axi_rdata[5]
    J25                                                               r  s_axi_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 2.771ns (55.305%)  route 2.239ns (44.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.461     5.424    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     5.693 r  axi_rdata_r_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           2.239     7.932    axi_rdata_r_reg[31]_lopt_replica_1
    H23                  OBUF (Prop_obuf_I_O)         2.502    10.434 r  s_axi_rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.434    s_axi_rdata[10]
    H23                                                               r  s_axi_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_awready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.390ns (74.033%)  route 0.487ns (25.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_awready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_awready_r_reg/Q
                         net (fo=4, routed)           0.487     2.477    s_axi_awready_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.290     3.767 r  s_axi_awready_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    s_axi_awready
    G19                                                               r  s_axi_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.390ns (74.009%)  route 0.488ns (25.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_arready_r_reg/Q
                         net (fo=4, routed)           0.488     2.478    s_axi_arready_OBUF
    F20                  OBUF (Prop_obuf_I_O)         1.290     3.768 r  s_axi_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    s_axi_arready
    F20                                                               r  s_axi_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_bvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.417ns (74.360%)  route 0.488ns (25.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  axi_bvalid_r_reg/Q
                         net (fo=1, routed)           0.488     2.478    s_axi_bvalid_OBUF
    D20                  OBUF (Prop_obuf_I_O)         1.317     3.795 r  s_axi_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.795    s_axi_bvalid
    D20                                                               r  s_axi_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.436ns (72.963%)  route 0.532ns (27.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  axi_rvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.118     2.008 r  axi_rvalid_r_reg/Q
                         net (fo=1, routed)           0.532     2.540    s_axi_rvalid_OBUF
    D19                  OBUF (Prop_obuf_I_O)         1.318     3.858 r  s_axi_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    s_axi_rvalid
    D19                                                               r  s_axi_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_wready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.413ns (71.514%)  route 0.563ns (28.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.890    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_wready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.091     1.981 r  axi_wready_r_reg/Q
                         net (fo=4, routed)           0.563     2.544    s_axi_wready_OBUF
    H18                  OBUF (Prop_obuf_I_O)         1.322     3.866 r  s_axi_wready_OBUF_inst/O
                         net (fo=0)                   0.000     3.866    s_axi_wready
    H18                                                               r  s_axi_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.441ns (72.746%)  route 0.540ns (27.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.905    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  axi_rdata_r_reg[31]_lopt_replica_18/Q
                         net (fo=1, routed)           0.540     2.545    axi_rdata_r_reg[31]_lopt_replica_18_1
    E22                  OBUF (Prop_obuf_I_O)         1.341     3.886 r  s_axi_rdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.886    s_axi_rdata[31]
    E22                                                               r  s_axi_rdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_17/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.446ns (72.754%)  route 0.541ns (27.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.905    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  axi_rdata_r_reg[31]_lopt_replica_17/Q
                         net (fo=1, routed)           0.541     2.546    axi_rdata_r_reg[31]_lopt_replica_17_1
    C21                  OBUF (Prop_obuf_I_O)         1.346     3.892 r  s_axi_rdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.892    s_axi_rdata[30]
    C21                                                               r  s_axi_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.452ns (72.648%)  route 0.547ns (27.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.905    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  axi_rdata_r_reg[31]_lopt_replica_15/Q
                         net (fo=1, routed)           0.547     2.552    axi_rdata_r_reg[31]_lopt_replica_15_1
    D23                  OBUF (Prop_obuf_I_O)         1.352     3.904 r  s_axi_rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.904    s_axi_rdata[28]
    D23                                                               r  s_axi_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.434ns (69.563%)  route 0.627ns (30.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.905    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  axi_rdata_r_reg[31]_lopt_replica_13/Q
                         net (fo=1, routed)           0.627     2.632    axi_rdata_r_reg[31]_lopt_replica_13_1
    F22                  OBUF (Prop_obuf_I_O)         1.334     3.966 r  s_axi_rdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.966    s_axi_rdata[26]
    F22                                                               r  s_axi_rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_rdata_r_reg[31]_lopt_replica_14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.455ns (69.305%)  route 0.644ns (30.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.905    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  axi_rdata_r_reg[31]_lopt_replica_14/Q
                         net (fo=1, routed)           0.644     2.649    axi_rdata_r_reg[31]_lopt_replica_14_1
    D24                  OBUF (Prop_obuf_I_O)         1.355     4.004 r  s_axi_rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.004    s_axi_rdata[27]
    D24                                                               r  s_axi_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_awvalid
                            (input port)
  Destination:            lidar_enable_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.016ns (27.303%)  route 2.705ns (72.697%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 r  s_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_awvalid
    B26                  IBUF (Prop_ibuf_I_O)         0.910     0.910 r  s_axi_awvalid_IBUF_inst/O
                         net (fo=3, routed)           1.357     2.266    s_axi_awvalid_IBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I2_O)        0.053     2.319 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.722     3.041    imu_enable_reg1
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.053     3.094 r  lidar_enable_reg_i_1/O
                         net (fo=1, routed)           0.626     3.720    lidar_enable_reg3_out
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.338     5.052    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/C

Slack:                    inf
  Source:                 s_axi_awvalid
                            (input port)
  Destination:            imu_enable_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.030ns (28.008%)  route 2.647ns (71.992%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 r  s_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_awvalid
    B26                  IBUF (Prop_ibuf_I_O)         0.910     0.910 r  s_axi_awvalid_IBUF_inst/O
                         net (fo=3, routed)           1.357     2.266    s_axi_awvalid_IBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I2_O)        0.053     2.319 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.722     3.041    imu_enable_reg1
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.067     3.108 r  imu_enable_reg_i_1/O
                         net (fo=1, routed)           0.569     3.677    imu_enable_reg1_out
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.338     5.052    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.968ns (29.592%)  route 2.304ns (70.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.905     3.272    p_0_in
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_12/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.968ns (29.592%)  route 2.304ns (70.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.905     3.272    p_0_in
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_12/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_12/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_13/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.968ns (29.592%)  route 2.304ns (70.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.905     3.272    p_0_in
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_13/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_13/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_14/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.968ns (29.592%)  route 2.304ns (70.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.905     3.272    p_0_in
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_14/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_14/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 0.968ns (29.613%)  route 2.302ns (70.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.902     3.270    p_0_in
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 0.968ns (29.613%)  route 2.302ns (70.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.902     3.270    p_0_in
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_10/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 0.968ns (29.613%)  route 2.302ns (70.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.902     3.270    p_0_in
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_11/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 0.968ns (29.613%)  route 2.302ns (70.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    A24                  IBUF (Prop_ibuf_I_O)         0.915     0.915 f  rst_n_IBUF_inst/O
                         net (fo=4, routed)           1.399     2.314    rst_n_IBUF
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.053     2.367 r  axi_bvalid_r_i_1/O
                         net (fo=28, routed)          0.902     3.270    p_0_in
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_11/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.350     5.064    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_11/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_wvalid
                            (input port)
  Destination:            axi_wready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.178ns (28.079%)  route 0.457ns (71.921%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  s_axi_wvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_wvalid
    B22                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  s_axi_wvalid_IBUF_inst/O
                         net (fo=3, routed)           0.457     0.605    s_axi_wvalid_IBUF
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.030     0.635 r  axi_wready_r_i_1/O
                         net (fo=1, routed)           0.000     0.635    axi_wready_r_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  axi_wready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_wready_r_reg/C

Slack:                    inf
  Source:                 s_axi_wvalid
                            (input port)
  Destination:            axi_bvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.176ns (27.496%)  route 0.465ns (72.504%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  s_axi_wvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_wvalid
    B22                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  s_axi_wvalid_IBUF_inst/O
                         net (fo=3, routed)           0.465     0.613    s_axi_wvalid_IBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I0_O)        0.028     0.641 r  axi_bvalid_r_i_3/O
                         net (fo=3, routed)           0.000     0.641    imu_enable_reg1
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  axi_bvalid_r_reg/C

Slack:                    inf
  Source:                 s_axi_araddr[0]
                            (input port)
  Destination:            axi_rdata_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.181ns (27.995%)  route 0.465ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C24                                               0.000     0.000 r  s_axi_araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_araddr[0]
    C24                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  s_axi_araddr_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.617    s_axi_araddr_IBUF[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.028     0.645 r  axi_rdata_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.645    p_1_out[0]
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[0]/C

Slack:                    inf
  Source:                 s_axi_araddr[0]
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.181ns (27.952%)  route 0.466ns (72.048%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C24                                               0.000     0.000 r  s_axi_araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_araddr[0]
    C24                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  s_axi_araddr_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.618    s_axi_araddr_IBUF[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.028     0.646 r  axi_rdata_r[31]_i_2/O
                         net (fo=23, routed)          0.000     0.646    p_1_out[31]
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_13/C

Slack:                    inf
  Source:                 s_axi_wdata[0]
                            (input port)
  Destination:            lidar_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.166ns (24.681%)  route 0.506ns (75.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D21                                               0.000     0.000 r  s_axi_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_wdata[0]
    D21                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  s_axi_wdata_IBUF[0]_inst/O
                         net (fo=2, routed)           0.506     0.671    s_axi_wdata_IBUF[0]
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  lidar_enable_reg_reg/C

Slack:                    inf
  Source:                 s_axi_wdata[0]
                            (input port)
  Destination:            imu_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.166ns (24.556%)  route 0.509ns (75.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D21                                               0.000     0.000 r  s_axi_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_wdata[0]
    D21                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  s_axi_wdata_IBUF[0]_inst/O
                         net (fo=2, routed)           0.509     0.675    s_axi_wdata_IBUF[0]
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  imu_enable_reg_reg/C

Slack:                    inf
  Source:                 s_axi_araddr[0]
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.181ns (25.036%)  route 0.541ns (74.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C24                                               0.000     0.000 r  s_axi_araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_araddr[0]
    C24                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  s_axi_araddr_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.618    s_axi_araddr_IBUF[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.028     0.646 r  axi_rdata_r[31]_i_2/O
                         net (fo=23, routed)          0.075     0.722    p_1_out[31]
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica/C

Slack:                    inf
  Source:                 s_axi_arvalid
                            (input port)
  Destination:            axi_arready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.195ns (25.109%)  route 0.581ns (74.891%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A23                                               0.000     0.000 r  s_axi_arvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_arvalid
    A23                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_arvalid_IBUF_inst/O
                         net (fo=3, routed)           0.581     0.748    s_axi_arvalid_IBUF
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.028     0.776 r  axi_arready_r_i_1/O
                         net (fo=1, routed)           0.000     0.776    axi_arready_r_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.774     2.362    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  axi_arready_r_reg/C

Slack:                    inf
  Source:                 s_axi_araddr[0]
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.181ns (23.017%)  route 0.604ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C24                                               0.000     0.000 r  s_axi_araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_araddr[0]
    C24                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  s_axi_araddr_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.618    s_axi_araddr_IBUF[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.028     0.646 r  axi_rdata_r[31]_i_2/O
                         net (fo=23, routed)          0.139     0.785    p_1_out[31]
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_10/C

Slack:                    inf
  Source:                 s_axi_araddr[0]
                            (input port)
  Destination:            axi_rdata_r_reg[31]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.181ns (22.974%)  route 0.606ns (77.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C24                                               0.000     0.000 r  s_axi_araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axi_araddr[0]
    C24                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  s_axi_araddr_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.618    s_axi_araddr_IBUF[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.028     0.646 r  axi_rdata_r[31]_i_2/O
                         net (fo=23, routed)          0.140     0.786    p_1_out[31]
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.784     2.372    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  axi_rdata_r_reg[31]_lopt_replica_5/C





