

module bus_t(
    clk,address_o,data_o,request_o,ready_o,rw_o,DMA_o,grant_o ,pull_down
);
    output [31:0] address_o, data_o;
    output request_o, ready_o,rw_o;
    output [7:0] DMA_o, grant_o;
    input pull_down;
    input clk;

    wire [31:0] address,data;
    wire request, ready, r_w;
    wire [7:0] DMA, grant;

    //assign address ={32{pull_down}};
    //assign data ={32{pull_down}};
    assign ready =pull_down;
    assign r_w =pull_down;
   
    assign address_o =address;
    assign data_o = data;
    assign request_o = request;
    assign ready_o = ready;
    assign rw_o = r_w;
    assign DMA_o = DMA;
    assign grant_o = grant;


    bus_control bus_control_0 (DMA,grant, request,ready,clk);
    dummy_slave dummy_slave_a (clk,address,data,request,ready,r_w);
    //dummy_slave_1 dummy_slave_b (clk,address,data,request,ready,r_w);
    dummy_master dummy_master_a (clk,DMA[0],ready, grant[0],address,data,r_w);
    //dummy_master_1 dummy_master_b (clk,DMA[1],ready, grant[1],address,data,r_w);    


endmodule