
IMU_Test2_J.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ac30  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ac30  0040ac30  00012c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000994  20000000  0040ac38  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000294  20000994  0040b5cc  00018994  2**2
                  ALLOC
  4 .stack        00000800  20000c28  0040b860  00018994  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018994  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189bd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000dfb6  00000000  00000000  00018a18  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000026a3  00000000  00000000  000269ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a54  00000000  00000000  00029071  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009a8  00000000  00000000  0002eac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008a0  00000000  00000000  0002f46d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000103f4  00000000  00000000  0002fd0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c80c  00000000  00000000  00040101  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003d6af  00000000  00000000  0004c90d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002648  00000000  00000000  00089fbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001428 	.word	0x20001428
  400004:	00401539 	.word	0x00401539
  400008:	00401535 	.word	0x00401535
  40000c:	00401535 	.word	0x00401535
  400010:	00401535 	.word	0x00401535
  400014:	00401535 	.word	0x00401535
  400018:	00401535 	.word	0x00401535
	...
  40002c:	00401535 	.word	0x00401535
  400030:	00401535 	.word	0x00401535
  400034:	00000000 	.word	0x00000000
  400038:	00401535 	.word	0x00401535
  40003c:	00400ae9 	.word	0x00400ae9
  400040:	00401535 	.word	0x00401535
  400044:	00401535 	.word	0x00401535
  400048:	00401535 	.word	0x00401535
  40004c:	00401535 	.word	0x00401535
  400050:	00401535 	.word	0x00401535
  400054:	00401535 	.word	0x00401535
  400058:	00401535 	.word	0x00401535
  40005c:	00401535 	.word	0x00401535
  400060:	00400d09 	.word	0x00400d09
  400064:	00401535 	.word	0x00401535
  400068:	00401535 	.word	0x00401535
  40006c:	004013e5 	.word	0x004013e5
  400070:	004013f9 	.word	0x004013f9
  400074:	0040140d 	.word	0x0040140d
  400078:	00401535 	.word	0x00401535
  40007c:	00401535 	.word	0x00401535
  400080:	00401535 	.word	0x00401535
  400084:	00401535 	.word	0x00401535
  400088:	00401535 	.word	0x00401535
  40008c:	00401535 	.word	0x00401535
  400090:	00401535 	.word	0x00401535
  400094:	00401535 	.word	0x00401535
  400098:	00401535 	.word	0x00401535
  40009c:	00401535 	.word	0x00401535
  4000a0:	00401535 	.word	0x00401535
  4000a4:	00401535 	.word	0x00401535
  4000a8:	00401535 	.word	0x00401535
  4000ac:	00401535 	.word	0x00401535
  4000b0:	00401535 	.word	0x00401535
  4000b4:	00401535 	.word	0x00401535
  4000b8:	00401535 	.word	0x00401535
  4000bc:	00401535 	.word	0x00401535
  4000c0:	00401535 	.word	0x00401535

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000994 	.word	0x20000994
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040ac38 	.word	0x0040ac38

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040ac38 	.word	0x0040ac38
  40010c:	20000998 	.word	0x20000998
  400110:	0040ac38 	.word	0x0040ac38
  400114:	00000000 	.word	0x00000000

00400118 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40011c:	460c      	mov	r4, r1
  40011e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400120:	b960      	cbnz	r0, 40013c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400122:	2a00      	cmp	r2, #0
  400124:	dd0e      	ble.n	400144 <_read+0x2c>
  400126:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400128:	4e09      	ldr	r6, [pc, #36]	; (400150 <_read+0x38>)
  40012a:	4d0a      	ldr	r5, [pc, #40]	; (400154 <_read+0x3c>)
  40012c:	6830      	ldr	r0, [r6, #0]
  40012e:	4621      	mov	r1, r4
  400130:	682b      	ldr	r3, [r5, #0]
  400132:	4798      	blx	r3
		ptr++;
  400134:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400136:	42bc      	cmp	r4, r7
  400138:	d1f8      	bne.n	40012c <_read+0x14>
  40013a:	e006      	b.n	40014a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40013c:	f04f 30ff 	mov.w	r0, #4294967295
  400140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400144:	2000      	movs	r0, #0
  400146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
	}
	return nChars;
}
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400150:	20000b20 	.word	0x20000b20
  400154:	20000aac 	.word	0x20000aac

00400158 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400158:	4b0f      	ldr	r3, [pc, #60]	; (400198 <twi_set_speed+0x40>)
  40015a:	4299      	cmp	r1, r3
  40015c:	d819      	bhi.n	400192 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40015e:	0049      	lsls	r1, r1, #1
  400160:	fbb2 f2f1 	udiv	r2, r2, r1
  400164:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400166:	2aff      	cmp	r2, #255	; 0xff
  400168:	d907      	bls.n	40017a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40016a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40016c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40016e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400170:	2aff      	cmp	r2, #255	; 0xff
  400172:	d903      	bls.n	40017c <twi_set_speed+0x24>
  400174:	2b07      	cmp	r3, #7
  400176:	d1f9      	bne.n	40016c <twi_set_speed+0x14>
  400178:	e000      	b.n	40017c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40017a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40017c:	0211      	lsls	r1, r2, #8
  40017e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400180:	041b      	lsls	r3, r3, #16
  400182:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400186:	430b      	orrs	r3, r1
  400188:	b2d2      	uxtb	r2, r2
  40018a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40018c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40018e:	2000      	movs	r0, #0
  400190:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400192:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400194:	4770      	bx	lr
  400196:	bf00      	nop
  400198:	00061a80 	.word	0x00061a80

0040019c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40019c:	b538      	push	{r3, r4, r5, lr}
  40019e:	4604      	mov	r4, r0
  4001a0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4001a2:	f04f 33ff 	mov.w	r3, #4294967295
  4001a6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4001a8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4001aa:	2380      	movs	r3, #128	; 0x80
  4001ac:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4001ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4001b0:	2308      	movs	r3, #8
  4001b2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4001b4:	2320      	movs	r3, #32
  4001b6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4001b8:	2304      	movs	r3, #4
  4001ba:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4001bc:	6849      	ldr	r1, [r1, #4]
  4001be:	682a      	ldr	r2, [r5, #0]
  4001c0:	4b05      	ldr	r3, [pc, #20]	; (4001d8 <twi_master_init+0x3c>)
  4001c2:	4798      	blx	r3
  4001c4:	2801      	cmp	r0, #1
  4001c6:	bf14      	ite	ne
  4001c8:	2000      	movne	r0, #0
  4001ca:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4001cc:	7a6b      	ldrb	r3, [r5, #9]
  4001ce:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4001d0:	bf04      	itt	eq
  4001d2:	2340      	moveq	r3, #64	; 0x40
  4001d4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4001d6:	bd38      	pop	{r3, r4, r5, pc}
  4001d8:	00400159 	.word	0x00400159

004001dc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4001dc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4001e0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4001e2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4001e4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d049      	beq.n	40027e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4001ea:	2200      	movs	r2, #0
  4001ec:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4001ee:	6848      	ldr	r0, [r1, #4]
  4001f0:	0200      	lsls	r0, r0, #8
  4001f2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4001f6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4001fa:	7c0d      	ldrb	r5, [r1, #16]
  4001fc:	042d      	lsls	r5, r5, #16
  4001fe:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  400202:	4328      	orrs	r0, r5
  400204:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400206:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400208:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40020a:	b15a      	cbz	r2, 400224 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  40020c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  40020e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  400210:	bfc4      	itt	gt
  400212:	784d      	ldrbgt	r5, [r1, #1]
  400214:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  400218:	2a02      	cmp	r2, #2
  40021a:	dd04      	ble.n	400226 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  40021c:	788a      	ldrb	r2, [r1, #2]
  40021e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  400222:	e000      	b.n	400226 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400224:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400226:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400228:	2b01      	cmp	r3, #1
  40022a:	d104      	bne.n	400236 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40022c:	2203      	movs	r2, #3
  40022e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  400230:	f04f 0c01 	mov.w	ip, #1
  400234:	e02b      	b.n	40028e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400236:	2201      	movs	r2, #1
  400238:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  40023a:	f04f 0c00 	mov.w	ip, #0
  40023e:	e026      	b.n	40028e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400240:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400242:	f411 7f80 	tst.w	r1, #256	; 0x100
  400246:	d11c      	bne.n	400282 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400248:	1e55      	subs	r5, r2, #1
  40024a:	b1e2      	cbz	r2, 400286 <twi_master_read+0xaa>
  40024c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40024e:	2b01      	cmp	r3, #1
  400250:	d105      	bne.n	40025e <twi_master_read+0x82>
  400252:	f1bc 0f00 	cmp.w	ip, #0
  400256:	d102      	bne.n	40025e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400258:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40025c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40025e:	f011 0f02 	tst.w	r1, #2
  400262:	d004      	beq.n	40026e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400264:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400266:	7032      	strb	r2, [r6, #0]

		cnt--;
  400268:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40026a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40026c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40026e:	2b00      	cmp	r3, #0
  400270:	d1e6      	bne.n	400240 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400272:	6a23      	ldr	r3, [r4, #32]
  400274:	f013 0f01 	tst.w	r3, #1
  400278:	d0fb      	beq.n	400272 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40027a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40027c:	e014      	b.n	4002a8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40027e:	2001      	movs	r0, #1
  400280:	e012      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400282:	2005      	movs	r0, #5
  400284:	e010      	b.n	4002a8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400286:	2009      	movs	r0, #9
  400288:	e00e      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40028a:	2005      	movs	r0, #5
  40028c:	e00c      	b.n	4002a8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40028e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400290:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400294:	d1f9      	bne.n	40028a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400296:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40029a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40029e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4002a2:	f643 2798 	movw	r7, #15000	; 0x3a98
  4002a6:	e7d2      	b.n	40024e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4002a8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4002ac:	4770      	bx	lr
  4002ae:	bf00      	nop

004002b0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4002b0:	b470      	push	{r4, r5, r6}
  4002b2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4002b4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4002b6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4002b8:	2a00      	cmp	r2, #0
  4002ba:	d03f      	beq.n	40033c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4002bc:	2400      	movs	r4, #0
  4002be:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002c0:	7c0e      	ldrb	r6, [r1, #16]
  4002c2:	0436      	lsls	r6, r6, #16
  4002c4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4002c8:	684d      	ldr	r5, [r1, #4]
  4002ca:	022d      	lsls	r5, r5, #8
  4002cc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002d0:	4335      	orrs	r5, r6
  4002d2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4002d4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4002d8:	b15c      	cbz	r4, 4002f2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4002da:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4002dc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4002de:	bfc4      	itt	gt
  4002e0:	784e      	ldrbgt	r6, [r1, #1]
  4002e2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  4002e6:	2c02      	cmp	r4, #2
  4002e8:	dd04      	ble.n	4002f4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4002ea:	7889      	ldrb	r1, [r1, #2]
  4002ec:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4002f0:	e000      	b.n	4002f4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4002f2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002f4:	60dd      	str	r5, [r3, #12]
  4002f6:	e00b      	b.n	400310 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002f8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4002fa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4002fe:	d11f      	bne.n	400340 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400300:	f011 0f04 	tst.w	r1, #4
  400304:	d0f8      	beq.n	4002f8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400306:	f810 1b01 	ldrb.w	r1, [r0], #1
  40030a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  40030c:	3a01      	subs	r2, #1
  40030e:	d007      	beq.n	400320 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400310:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400312:	f411 7f80 	tst.w	r1, #256	; 0x100
  400316:	d115      	bne.n	400344 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400318:	f011 0f04 	tst.w	r1, #4
  40031c:	d1f3      	bne.n	400306 <twi_master_write+0x56>
  40031e:	e7eb      	b.n	4002f8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400320:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400322:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400326:	d10f      	bne.n	400348 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400328:	f012 0f04 	tst.w	r2, #4
  40032c:	d0f8      	beq.n	400320 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40032e:	2202      	movs	r2, #2
  400330:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400332:	6a1a      	ldr	r2, [r3, #32]
  400334:	f012 0f01 	tst.w	r2, #1
  400338:	d0fb      	beq.n	400332 <twi_master_write+0x82>
  40033a:	e006      	b.n	40034a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40033c:	2001      	movs	r0, #1
  40033e:	e004      	b.n	40034a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400340:	2005      	movs	r0, #5
  400342:	e002      	b.n	40034a <twi_master_write+0x9a>
  400344:	2005      	movs	r0, #5
  400346:	e000      	b.n	40034a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400348:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40034a:	bc70      	pop	{r4, r5, r6}
  40034c:	4770      	bx	lr
  40034e:	bf00      	nop

00400350 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400350:	6943      	ldr	r3, [r0, #20]
  400352:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400356:	bf1d      	ittte	ne
  400358:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40035c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40035e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400360:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400362:	4770      	bx	lr

00400364 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400364:	6943      	ldr	r3, [r0, #20]
  400366:	f013 0f01 	tst.w	r3, #1
  40036a:	d005      	beq.n	400378 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40036c:	6983      	ldr	r3, [r0, #24]
  40036e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400372:	600b      	str	r3, [r1, #0]

	return 0;
  400374:	2000      	movs	r0, #0
  400376:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400378:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40037a:	4770      	bx	lr

0040037c <twi_init>:

#include <asf.h>
#include <math.h>
#include "IMU.h"

uint8_t twi_init(void){
  40037c:	b510      	push	{r4, lr}
  40037e:	b084      	sub	sp, #16
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400380:	2003      	movs	r0, #3
  400382:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400386:	4c0b      	ldr	r4, [pc, #44]	; (4003b4 <twi_init+0x38>)
  400388:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40038a:	2004      	movs	r0, #4
  40038c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400390:	47a0      	blx	r4
	twi_options_t opt_twi;
	
	pmc_enable_periph_clk(ID_TWI0);	
  400392:	2013      	movs	r0, #19
  400394:	4b08      	ldr	r3, [pc, #32]	; (4003b8 <twi_init+0x3c>)
  400396:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <twi_init+0x40>)
  40039a:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <twi_init+0x44>)
  40039e:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  4003a0:	2300      	movs	r3, #0
  4003a2:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(TWI0, &opt_twi);
  4003a6:	4807      	ldr	r0, [pc, #28]	; (4003c4 <twi_init+0x48>)
  4003a8:	a901      	add	r1, sp, #4
  4003aa:	4b07      	ldr	r3, [pc, #28]	; (4003c8 <twi_init+0x4c>)
  4003ac:	4798      	blx	r3
	
	return twi_status;
}
  4003ae:	b2c0      	uxtb	r0, r0
  4003b0:	b004      	add	sp, #16
  4003b2:	bd10      	pop	{r4, pc}
  4003b4:	00401151 	.word	0x00401151
  4003b8:	00401509 	.word	0x00401509
  4003bc:	02dc6c00 	.word	0x02dc6c00
  4003c0:	00061a80 	.word	0x00061a80
  4003c4:	40018000 	.word	0x40018000
  4003c8:	0040019d 	.word	0x0040019d

004003cc <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  4003cc:	b500      	push	{lr}
  4003ce:	b089      	sub	sp, #36	; 0x24
  4003d0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  4003d4:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  4003d8:	2301      	movs	r3, #1
  4003da:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  4003dc:	f10d 0107 	add.w	r1, sp, #7
  4003e0:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  4003e2:	9306      	str	r3, [sp, #24]
	tx.chip			=	addr;
  4003e4:	f88d 201c 	strb.w	r2, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  4003e8:	4803      	ldr	r0, [pc, #12]	; (4003f8 <adxl_write+0x2c>)
  4003ea:	a903      	add	r1, sp, #12
  4003ec:	4b03      	ldr	r3, [pc, #12]	; (4003fc <adxl_write+0x30>)
  4003ee:	4798      	blx	r3
}
  4003f0:	b009      	add	sp, #36	; 0x24
  4003f2:	f85d fb04 	ldr.w	pc, [sp], #4
  4003f6:	bf00      	nop
  4003f8:	40018000 	.word	0x40018000
  4003fc:	004002b1 	.word	0x004002b1

00400400 <adxl_init>:
	
	return twi_status;
}

void adxl_init(void) 
{
  400400:	b510      	push	{r4, lr}
	//Low Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_LOW);	//16-bit, 13-bit mode
  400402:	2031      	movs	r0, #49	; 0x31
  400404:	210b      	movs	r1, #11
  400406:	2253      	movs	r2, #83	; 0x53
  400408:	4c0b      	ldr	r4, [pc, #44]	; (400438 <adxl_init+0x38>)
  40040a:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_LOW);		//Sample rate = 3200Hz = 0,3125ms LPF = 1600Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_LOW);		//Sample rate = 800Hz = 1,25ms LPF = 400Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_LOW);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_LOW);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  40040c:	202c      	movs	r0, #44	; 0x2c
  40040e:	2109      	movs	r1, #9
  400410:	2253      	movs	r2, #83	; 0x53
  400412:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_LOW);		//Start Measurement
  400414:	202d      	movs	r0, #45	; 0x2d
  400416:	2108      	movs	r1, #8
  400418:	2253      	movs	r2, #83	; 0x53
  40041a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13,ADXL_ADDR_LOW);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_LOW);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/
	
	//High Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_HIGH);	//16-bit, 13-bit mode
  40041c:	2031      	movs	r0, #49	; 0x31
  40041e:	210b      	movs	r1, #11
  400420:	221d      	movs	r2, #29
  400422:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_HIGH);		//Sample rate = 3200Hz = 0,3125ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_HIGH);		//Sample rate = 800Hz = 1,25ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_HIGH);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_HIGH);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  400424:	202c      	movs	r0, #44	; 0x2c
  400426:	2109      	movs	r1, #9
  400428:	2253      	movs	r2, #83	; 0x53
  40042a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement
  40042c:	202d      	movs	r0, #45	; 0x2d
  40042e:	2108      	movs	r1, #8
  400430:	221d      	movs	r2, #29
  400432:	47a0      	blx	r4
  400434:	bd10      	pop	{r4, pc}
  400436:	bf00      	nop
  400438:	004003cd 	.word	0x004003cd

0040043c <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40043c:	b500      	push	{lr}
  40043e:	b089      	sub	sp, #36	; 0x24
  400440:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400444:	2300      	movs	r3, #0
  400446:	9303      	str	r3, [sp, #12]
  400448:	9307      	str	r3, [sp, #28]
  40044a:	f88d 000c 	strb.w	r0, [sp, #12]
  40044e:	2301      	movs	r3, #1
  400450:	9304      	str	r3, [sp, #16]
  400452:	f10d 0107 	add.w	r1, sp, #7
  400456:	9105      	str	r1, [sp, #20]
  400458:	9306      	str	r3, [sp, #24]
  40045a:	f88d 201c 	strb.w	r2, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_write(TWI0, &tx);
  40045e:	4803      	ldr	r0, [pc, #12]	; (40046c <itg_write+0x30>)
  400460:	a903      	add	r1, sp, #12
  400462:	4b03      	ldr	r3, [pc, #12]	; (400470 <itg_write+0x34>)
  400464:	4798      	blx	r3
}
  400466:	b009      	add	sp, #36	; 0x24
  400468:	f85d fb04 	ldr.w	pc, [sp], #4
  40046c:	40018000 	.word	0x40018000
  400470:	004002b1 	.word	0x004002b1

00400474 <itg_init>:
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_HIGH);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/	
}

void itg_init(void)
{
  400474:	b510      	push	{r4, lr}
	//Low Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
  400476:	2016      	movs	r0, #22
  400478:	211e      	movs	r1, #30
  40047a:	2268      	movs	r2, #104	; 0x68
  40047c:	4c0f      	ldr	r4, [pc, #60]	; (4004bc <itg_init+0x48>)
  40047e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_LOW);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400480:	2015      	movs	r0, #21
  400482:	2100      	movs	r1, #0
  400484:	2268      	movs	r2, #104	; 0x68
  400486:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_LOW);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400488:	2017      	movs	r0, #23
  40048a:	2111      	movs	r1, #17
  40048c:	2268      	movs	r2, #104	; 0x68
  40048e:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_LOW);	//Clock Source: Internal Oscillator
  400490:	203e      	movs	r0, #62	; 0x3e
  400492:	2100      	movs	r1, #0
  400494:	2268      	movs	r2, #104	; 0x68
  400496:	47a0      	blx	r4
	
	//High Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
  400498:	2016      	movs	r0, #22
  40049a:	211e      	movs	r1, #30
  40049c:	2269      	movs	r2, #105	; 0x69
  40049e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_HIGH);//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4004a0:	2015      	movs	r0, #21
  4004a2:	2100      	movs	r1, #0
  4004a4:	2269      	movs	r2, #105	; 0x69
  4004a6:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_HIGH);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  4004a8:	2017      	movs	r0, #23
  4004aa:	2111      	movs	r1, #17
  4004ac:	2269      	movs	r2, #105	; 0x69
  4004ae:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_HIGH);	//Clock Source: Internal Oscillator
  4004b0:	203e      	movs	r0, #62	; 0x3e
  4004b2:	2100      	movs	r1, #0
  4004b4:	2269      	movs	r2, #105	; 0x69
  4004b6:	47a0      	blx	r4
  4004b8:	bd10      	pop	{r4, pc}
  4004ba:	bf00      	nop
  4004bc:	0040043d 	.word	0x0040043d

004004c0 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  4004c0:	b500      	push	{lr}
  4004c2:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  4004c4:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  4004c8:	2001      	movs	r0, #1
  4004ca:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  4004cc:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  4004ce:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  4004d0:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  4004d4:	4803      	ldr	r0, [pc, #12]	; (4004e4 <adxl_multiplereads+0x24>)
  4004d6:	a901      	add	r1, sp, #4
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <adxl_multiplereads+0x28>)
  4004da:	4798      	blx	r3
}
  4004dc:	b007      	add	sp, #28
  4004de:	f85d fb04 	ldr.w	pc, [sp], #4
  4004e2:	bf00      	nop
  4004e4:	40018000 	.word	0x40018000
  4004e8:	004001dd 	.word	0x004001dd
  4004ec:	00000000 	.word	0x00000000

004004f0 <angleXY>:
		value[1] += ITG_OFSTY_LOW;
		value[2] += ITG_OFSTZ_LOW;
	}
}

uint8_t angleXY (float *value, uint8_t addr){
  4004f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004f4:	4606      	mov	r6, r0
  4004f6:	460c      	mov	r4, r1
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float value_X,value_Y = 0.0;
	
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, addr);
  4004f8:	2032      	movs	r0, #50	; 0x32
  4004fa:	494b      	ldr	r1, [pc, #300]	; (400628 <angleXY+0x138>)
  4004fc:	2204      	movs	r2, #4
  4004fe:	4623      	mov	r3, r4
  400500:	4d4a      	ldr	r5, [pc, #296]	; (40062c <angleXY+0x13c>)
  400502:	47a8      	blx	r5
	if (check != TWI_SUCCESS)
  400504:	b110      	cbz	r0, 40050c <angleXY+0x1c>
		return check;
  400506:	b2c0      	uxtb	r0, r0
  400508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40050c:	4b46      	ldr	r3, [pc, #280]	; (400628 <angleXY+0x138>)
  40050e:	785b      	ldrb	r3, [r3, #1]
  400510:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400514:	2af0      	cmp	r2, #240	; 0xf0
  400516:	d114      	bne.n	400542 <angleXY+0x52>
		adxl = (buf[1] << 8) | (buf[0]);
  400518:	4a43      	ldr	r2, [pc, #268]	; (400628 <angleXY+0x138>)
  40051a:	7810      	ldrb	r0, [r2, #0]
  40051c:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400520:	4258      	negs	r0, r3
		value_X = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400522:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400526:	4b42      	ldr	r3, [pc, #264]	; (400630 <angleXY+0x140>)
  400528:	4798      	blx	r3
  40052a:	4b42      	ldr	r3, [pc, #264]	; (400634 <angleXY+0x144>)
  40052c:	4798      	blx	r3
  40052e:	a33a      	add	r3, pc, #232	; (adr r3, 400618 <angleXY+0x128>)
  400530:	e9d3 2300 	ldrd	r2, r3, [r3]
  400534:	4d40      	ldr	r5, [pc, #256]	; (400638 <angleXY+0x148>)
  400536:	47a8      	blx	r5
  400538:	4b40      	ldr	r3, [pc, #256]	; (40063c <angleXY+0x14c>)
  40053a:	4798      	blx	r3
  40053c:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  400540:	e00f      	b.n	400562 <angleXY+0x72>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400542:	4a39      	ldr	r2, [pc, #228]	; (400628 <angleXY+0x138>)
  400544:	7810      	ldrb	r0, [r2, #0]
		value_X = (ADXL_SCALE_FACTOR * ((float)adxl));
  400546:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40054a:	4b39      	ldr	r3, [pc, #228]	; (400630 <angleXY+0x140>)
  40054c:	4798      	blx	r3
  40054e:	4b39      	ldr	r3, [pc, #228]	; (400634 <angleXY+0x144>)
  400550:	4798      	blx	r3
  400552:	a331      	add	r3, pc, #196	; (adr r3, 400618 <angleXY+0x128>)
  400554:	e9d3 2300 	ldrd	r2, r3, [r3]
  400558:	4d37      	ldr	r5, [pc, #220]	; (400638 <angleXY+0x148>)
  40055a:	47a8      	blx	r5
  40055c:	4b37      	ldr	r3, [pc, #220]	; (40063c <angleXY+0x14c>)
  40055e:	4798      	blx	r3
  400560:	4607      	mov	r7, r0
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400562:	4b31      	ldr	r3, [pc, #196]	; (400628 <angleXY+0x138>)
  400564:	78db      	ldrb	r3, [r3, #3]
  400566:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40056a:	2af0      	cmp	r2, #240	; 0xf0
  40056c:	d114      	bne.n	400598 <angleXY+0xa8>
		adxl = (buf[3] << 8) | (buf[2]);
  40056e:	4a2e      	ldr	r2, [pc, #184]	; (400628 <angleXY+0x138>)
  400570:	7890      	ldrb	r0, [r2, #2]
  400572:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400576:	4258      	negs	r0, r3
		value_Y = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400578:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40057c:	4b2c      	ldr	r3, [pc, #176]	; (400630 <angleXY+0x140>)
  40057e:	4798      	blx	r3
  400580:	4b2c      	ldr	r3, [pc, #176]	; (400634 <angleXY+0x144>)
  400582:	4798      	blx	r3
  400584:	a324      	add	r3, pc, #144	; (adr r3, 400618 <angleXY+0x128>)
  400586:	e9d3 2300 	ldrd	r2, r3, [r3]
  40058a:	4d2b      	ldr	r5, [pc, #172]	; (400638 <angleXY+0x148>)
  40058c:	47a8      	blx	r5
  40058e:	4b2b      	ldr	r3, [pc, #172]	; (40063c <angleXY+0x14c>)
  400590:	4798      	blx	r3
  400592:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  400596:	e00f      	b.n	4005b8 <angleXY+0xc8>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400598:	4a23      	ldr	r2, [pc, #140]	; (400628 <angleXY+0x138>)
  40059a:	7890      	ldrb	r0, [r2, #2]
		value_Y = (ADXL_SCALE_FACTOR * ((float)adxl));
  40059c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4005a0:	4b23      	ldr	r3, [pc, #140]	; (400630 <angleXY+0x140>)
  4005a2:	4798      	blx	r3
  4005a4:	4b23      	ldr	r3, [pc, #140]	; (400634 <angleXY+0x144>)
  4005a6:	4798      	blx	r3
  4005a8:	a31b      	add	r3, pc, #108	; (adr r3, 400618 <angleXY+0x128>)
  4005aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005ae:	4d22      	ldr	r5, [pc, #136]	; (400638 <angleXY+0x148>)
  4005b0:	47a8      	blx	r5
  4005b2:	4b22      	ldr	r3, [pc, #136]	; (40063c <angleXY+0x14c>)
  4005b4:	4798      	blx	r3
  4005b6:	4605      	mov	r5, r0
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  4005b8:	2c1d      	cmp	r4, #29
  4005ba:	d10a      	bne.n	4005d2 <angleXY+0xe2>
		value_X = value_X + ADXL_OFSTX_HIGH;
  4005bc:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400654 <angleXY+0x164>
  4005c0:	4638      	mov	r0, r7
  4005c2:	491f      	ldr	r1, [pc, #124]	; (400640 <angleXY+0x150>)
  4005c4:	47c0      	blx	r8
  4005c6:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_HIGH;
  4005c8:	4628      	mov	r0, r5
  4005ca:	491e      	ldr	r1, [pc, #120]	; (400644 <angleXY+0x154>)
  4005cc:	47c0      	blx	r8
  4005ce:	4601      	mov	r1, r0
  4005d0:	e00b      	b.n	4005ea <angleXY+0xfa>
	}
	else if (addr == ADXL_ADDR_LOW){
  4005d2:	2c53      	cmp	r4, #83	; 0x53
  4005d4:	d11c      	bne.n	400610 <angleXY+0x120>
		value_X = value_X + ADXL_OFSTX_LOW;
  4005d6:	4638      	mov	r0, r7
  4005d8:	491b      	ldr	r1, [pc, #108]	; (400648 <angleXY+0x158>)
  4005da:	4b1c      	ldr	r3, [pc, #112]	; (40064c <angleXY+0x15c>)
  4005dc:	4798      	blx	r3
  4005de:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_LOW;
  4005e0:	4628      	mov	r0, r5
  4005e2:	491b      	ldr	r1, [pc, #108]	; (400650 <angleXY+0x160>)
  4005e4:	4b1b      	ldr	r3, [pc, #108]	; (400654 <angleXY+0x164>)
  4005e6:	4798      	blx	r3
  4005e8:	4601      	mov	r1, r0
	}
	else {
		return check;
	}
	
	value_X = - value_X;				//Por conta de Posicionamento do IMU
  4005ea:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
	
	//Calculo do angulo:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
  4005ee:	4b1a      	ldr	r3, [pc, #104]	; (400658 <angleXY+0x168>)
  4005f0:	4798      	blx	r3
  4005f2:	4b1a      	ldr	r3, [pc, #104]	; (40065c <angleXY+0x16c>)
  4005f4:	4798      	blx	r3
  4005f6:	4b0f      	ldr	r3, [pc, #60]	; (400634 <angleXY+0x144>)
  4005f8:	4798      	blx	r3
  4005fa:	a309      	add	r3, pc, #36	; (adr r3, 400620 <angleXY+0x130>)
  4005fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  400600:	4c0d      	ldr	r4, [pc, #52]	; (400638 <angleXY+0x148>)
  400602:	47a0      	blx	r4
  400604:	4b0d      	ldr	r3, [pc, #52]	; (40063c <angleXY+0x14c>)
  400606:	4798      	blx	r3
  400608:	6030      	str	r0, [r6, #0]
	
	return TWI_SUCCESS;
  40060a:	2000      	movs	r0, #0
  40060c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	else if (addr == ADXL_ADDR_LOW){
		value_X = value_X + ADXL_OFSTX_LOW;
		value_Y = value_Y + ADXL_OFSTY_LOW;
	}
	else {
		return check;
  400610:	2000      	movs	r0, #0
	//Calculo do angulo:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
	
	return TWI_SUCCESS;
}
  400612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400616:	bf00      	nop
  400618:	33333333 	.word	0x33333333
  40061c:	400f3333 	.word	0x400f3333
  400620:	1a53b118 	.word	0x1a53b118
  400624:	404ca5dc 	.word	0x404ca5dc
  400628:	200009b4 	.word	0x200009b4
  40062c:	004004c1 	.word	0x004004c1
  400630:	00402be1 	.word	0x00402be1
  400634:	00402509 	.word	0x00402509
  400638:	004025b1 	.word	0x004025b1
  40063c:	004029d5 	.word	0x004029d5
  400640:	43340000 	.word	0x43340000
  400644:	44238000 	.word	0x44238000
  400648:	43960000 	.word	0x43960000
  40064c:	00402a7d 	.word	0x00402a7d
  400650:	43f50000 	.word	0x43f50000
  400654:	00402a81 	.word	0x00402a81
  400658:	00402df9 	.word	0x00402df9
  40065c:	00401e1d 	.word	0x00401e1d

00400660 <init_measure>:
	angle[0] = I0*angle_measure[0] + I1*angle_measure[1] + O1*angle[1];
	
	return check;
}

void init_measure(void){
  400660:	4b04      	ldr	r3, [pc, #16]	; (400674 <init_measure+0x14>)
  400662:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < sizeof(angle_measure); i++){
		angle_measure[i] = 0;
  400666:	2200      	movs	r2, #0
  400668:	f843 2f04 	str.w	r2, [r3, #4]!
	
	return check;
}

void init_measure(void){
	for (uint8_t i = 0; i < sizeof(angle_measure); i++){
  40066c:	428b      	cmp	r3, r1
  40066e:	d1fb      	bne.n	400668 <init_measure+0x8>
		angle_measure[i] = 0;
	}
}
  400670:	4770      	bx	lr
  400672:	bf00      	nop
  400674:	20000aac 	.word	0x20000aac

00400678 <shift_right>:
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400678:	1e4b      	subs	r3, r1, #1
  40067a:	d007      	beq.n	40068c <shift_right+0x14>
  40067c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		vetor[k] = vetor[k-1];
  400680:	f850 2c08 	ldr.w	r2, [r0, #-8]
  400684:	f840 2d04 	str.w	r2, [r0, #-4]!
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400688:	3b01      	subs	r3, #1
  40068a:	d1f9      	bne.n	400680 <shift_right+0x8>
  40068c:	4770      	bx	lr
  40068e:	bf00      	nop

00400690 <angleXY_dynamic>:
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}

uint8_t angleXY_dynamic(float *angle){
  400690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400694:	4606      	mov	r6, r0
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float valueX_high,valueY_high,valueX_low,valueY_low;
	
	//ADDR HIGH:
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_HIGH);
  400696:	2032      	movs	r0, #50	; 0x32
  400698:	4997      	ldr	r1, [pc, #604]	; (4008f8 <angleXY_dynamic+0x268>)
  40069a:	2204      	movs	r2, #4
  40069c:	231d      	movs	r3, #29
  40069e:	4c97      	ldr	r4, [pc, #604]	; (4008fc <angleXY_dynamic+0x26c>)
  4006a0:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  4006a2:	b110      	cbz	r0, 4006aa <angleXY_dynamic+0x1a>
		return check;
  4006a4:	b2c0      	uxtb	r0, r0
  4006a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  4006aa:	4b93      	ldr	r3, [pc, #588]	; (4008f8 <angleXY_dynamic+0x268>)
  4006ac:	785b      	ldrb	r3, [r3, #1]
  4006ae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4006b2:	2af0      	cmp	r2, #240	; 0xf0
  4006b4:	d114      	bne.n	4006e0 <angleXY_dynamic+0x50>
		adxl = (buf[1] << 8) | (buf[0]);
  4006b6:	4a90      	ldr	r2, [pc, #576]	; (4008f8 <angleXY_dynamic+0x268>)
  4006b8:	7810      	ldrb	r0, [r2, #0]
  4006ba:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4006be:	4258      	negs	r0, r3
		valueX_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4006c0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4006c4:	4b8e      	ldr	r3, [pc, #568]	; (400900 <angleXY_dynamic+0x270>)
  4006c6:	4798      	blx	r3
  4006c8:	4b8e      	ldr	r3, [pc, #568]	; (400904 <angleXY_dynamic+0x274>)
  4006ca:	4798      	blx	r3
  4006cc:	a384      	add	r3, pc, #528	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  4006ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006d2:	4c8d      	ldr	r4, [pc, #564]	; (400908 <angleXY_dynamic+0x278>)
  4006d4:	47a0      	blx	r4
  4006d6:	4b8d      	ldr	r3, [pc, #564]	; (40090c <angleXY_dynamic+0x27c>)
  4006d8:	4798      	blx	r3
  4006da:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  4006de:	e00f      	b.n	400700 <angleXY_dynamic+0x70>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4006e0:	4a85      	ldr	r2, [pc, #532]	; (4008f8 <angleXY_dynamic+0x268>)
  4006e2:	7810      	ldrb	r0, [r2, #0]
		valueX_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  4006e4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4006e8:	4b85      	ldr	r3, [pc, #532]	; (400900 <angleXY_dynamic+0x270>)
  4006ea:	4798      	blx	r3
  4006ec:	4b85      	ldr	r3, [pc, #532]	; (400904 <angleXY_dynamic+0x274>)
  4006ee:	4798      	blx	r3
  4006f0:	a37b      	add	r3, pc, #492	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  4006f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006f6:	4c84      	ldr	r4, [pc, #528]	; (400908 <angleXY_dynamic+0x278>)
  4006f8:	47a0      	blx	r4
  4006fa:	4b84      	ldr	r3, [pc, #528]	; (40090c <angleXY_dynamic+0x27c>)
  4006fc:	4798      	blx	r3
  4006fe:	4605      	mov	r5, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400700:	4b7d      	ldr	r3, [pc, #500]	; (4008f8 <angleXY_dynamic+0x268>)
  400702:	78db      	ldrb	r3, [r3, #3]
  400704:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400708:	2af0      	cmp	r2, #240	; 0xf0
  40070a:	d114      	bne.n	400736 <angleXY_dynamic+0xa6>
		adxl = (buf[3] << 8) | (buf[2]);
  40070c:	4a7a      	ldr	r2, [pc, #488]	; (4008f8 <angleXY_dynamic+0x268>)
  40070e:	7890      	ldrb	r0, [r2, #2]
  400710:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400714:	4258      	negs	r0, r3
		valueY_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400716:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40071a:	4b79      	ldr	r3, [pc, #484]	; (400900 <angleXY_dynamic+0x270>)
  40071c:	4798      	blx	r3
  40071e:	4b79      	ldr	r3, [pc, #484]	; (400904 <angleXY_dynamic+0x274>)
  400720:	4798      	blx	r3
  400722:	a36f      	add	r3, pc, #444	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  400724:	e9d3 2300 	ldrd	r2, r3, [r3]
  400728:	4c77      	ldr	r4, [pc, #476]	; (400908 <angleXY_dynamic+0x278>)
  40072a:	47a0      	blx	r4
  40072c:	4b77      	ldr	r3, [pc, #476]	; (40090c <angleXY_dynamic+0x27c>)
  40072e:	4798      	blx	r3
  400730:	f100 4800 	add.w	r8, r0, #2147483648	; 0x80000000
  400734:	e00f      	b.n	400756 <angleXY_dynamic+0xc6>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400736:	4a70      	ldr	r2, [pc, #448]	; (4008f8 <angleXY_dynamic+0x268>)
  400738:	7890      	ldrb	r0, [r2, #2]
		valueY_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  40073a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40073e:	4b70      	ldr	r3, [pc, #448]	; (400900 <angleXY_dynamic+0x270>)
  400740:	4798      	blx	r3
  400742:	4b70      	ldr	r3, [pc, #448]	; (400904 <angleXY_dynamic+0x274>)
  400744:	4798      	blx	r3
  400746:	a366      	add	r3, pc, #408	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  400748:	e9d3 2300 	ldrd	r2, r3, [r3]
  40074c:	4c6e      	ldr	r4, [pc, #440]	; (400908 <angleXY_dynamic+0x278>)
  40074e:	47a0      	blx	r4
  400750:	4b6e      	ldr	r3, [pc, #440]	; (40090c <angleXY_dynamic+0x27c>)
  400752:	4798      	blx	r3
  400754:	4680      	mov	r8, r0
	}
	
	//ADDR LOW:
	check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_LOW);
  400756:	2032      	movs	r0, #50	; 0x32
  400758:	4967      	ldr	r1, [pc, #412]	; (4008f8 <angleXY_dynamic+0x268>)
  40075a:	2204      	movs	r2, #4
  40075c:	2353      	movs	r3, #83	; 0x53
  40075e:	4c67      	ldr	r4, [pc, #412]	; (4008fc <angleXY_dynamic+0x26c>)
  400760:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  400762:	b110      	cbz	r0, 40076a <angleXY_dynamic+0xda>
	return check;
  400764:	b2c0      	uxtb	r0, r0
  400766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40076a:	4b63      	ldr	r3, [pc, #396]	; (4008f8 <angleXY_dynamic+0x268>)
  40076c:	785b      	ldrb	r3, [r3, #1]
  40076e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400772:	2af0      	cmp	r2, #240	; 0xf0
  400774:	d114      	bne.n	4007a0 <angleXY_dynamic+0x110>
		adxl = (buf[1] << 8) | (buf[0]);
  400776:	4a60      	ldr	r2, [pc, #384]	; (4008f8 <angleXY_dynamic+0x268>)
  400778:	7810      	ldrb	r0, [r2, #0]
  40077a:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40077e:	4258      	negs	r0, r3
		valueX_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400780:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400784:	4b5e      	ldr	r3, [pc, #376]	; (400900 <angleXY_dynamic+0x270>)
  400786:	4798      	blx	r3
  400788:	4b5e      	ldr	r3, [pc, #376]	; (400904 <angleXY_dynamic+0x274>)
  40078a:	4798      	blx	r3
  40078c:	a354      	add	r3, pc, #336	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  40078e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400792:	4c5d      	ldr	r4, [pc, #372]	; (400908 <angleXY_dynamic+0x278>)
  400794:	47a0      	blx	r4
  400796:	4b5d      	ldr	r3, [pc, #372]	; (40090c <angleXY_dynamic+0x27c>)
  400798:	4798      	blx	r3
  40079a:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  40079e:	e00f      	b.n	4007c0 <angleXY_dynamic+0x130>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4007a0:	4a55      	ldr	r2, [pc, #340]	; (4008f8 <angleXY_dynamic+0x268>)
  4007a2:	7810      	ldrb	r0, [r2, #0]
		valueX_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  4007a4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007a8:	4b55      	ldr	r3, [pc, #340]	; (400900 <angleXY_dynamic+0x270>)
  4007aa:	4798      	blx	r3
  4007ac:	4b55      	ldr	r3, [pc, #340]	; (400904 <angleXY_dynamic+0x274>)
  4007ae:	4798      	blx	r3
  4007b0:	a34b      	add	r3, pc, #300	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  4007b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007b6:	4c54      	ldr	r4, [pc, #336]	; (400908 <angleXY_dynamic+0x278>)
  4007b8:	47a0      	blx	r4
  4007ba:	4b54      	ldr	r3, [pc, #336]	; (40090c <angleXY_dynamic+0x27c>)
  4007bc:	4798      	blx	r3
  4007be:	4607      	mov	r7, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4007c0:	4b4d      	ldr	r3, [pc, #308]	; (4008f8 <angleXY_dynamic+0x268>)
  4007c2:	78db      	ldrb	r3, [r3, #3]
  4007c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4007c8:	2af0      	cmp	r2, #240	; 0xf0
  4007ca:	d114      	bne.n	4007f6 <angleXY_dynamic+0x166>
		adxl = (buf[3] << 8) | (buf[2]);
  4007cc:	4a4a      	ldr	r2, [pc, #296]	; (4008f8 <angleXY_dynamic+0x268>)
  4007ce:	7890      	ldrb	r0, [r2, #2]
  4007d0:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4007d4:	4258      	negs	r0, r3
		valueY_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4007d6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4007da:	4b49      	ldr	r3, [pc, #292]	; (400900 <angleXY_dynamic+0x270>)
  4007dc:	4798      	blx	r3
  4007de:	4b49      	ldr	r3, [pc, #292]	; (400904 <angleXY_dynamic+0x274>)
  4007e0:	4798      	blx	r3
  4007e2:	a33f      	add	r3, pc, #252	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  4007e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007e8:	4c47      	ldr	r4, [pc, #284]	; (400908 <angleXY_dynamic+0x278>)
  4007ea:	47a0      	blx	r4
  4007ec:	4b47      	ldr	r3, [pc, #284]	; (40090c <angleXY_dynamic+0x27c>)
  4007ee:	4798      	blx	r3
  4007f0:	f100 4a00 	add.w	sl, r0, #2147483648	; 0x80000000
  4007f4:	e00f      	b.n	400816 <angleXY_dynamic+0x186>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4007f6:	4a40      	ldr	r2, [pc, #256]	; (4008f8 <angleXY_dynamic+0x268>)
  4007f8:	7890      	ldrb	r0, [r2, #2]
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  4007fa:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007fe:	4b40      	ldr	r3, [pc, #256]	; (400900 <angleXY_dynamic+0x270>)
  400800:	4798      	blx	r3
  400802:	4b40      	ldr	r3, [pc, #256]	; (400904 <angleXY_dynamic+0x274>)
  400804:	4798      	blx	r3
  400806:	a336      	add	r3, pc, #216	; (adr r3, 4008e0 <angleXY_dynamic+0x250>)
  400808:	e9d3 2300 	ldrd	r2, r3, [r3]
  40080c:	4c3e      	ldr	r4, [pc, #248]	; (400908 <angleXY_dynamic+0x278>)
  40080e:	47a0      	blx	r4
  400810:	4b3e      	ldr	r3, [pc, #248]	; (40090c <angleXY_dynamic+0x27c>)
  400812:	4798      	blx	r3
  400814:	4682      	mov	sl, r0
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
  400816:	4c3e      	ldr	r4, [pc, #248]	; (400910 <angleXY_dynamic+0x280>)
  400818:	4628      	mov	r0, r5
  40081a:	493e      	ldr	r1, [pc, #248]	; (400914 <angleXY_dynamic+0x284>)
  40081c:	47a0      	blx	r4
  40081e:	4681      	mov	r9, r0
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
  400820:	4d3d      	ldr	r5, [pc, #244]	; (400918 <angleXY_dynamic+0x288>)
  400822:	4638      	mov	r0, r7
  400824:	493d      	ldr	r1, [pc, #244]	; (40091c <angleXY_dynamic+0x28c>)
  400826:	47a8      	blx	r5
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
  400828:	4f3d      	ldr	r7, [pc, #244]	; (400920 <angleXY_dynamic+0x290>)
  40082a:	493e      	ldr	r1, [pc, #248]	; (400924 <angleXY_dynamic+0x294>)
  40082c:	47b8      	blx	r7
  40082e:	4601      	mov	r1, r0
  400830:	4648      	mov	r0, r9
  400832:	47a8      	blx	r5
  400834:	4681      	mov	r9, r0
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
  400836:	4640      	mov	r0, r8
  400838:	493b      	ldr	r1, [pc, #236]	; (400928 <angleXY_dynamic+0x298>)
  40083a:	47a0      	blx	r4
  40083c:	4680      	mov	r8, r0
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
  40083e:	4650      	mov	r0, sl
  400840:	493a      	ldr	r1, [pc, #232]	; (40092c <angleXY_dynamic+0x29c>)
  400842:	47a0      	blx	r4
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
	my = valueY_high - U*(valueY_low);
  400844:	4937      	ldr	r1, [pc, #220]	; (400924 <angleXY_dynamic+0x294>)
  400846:	47b8      	blx	r7
  400848:	4601      	mov	r1, r0
  40084a:	4640      	mov	r0, r8
  40084c:	47a8      	blx	r5
  40084e:	4607      	mov	r7, r0
	
	shift_right(&angle_measure, SIZE_ANGLE);
  400850:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 40093c <angleXY_dynamic+0x2ac>
  400854:	4650      	mov	r0, sl
  400856:	2102      	movs	r1, #2
  400858:	4d35      	ldr	r5, [pc, #212]	; (400930 <angleXY_dynamic+0x2a0>)
  40085a:	47a8      	blx	r5
	shift_right(angle, SIZE_ANGLE);
  40085c:	4630      	mov	r0, r6
  40085e:	2102      	movs	r1, #2
  400860:	47a8      	blx	r5
	angle_measure[0] = atanf(-mx/my) * (180.0/PI);
  400862:	f109 4000 	add.w	r0, r9, #2147483648	; 0x80000000
  400866:	4639      	mov	r1, r7
  400868:	4b32      	ldr	r3, [pc, #200]	; (400934 <angleXY_dynamic+0x2a4>)
  40086a:	4798      	blx	r3
  40086c:	4b32      	ldr	r3, [pc, #200]	; (400938 <angleXY_dynamic+0x2a8>)
  40086e:	4798      	blx	r3
  400870:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400904 <angleXY_dynamic+0x274>
  400874:	47c0      	blx	r8
  400876:	4f24      	ldr	r7, [pc, #144]	; (400908 <angleXY_dynamic+0x278>)
  400878:	a31b      	add	r3, pc, #108	; (adr r3, 4008e8 <angleXY_dynamic+0x258>)
  40087a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40087e:	47b8      	blx	r7
  400880:	f8df 9088 	ldr.w	r9, [pc, #136]	; 40090c <angleXY_dynamic+0x27c>
  400884:	47c8      	blx	r9
	angle_measure[0] = angle_measure[0] + 1;
  400886:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40088a:	47a0      	blx	r4
  40088c:	f8ca 0000 	str.w	r0, [sl]
	angle[0] = I0*angle_measure[0] + I1*angle_measure[1] + O1*angle[1];
  400890:	47c0      	blx	r8
  400892:	a317      	add	r3, pc, #92	; (adr r3, 4008f0 <angleXY_dynamic+0x260>)
  400894:	e9d3 2300 	ldrd	r2, r3, [r3]
  400898:	47b8      	blx	r7
  40089a:	4604      	mov	r4, r0
  40089c:	460d      	mov	r5, r1
  40089e:	f8da 0004 	ldr.w	r0, [sl, #4]
  4008a2:	47c0      	blx	r8
  4008a4:	a312      	add	r3, pc, #72	; (adr r3, 4008f0 <angleXY_dynamic+0x260>)
  4008a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008aa:	47b8      	blx	r7
  4008ac:	4602      	mov	r2, r0
  4008ae:	460b      	mov	r3, r1
  4008b0:	f8df a08c 	ldr.w	sl, [pc, #140]	; 400940 <angleXY_dynamic+0x2b0>
  4008b4:	4620      	mov	r0, r4
  4008b6:	4629      	mov	r1, r5
  4008b8:	47d0      	blx	sl
  4008ba:	4604      	mov	r4, r0
  4008bc:	460d      	mov	r5, r1
  4008be:	6870      	ldr	r0, [r6, #4]
  4008c0:	47c0      	blx	r8
  4008c2:	a30b      	add	r3, pc, #44	; (adr r3, 4008f0 <angleXY_dynamic+0x260>)
  4008c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008c8:	47b8      	blx	r7
  4008ca:	4602      	mov	r2, r0
  4008cc:	460b      	mov	r3, r1
  4008ce:	4620      	mov	r0, r4
  4008d0:	4629      	mov	r1, r5
  4008d2:	47d0      	blx	sl
  4008d4:	47c8      	blx	r9
  4008d6:	6030      	str	r0, [r6, #0]
	
	return check;
  4008d8:	2000      	movs	r0, #0
}
  4008da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4008de:	bf00      	nop
  4008e0:	33333333 	.word	0x33333333
  4008e4:	400f3333 	.word	0x400f3333
  4008e8:	1a53b118 	.word	0x1a53b118
  4008ec:	404ca5dc 	.word	0x404ca5dc
  4008f0:	4e3bcd36 	.word	0x4e3bcd36
  4008f4:	3fbc91d1 	.word	0x3fbc91d1
  4008f8:	200009b0 	.word	0x200009b0
  4008fc:	004004c1 	.word	0x004004c1
  400900:	00402be1 	.word	0x00402be1
  400904:	00402509 	.word	0x00402509
  400908:	004025b1 	.word	0x004025b1
  40090c:	004029d5 	.word	0x004029d5
  400910:	00402a81 	.word	0x00402a81
  400914:	43340000 	.word	0x43340000
  400918:	00402a7d 	.word	0x00402a7d
  40091c:	43960000 	.word	0x43960000
  400920:	00402c91 	.word	0x00402c91
  400924:	40345d17 	.word	0x40345d17
  400928:	44238000 	.word	0x44238000
  40092c:	43f50000 	.word	0x43f50000
  400930:	00400679 	.word	0x00400679
  400934:	00402df9 	.word	0x00402df9
  400938:	00401be9 	.word	0x00401be9
  40093c:	20000ab0 	.word	0x20000ab0
  400940:	0040224d 	.word	0x0040224d
  400944:	f3af 8000 	nop.w

00400948 <get_all_acel_value>:
	for (uint32_t k = (size-1); k > 0; k-- ){
		vetor[k] = vetor[k-1];
	}
}

void get_all_acel_value(float *value, uint8_t addr){
  400948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40094a:	4604      	mov	r4, r0
  40094c:	460d      	mov	r5, r1
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6, addr);
  40094e:	4e58      	ldr	r6, [pc, #352]	; (400ab0 <get_all_acel_value+0x168>)
  400950:	2032      	movs	r0, #50	; 0x32
  400952:	4631      	mov	r1, r6
  400954:	2206      	movs	r2, #6
  400956:	462b      	mov	r3, r5
  400958:	4f56      	ldr	r7, [pc, #344]	; (400ab4 <get_all_acel_value+0x16c>)
  40095a:	47b8      	blx	r7
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40095c:	7873      	ldrb	r3, [r6, #1]
  40095e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400962:	2af0      	cmp	r2, #240	; 0xf0
  400964:	d114      	bne.n	400990 <get_all_acel_value+0x48>
		adxl = (buf[1] << 8) | (buf[0]);
  400966:	7830      	ldrb	r0, [r6, #0]
  400968:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40096c:	4258      	negs	r0, r3
		value[0] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  40096e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400972:	4b51      	ldr	r3, [pc, #324]	; (400ab8 <get_all_acel_value+0x170>)
  400974:	4798      	blx	r3
  400976:	4b51      	ldr	r3, [pc, #324]	; (400abc <get_all_acel_value+0x174>)
  400978:	4798      	blx	r3
  40097a:	a34b      	add	r3, pc, #300	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  40097c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400980:	4e4f      	ldr	r6, [pc, #316]	; (400ac0 <get_all_acel_value+0x178>)
  400982:	47b0      	blx	r6
  400984:	4b4f      	ldr	r3, [pc, #316]	; (400ac4 <get_all_acel_value+0x17c>)
  400986:	4798      	blx	r3
  400988:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40098c:	6020      	str	r0, [r4, #0]
  40098e:	e00f      	b.n	4009b0 <get_all_acel_value+0x68>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400990:	4a47      	ldr	r2, [pc, #284]	; (400ab0 <get_all_acel_value+0x168>)
  400992:	7810      	ldrb	r0, [r2, #0]
		value[0] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400994:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400998:	4b47      	ldr	r3, [pc, #284]	; (400ab8 <get_all_acel_value+0x170>)
  40099a:	4798      	blx	r3
  40099c:	4b47      	ldr	r3, [pc, #284]	; (400abc <get_all_acel_value+0x174>)
  40099e:	4798      	blx	r3
  4009a0:	a341      	add	r3, pc, #260	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  4009a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009a6:	4e46      	ldr	r6, [pc, #280]	; (400ac0 <get_all_acel_value+0x178>)
  4009a8:	47b0      	blx	r6
  4009aa:	4b46      	ldr	r3, [pc, #280]	; (400ac4 <get_all_acel_value+0x17c>)
  4009ac:	4798      	blx	r3
  4009ae:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4009b0:	4b3f      	ldr	r3, [pc, #252]	; (400ab0 <get_all_acel_value+0x168>)
  4009b2:	78db      	ldrb	r3, [r3, #3]
  4009b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4009b8:	2af0      	cmp	r2, #240	; 0xf0
  4009ba:	d115      	bne.n	4009e8 <get_all_acel_value+0xa0>
		adxl = (buf[3] << 8) | (buf[2]);
  4009bc:	4a3c      	ldr	r2, [pc, #240]	; (400ab0 <get_all_acel_value+0x168>)
  4009be:	7890      	ldrb	r0, [r2, #2]
  4009c0:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4009c4:	4258      	negs	r0, r3
		value[1] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4009c6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4009ca:	4b3b      	ldr	r3, [pc, #236]	; (400ab8 <get_all_acel_value+0x170>)
  4009cc:	4798      	blx	r3
  4009ce:	4b3b      	ldr	r3, [pc, #236]	; (400abc <get_all_acel_value+0x174>)
  4009d0:	4798      	blx	r3
  4009d2:	a335      	add	r3, pc, #212	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  4009d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009d8:	4e39      	ldr	r6, [pc, #228]	; (400ac0 <get_all_acel_value+0x178>)
  4009da:	47b0      	blx	r6
  4009dc:	4b39      	ldr	r3, [pc, #228]	; (400ac4 <get_all_acel_value+0x17c>)
  4009de:	4798      	blx	r3
  4009e0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4009e4:	6060      	str	r0, [r4, #4]
  4009e6:	e00f      	b.n	400a08 <get_all_acel_value+0xc0>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4009e8:	4a31      	ldr	r2, [pc, #196]	; (400ab0 <get_all_acel_value+0x168>)
  4009ea:	7890      	ldrb	r0, [r2, #2]
		value[1] = (ADXL_SCALE_FACTOR * ((float)adxl));
  4009ec:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4009f0:	4b31      	ldr	r3, [pc, #196]	; (400ab8 <get_all_acel_value+0x170>)
  4009f2:	4798      	blx	r3
  4009f4:	4b31      	ldr	r3, [pc, #196]	; (400abc <get_all_acel_value+0x174>)
  4009f6:	4798      	blx	r3
  4009f8:	a32b      	add	r3, pc, #172	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  4009fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009fe:	4e30      	ldr	r6, [pc, #192]	; (400ac0 <get_all_acel_value+0x178>)
  400a00:	47b0      	blx	r6
  400a02:	4b30      	ldr	r3, [pc, #192]	; (400ac4 <get_all_acel_value+0x17c>)
  400a04:	4798      	blx	r3
  400a06:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  400a08:	4b29      	ldr	r3, [pc, #164]	; (400ab0 <get_all_acel_value+0x168>)
  400a0a:	795b      	ldrb	r3, [r3, #5]
  400a0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400a10:	2af0      	cmp	r2, #240	; 0xf0
  400a12:	d115      	bne.n	400a40 <get_all_acel_value+0xf8>
		adxl = (buf[5] << 8) | (buf[4]);
  400a14:	4a26      	ldr	r2, [pc, #152]	; (400ab0 <get_all_acel_value+0x168>)
  400a16:	7910      	ldrb	r0, [r2, #4]
  400a18:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400a1c:	4258      	negs	r0, r3
		value[2] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400a1e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400a22:	4b25      	ldr	r3, [pc, #148]	; (400ab8 <get_all_acel_value+0x170>)
  400a24:	4798      	blx	r3
  400a26:	4b25      	ldr	r3, [pc, #148]	; (400abc <get_all_acel_value+0x174>)
  400a28:	4798      	blx	r3
  400a2a:	a31f      	add	r3, pc, #124	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  400a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a30:	4e23      	ldr	r6, [pc, #140]	; (400ac0 <get_all_acel_value+0x178>)
  400a32:	47b0      	blx	r6
  400a34:	4b23      	ldr	r3, [pc, #140]	; (400ac4 <get_all_acel_value+0x17c>)
  400a36:	4798      	blx	r3
  400a38:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400a3c:	60a0      	str	r0, [r4, #8]
  400a3e:	e00f      	b.n	400a60 <get_all_acel_value+0x118>
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400a40:	4a1b      	ldr	r2, [pc, #108]	; (400ab0 <get_all_acel_value+0x168>)
  400a42:	7910      	ldrb	r0, [r2, #4]
		value[2] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400a44:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400a48:	4b1b      	ldr	r3, [pc, #108]	; (400ab8 <get_all_acel_value+0x170>)
  400a4a:	4798      	blx	r3
  400a4c:	4b1b      	ldr	r3, [pc, #108]	; (400abc <get_all_acel_value+0x174>)
  400a4e:	4798      	blx	r3
  400a50:	a315      	add	r3, pc, #84	; (adr r3, 400aa8 <get_all_acel_value+0x160>)
  400a52:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a56:	4e1a      	ldr	r6, [pc, #104]	; (400ac0 <get_all_acel_value+0x178>)
  400a58:	47b0      	blx	r6
  400a5a:	4b1a      	ldr	r3, [pc, #104]	; (400ac4 <get_all_acel_value+0x17c>)
  400a5c:	4798      	blx	r3
  400a5e:	60a0      	str	r0, [r4, #8]
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  400a60:	2d1d      	cmp	r5, #29
  400a62:	d10e      	bne.n	400a82 <get_all_acel_value+0x13a>
		value[0] += ADXL_OFSTX_HIGH;
  400a64:	4d18      	ldr	r5, [pc, #96]	; (400ac8 <get_all_acel_value+0x180>)
  400a66:	6820      	ldr	r0, [r4, #0]
  400a68:	4918      	ldr	r1, [pc, #96]	; (400acc <get_all_acel_value+0x184>)
  400a6a:	47a8      	blx	r5
  400a6c:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_HIGH;
  400a6e:	6860      	ldr	r0, [r4, #4]
  400a70:	4917      	ldr	r1, [pc, #92]	; (400ad0 <get_all_acel_value+0x188>)
  400a72:	47a8      	blx	r5
  400a74:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_HIGH;
  400a76:	68a0      	ldr	r0, [r4, #8]
  400a78:	4916      	ldr	r1, [pc, #88]	; (400ad4 <get_all_acel_value+0x18c>)
  400a7a:	4b17      	ldr	r3, [pc, #92]	; (400ad8 <get_all_acel_value+0x190>)
  400a7c:	4798      	blx	r3
  400a7e:	60a0      	str	r0, [r4, #8]
  400a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if (addr == ADXL_ADDR_LOW){
  400a82:	2d53      	cmp	r5, #83	; 0x53
  400a84:	d10d      	bne.n	400aa2 <get_all_acel_value+0x15a>
		value[0] += ADXL_OFSTX_LOW;
  400a86:	4d14      	ldr	r5, [pc, #80]	; (400ad8 <get_all_acel_value+0x190>)
  400a88:	6820      	ldr	r0, [r4, #0]
  400a8a:	4914      	ldr	r1, [pc, #80]	; (400adc <get_all_acel_value+0x194>)
  400a8c:	47a8      	blx	r5
  400a8e:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_LOW;
  400a90:	6860      	ldr	r0, [r4, #4]
  400a92:	4913      	ldr	r1, [pc, #76]	; (400ae0 <get_all_acel_value+0x198>)
  400a94:	4b0c      	ldr	r3, [pc, #48]	; (400ac8 <get_all_acel_value+0x180>)
  400a96:	4798      	blx	r3
  400a98:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_LOW;
  400a9a:	68a0      	ldr	r0, [r4, #8]
  400a9c:	4911      	ldr	r1, [pc, #68]	; (400ae4 <get_all_acel_value+0x19c>)
  400a9e:	47a8      	blx	r5
  400aa0:	60a0      	str	r0, [r4, #8]
  400aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400aa4:	f3af 8000 	nop.w
  400aa8:	33333333 	.word	0x33333333
  400aac:	400f3333 	.word	0x400f3333
  400ab0:	200009b8 	.word	0x200009b8
  400ab4:	004004c1 	.word	0x004004c1
  400ab8:	00402be1 	.word	0x00402be1
  400abc:	00402509 	.word	0x00402509
  400ac0:	004025b1 	.word	0x004025b1
  400ac4:	004029d5 	.word	0x004029d5
  400ac8:	00402a81 	.word	0x00402a81
  400acc:	43340000 	.word	0x43340000
  400ad0:	44238000 	.word	0x44238000
  400ad4:	45a8c000 	.word	0x45a8c000
  400ad8:	00402a7d 	.word	0x00402a7d
  400adc:	43960000 	.word	0x43960000
  400ae0:	43f50000 	.word	0x43f50000
  400ae4:	459c4000 	.word	0x459c4000

00400ae8 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  400ae8:	4b08      	ldr	r3, [pc, #32]	; (400b0c <SysTick_Handler+0x24>)
  400aea:	681a      	ldr	r2, [r3, #0]
  400aec:	3201      	adds	r2, #1
  400aee:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIME_SAMPLE ){
  400af0:	681a      	ldr	r2, [r3, #0]
  400af2:	4b07      	ldr	r3, [pc, #28]	; (400b10 <SysTick_Handler+0x28>)
  400af4:	681b      	ldr	r3, [r3, #0]
  400af6:	1ad3      	subs	r3, r2, r3
  400af8:	2b63      	cmp	r3, #99	; 0x63
  400afa:	d906      	bls.n	400b0a <SysTick_Handler+0x22>
		flag_time_sample = 1;
  400afc:	2201      	movs	r2, #1
  400afe:	4b05      	ldr	r3, [pc, #20]	; (400b14 <SysTick_Handler+0x2c>)
  400b00:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  400b02:	4b02      	ldr	r3, [pc, #8]	; (400b0c <SysTick_Handler+0x24>)
  400b04:	681a      	ldr	r2, [r3, #0]
  400b06:	4b02      	ldr	r3, [pc, #8]	; (400b10 <SysTick_Handler+0x28>)
  400b08:	601a      	str	r2, [r3, #0]
  400b0a:	4770      	bx	lr
  400b0c:	200009c4 	.word	0x200009c4
  400b10:	200009c0 	.word	0x200009c0
  400b14:	200009c8 	.word	0x200009c8

00400b18 <config_timer>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <config_timer+0x1c>)
  400b1a:	f241 22bf 	movw	r2, #4799	; 0x12bf
  400b1e:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400b20:	21f0      	movs	r1, #240	; 0xf0
  400b22:	4a05      	ldr	r2, [pc, #20]	; (400b38 <config_timer+0x20>)
  400b24:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400b28:	2200      	movs	r2, #0
  400b2a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400b2c:	2207      	movs	r2, #7
  400b2e:	601a      	str	r2, [r3, #0]
  400b30:	4770      	bx	lr
  400b32:	bf00      	nop
  400b34:	e000e010 	.word	0xe000e010
  400b38:	e000ed00 	.word	0xe000ed00

00400b3c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b3e:	b083      	sub	sp, #12
  400b40:	4605      	mov	r5, r0
  400b42:	460c      	mov	r4, r1
	uint32_t val = 0;
  400b44:	2300      	movs	r3, #0
  400b46:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b48:	4b18      	ldr	r3, [pc, #96]	; (400bac <usart_serial_getchar+0x70>)
  400b4a:	4298      	cmp	r0, r3
  400b4c:	d107      	bne.n	400b5e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400b4e:	461f      	mov	r7, r3
  400b50:	4e17      	ldr	r6, [pc, #92]	; (400bb0 <usart_serial_getchar+0x74>)
  400b52:	4638      	mov	r0, r7
  400b54:	4621      	mov	r1, r4
  400b56:	47b0      	blx	r6
  400b58:	2800      	cmp	r0, #0
  400b5a:	d1fa      	bne.n	400b52 <usart_serial_getchar+0x16>
  400b5c:	e017      	b.n	400b8e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b5e:	4b15      	ldr	r3, [pc, #84]	; (400bb4 <usart_serial_getchar+0x78>)
  400b60:	4298      	cmp	r0, r3
  400b62:	d107      	bne.n	400b74 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b64:	461e      	mov	r6, r3
  400b66:	4d12      	ldr	r5, [pc, #72]	; (400bb0 <usart_serial_getchar+0x74>)
  400b68:	4630      	mov	r0, r6
  400b6a:	4621      	mov	r1, r4
  400b6c:	47a8      	blx	r5
  400b6e:	2800      	cmp	r0, #0
  400b70:	d1fa      	bne.n	400b68 <usart_serial_getchar+0x2c>
  400b72:	e018      	b.n	400ba6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b74:	4b10      	ldr	r3, [pc, #64]	; (400bb8 <usart_serial_getchar+0x7c>)
  400b76:	4298      	cmp	r0, r3
  400b78:	d109      	bne.n	400b8e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b7a:	461e      	mov	r6, r3
  400b7c:	4d0f      	ldr	r5, [pc, #60]	; (400bbc <usart_serial_getchar+0x80>)
  400b7e:	4630      	mov	r0, r6
  400b80:	a901      	add	r1, sp, #4
  400b82:	47a8      	blx	r5
  400b84:	2800      	cmp	r0, #0
  400b86:	d1fa      	bne.n	400b7e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b88:	9b01      	ldr	r3, [sp, #4]
  400b8a:	7023      	strb	r3, [r4, #0]
  400b8c:	e00b      	b.n	400ba6 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b8e:	4b0c      	ldr	r3, [pc, #48]	; (400bc0 <usart_serial_getchar+0x84>)
  400b90:	429d      	cmp	r5, r3
  400b92:	d108      	bne.n	400ba6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b94:	461e      	mov	r6, r3
  400b96:	4d09      	ldr	r5, [pc, #36]	; (400bbc <usart_serial_getchar+0x80>)
  400b98:	4630      	mov	r0, r6
  400b9a:	a901      	add	r1, sp, #4
  400b9c:	47a8      	blx	r5
  400b9e:	2800      	cmp	r0, #0
  400ba0:	d1fa      	bne.n	400b98 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400ba2:	9b01      	ldr	r3, [sp, #4]
  400ba4:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400ba6:	b003      	add	sp, #12
  400ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400baa:	bf00      	nop
  400bac:	400e0600 	.word	0x400e0600
  400bb0:	00400e41 	.word	0x00400e41
  400bb4:	400e0800 	.word	0x400e0800
  400bb8:	40024000 	.word	0x40024000
  400bbc:	00400365 	.word	0x00400365
  400bc0:	40028000 	.word	0x40028000

00400bc4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400bc4:	b570      	push	{r4, r5, r6, lr}
  400bc6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bc8:	4b1a      	ldr	r3, [pc, #104]	; (400c34 <usart_serial_putchar+0x70>)
  400bca:	4298      	cmp	r0, r3
  400bcc:	d107      	bne.n	400bde <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400bce:	461e      	mov	r6, r3
  400bd0:	4d19      	ldr	r5, [pc, #100]	; (400c38 <usart_serial_putchar+0x74>)
  400bd2:	4630      	mov	r0, r6
  400bd4:	4621      	mov	r1, r4
  400bd6:	47a8      	blx	r5
  400bd8:	2800      	cmp	r0, #0
  400bda:	d1fa      	bne.n	400bd2 <usart_serial_putchar+0xe>
  400bdc:	e020      	b.n	400c20 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bde:	4b17      	ldr	r3, [pc, #92]	; (400c3c <usart_serial_putchar+0x78>)
  400be0:	4298      	cmp	r0, r3
  400be2:	d107      	bne.n	400bf4 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400be4:	461e      	mov	r6, r3
  400be6:	4d14      	ldr	r5, [pc, #80]	; (400c38 <usart_serial_putchar+0x74>)
  400be8:	4630      	mov	r0, r6
  400bea:	4621      	mov	r1, r4
  400bec:	47a8      	blx	r5
  400bee:	2800      	cmp	r0, #0
  400bf0:	d1fa      	bne.n	400be8 <usart_serial_putchar+0x24>
  400bf2:	e017      	b.n	400c24 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bf4:	4b12      	ldr	r3, [pc, #72]	; (400c40 <usart_serial_putchar+0x7c>)
  400bf6:	4298      	cmp	r0, r3
  400bf8:	d107      	bne.n	400c0a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  400bfa:	461e      	mov	r6, r3
  400bfc:	4d11      	ldr	r5, [pc, #68]	; (400c44 <usart_serial_putchar+0x80>)
  400bfe:	4630      	mov	r0, r6
  400c00:	4621      	mov	r1, r4
  400c02:	47a8      	blx	r5
  400c04:	2800      	cmp	r0, #0
  400c06:	d1fa      	bne.n	400bfe <usart_serial_putchar+0x3a>
  400c08:	e00e      	b.n	400c28 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400c0a:	4b0f      	ldr	r3, [pc, #60]	; (400c48 <usart_serial_putchar+0x84>)
  400c0c:	4298      	cmp	r0, r3
  400c0e:	d10d      	bne.n	400c2c <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  400c10:	461e      	mov	r6, r3
  400c12:	4d0c      	ldr	r5, [pc, #48]	; (400c44 <usart_serial_putchar+0x80>)
  400c14:	4630      	mov	r0, r6
  400c16:	4621      	mov	r1, r4
  400c18:	47a8      	blx	r5
  400c1a:	2800      	cmp	r0, #0
  400c1c:	d1fa      	bne.n	400c14 <usart_serial_putchar+0x50>
  400c1e:	e007      	b.n	400c30 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400c20:	2001      	movs	r0, #1
  400c22:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400c24:	2001      	movs	r0, #1
  400c26:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400c28:	2001      	movs	r0, #1
  400c2a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400c2c:	2000      	movs	r0, #0
  400c2e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400c30:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400c32:	bd70      	pop	{r4, r5, r6, pc}
  400c34:	400e0600 	.word	0x400e0600
  400c38:	00400e31 	.word	0x00400e31
  400c3c:	400e0800 	.word	0x400e0800
  400c40:	40024000 	.word	0x40024000
  400c44:	00400351 	.word	0x00400351
  400c48:	40028000 	.word	0x40028000

00400c4c <configure_console>:
volatile uint8_t uc_flag = 0;

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  400c4c:	b570      	push	{r4, r5, r6, lr}
  400c4e:	b084      	sub	sp, #16
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c50:	2008      	movs	r0, #8
  400c52:	4d1a      	ldr	r5, [pc, #104]	; (400cbc <configure_console+0x70>)
  400c54:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c56:	4c1a      	ldr	r4, [pc, #104]	; (400cc0 <configure_console+0x74>)
  400c58:	4b1a      	ldr	r3, [pc, #104]	; (400cc4 <configure_console+0x78>)
  400c5a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c5c:	4a1a      	ldr	r2, [pc, #104]	; (400cc8 <configure_console+0x7c>)
  400c5e:	4b1b      	ldr	r3, [pc, #108]	; (400ccc <configure_console+0x80>)
  400c60:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c62:	4a1b      	ldr	r2, [pc, #108]	; (400cd0 <configure_console+0x84>)
  400c64:	4b1b      	ldr	r3, [pc, #108]	; (400cd4 <configure_console+0x88>)
  400c66:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c68:	4b1b      	ldr	r3, [pc, #108]	; (400cd8 <configure_console+0x8c>)
  400c6a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c6c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c70:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c76:	9303      	str	r3, [sp, #12]
  400c78:	2008      	movs	r0, #8
  400c7a:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400c7c:	4620      	mov	r0, r4
  400c7e:	a901      	add	r1, sp, #4
  400c80:	4b16      	ldr	r3, [pc, #88]	; (400cdc <configure_console+0x90>)
  400c82:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c84:	4e16      	ldr	r6, [pc, #88]	; (400ce0 <configure_console+0x94>)
  400c86:	6833      	ldr	r3, [r6, #0]
  400c88:	6898      	ldr	r0, [r3, #8]
  400c8a:	2100      	movs	r1, #0
  400c8c:	4d15      	ldr	r5, [pc, #84]	; (400ce4 <configure_console+0x98>)
  400c8e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400c90:	6833      	ldr	r3, [r6, #0]
  400c92:	6858      	ldr	r0, [r3, #4]
  400c94:	2100      	movs	r1, #0
  400c96:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400c98:	4b13      	ldr	r3, [pc, #76]	; (400ce8 <configure_console+0x9c>)
  400c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ca2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400ca6:	2110      	movs	r1, #16
  400ca8:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400cac:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(UART0_IRQn);
	NVIC_ClearPendingIRQ(UART0_IRQn);
	NVIC_SetPriority(UART0_IRQn, 1);
	NVIC_EnableIRQ(UART0_IRQn);
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  400cae:	4620      	mov	r0, r4
  400cb0:	2101      	movs	r1, #1
  400cb2:	4b0e      	ldr	r3, [pc, #56]	; (400cec <configure_console+0xa0>)
  400cb4:	4798      	blx	r3
}
  400cb6:	b004      	add	sp, #16
  400cb8:	bd70      	pop	{r4, r5, r6, pc}
  400cba:	bf00      	nop
  400cbc:	00401509 	.word	0x00401509
  400cc0:	400e0600 	.word	0x400e0600
  400cc4:	20000b20 	.word	0x20000b20
  400cc8:	00400bc5 	.word	0x00400bc5
  400ccc:	20000b1c 	.word	0x20000b1c
  400cd0:	00400b3d 	.word	0x00400b3d
  400cd4:	20000aac 	.word	0x20000aac
  400cd8:	02dc6c00 	.word	0x02dc6c00
  400cdc:	00400df1 	.word	0x00400df1
  400ce0:	20000520 	.word	0x20000520
  400ce4:	0040317d 	.word	0x0040317d
  400ce8:	e000e100 	.word	0xe000e100
  400cec:	00400e29 	.word	0x00400e29

00400cf0 <clear_keys>:

void clear_keys(void){
  400cf0:	4b04      	ldr	r3, [pc, #16]	; (400d04 <clear_keys+0x14>)
  400cf2:	f103 0164 	add.w	r1, r3, #100	; 0x64
	for (unsigned int i = 0; i < sizeof(keys); i++){
		keys[i] = 0;
  400cf6:	2200      	movs	r2, #0
  400cf8:	f803 2f01 	strb.w	r2, [r3, #1]!
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
}

void clear_keys(void){
	for (unsigned int i = 0; i < sizeof(keys); i++){
  400cfc:	428b      	cmp	r3, r1
  400cfe:	d1fb      	bne.n	400cf8 <clear_keys+0x8>
		keys[i] = 0;
	}
}
  400d00:	4770      	bx	lr
  400d02:	bf00      	nop
  400d04:	20000ab7 	.word	0x20000ab7

00400d08 <UART0_Handler>:

void UART0_Handler (void){	
  400d08:	b510      	push	{r4, lr}
	uint32_t ul_status;
	ul_status = uart_get_status(UART0);
  400d0a:	4815      	ldr	r0, [pc, #84]	; (400d60 <UART0_Handler+0x58>)
  400d0c:	4b15      	ldr	r3, [pc, #84]	; (400d64 <UART0_Handler+0x5c>)
  400d0e:	4798      	blx	r3
	
	if (ul_status & UART_SR_RXRDY){
  400d10:	f010 0f01 	tst.w	r0, #1
  400d14:	d022      	beq.n	400d5c <UART0_Handler+0x54>
		uart_read(UART0, &uc_char);
  400d16:	4812      	ldr	r0, [pc, #72]	; (400d60 <UART0_Handler+0x58>)
  400d18:	4913      	ldr	r1, [pc, #76]	; (400d68 <UART0_Handler+0x60>)
  400d1a:	4b14      	ldr	r3, [pc, #80]	; (400d6c <UART0_Handler+0x64>)
  400d1c:	4798      	blx	r3
		if (cont_char == 0){
  400d1e:	4b14      	ldr	r3, [pc, #80]	; (400d70 <UART0_Handler+0x68>)
  400d20:	781c      	ldrb	r4, [r3, #0]
  400d22:	b90c      	cbnz	r4, 400d28 <UART0_Handler+0x20>
			clear_keys();
  400d24:	4b13      	ldr	r3, [pc, #76]	; (400d74 <UART0_Handler+0x6c>)
  400d26:	4798      	blx	r3
		}
		//Fim do comando, character "Enter"
		if (uc_char == 13){
  400d28:	4b0f      	ldr	r3, [pc, #60]	; (400d68 <UART0_Handler+0x60>)
  400d2a:	781b      	ldrb	r3, [r3, #0]
  400d2c:	2b0d      	cmp	r3, #13
  400d2e:	d106      	bne.n	400d3e <UART0_Handler+0x36>
			cont_char = 0;
  400d30:	2200      	movs	r2, #0
  400d32:	4b0f      	ldr	r3, [pc, #60]	; (400d70 <UART0_Handler+0x68>)
  400d34:	701a      	strb	r2, [r3, #0]
			uc_flag = 1;
  400d36:	2201      	movs	r2, #1
  400d38:	4b0f      	ldr	r3, [pc, #60]	; (400d78 <UART0_Handler+0x70>)
  400d3a:	701a      	strb	r2, [r3, #0]
  400d3c:	bd10      	pop	{r4, pc}
		} 
		//Implementando Backspace:
		else if ( uc_char == 8 ){
  400d3e:	2b08      	cmp	r3, #8
  400d40:	d107      	bne.n	400d52 <UART0_Handler+0x4a>
			keys[--cont_char] = 0;
  400d42:	3c01      	subs	r4, #1
  400d44:	b2e4      	uxtb	r4, r4
  400d46:	4b0a      	ldr	r3, [pc, #40]	; (400d70 <UART0_Handler+0x68>)
  400d48:	701c      	strb	r4, [r3, #0]
  400d4a:	2200      	movs	r2, #0
  400d4c:	4b0b      	ldr	r3, [pc, #44]	; (400d7c <UART0_Handler+0x74>)
  400d4e:	551a      	strb	r2, [r3, r4]
  400d50:	bd10      	pop	{r4, pc}
		}
		else {
			keys[cont_char++] = uc_char;
  400d52:	1c61      	adds	r1, r4, #1
  400d54:	4a06      	ldr	r2, [pc, #24]	; (400d70 <UART0_Handler+0x68>)
  400d56:	7011      	strb	r1, [r2, #0]
  400d58:	4a08      	ldr	r2, [pc, #32]	; (400d7c <UART0_Handler+0x74>)
  400d5a:	5513      	strb	r3, [r2, r4]
  400d5c:	bd10      	pop	{r4, pc}
  400d5e:	bf00      	nop
  400d60:	400e0600 	.word	0x400e0600
  400d64:	00400e2d 	.word	0x00400e2d
  400d68:	200009ca 	.word	0x200009ca
  400d6c:	00400e41 	.word	0x00400e41
  400d70:	200009cb 	.word	0x200009cb
  400d74:	00400cf1 	.word	0x00400cf1
  400d78:	200009c9 	.word	0x200009c9
  400d7c:	20000ab8 	.word	0x20000ab8

00400d80 <shift_left>:
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
  400d80:	b410      	push	{r4}
	for (unsigned int k = 0; k < size; k++){
  400d82:	460c      	mov	r4, r1
  400d84:	b131      	cbz	r1, 400d94 <shift_left+0x14>
  400d86:	2300      	movs	r3, #0
		items[k] = items[k+1];
  400d88:	3301      	adds	r3, #1
  400d8a:	7842      	ldrb	r2, [r0, #1]
  400d8c:	f800 2b01 	strb.w	r2, [r0], #1
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
	for (unsigned int k = 0; k < size; k++){
  400d90:	42a3      	cmp	r3, r4
  400d92:	d3f9      	bcc.n	400d88 <shift_left+0x8>
		items[k] = items[k+1];
	}
  400d94:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop

00400d9c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400da0:	460e      	mov	r6, r1
  400da2:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400da4:	3801      	subs	r0, #1
  400da6:	2802      	cmp	r0, #2
  400da8:	d80f      	bhi.n	400dca <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400daa:	b192      	cbz	r2, 400dd2 <_write+0x36>
  400dac:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400dae:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400dec <_write+0x50>
  400db2:	4f0d      	ldr	r7, [pc, #52]	; (400de8 <_write+0x4c>)
  400db4:	f8d8 0000 	ldr.w	r0, [r8]
  400db8:	5d31      	ldrb	r1, [r6, r4]
  400dba:	683b      	ldr	r3, [r7, #0]
  400dbc:	4798      	blx	r3
  400dbe:	2800      	cmp	r0, #0
  400dc0:	db0a      	blt.n	400dd8 <_write+0x3c>
			return -1;
		}
		++nChars;
  400dc2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400dc4:	42a5      	cmp	r5, r4
  400dc6:	d1f5      	bne.n	400db4 <_write+0x18>
  400dc8:	e00a      	b.n	400de0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400dca:	f04f 30ff 	mov.w	r0, #4294967295
  400dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400dd2:	2000      	movs	r0, #0
  400dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400dd8:	f04f 30ff 	mov.w	r0, #4294967295
  400ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  400de0:	4620      	mov	r0, r4
	}
	return nChars;
}
  400de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400de6:	bf00      	nop
  400de8:	20000b1c 	.word	0x20000b1c
  400dec:	20000b20 	.word	0x20000b20

00400df0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400df0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400df2:	23ac      	movs	r3, #172	; 0xac
  400df4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400df6:	680a      	ldr	r2, [r1, #0]
  400df8:	684b      	ldr	r3, [r1, #4]
  400dfa:	fbb2 f3f3 	udiv	r3, r2, r3
  400dfe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400e00:	1e5c      	subs	r4, r3, #1
  400e02:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400e06:	4294      	cmp	r4, r2
  400e08:	d80a      	bhi.n	400e20 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400e0a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400e0c:	688b      	ldr	r3, [r1, #8]
  400e0e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400e10:	f240 2302 	movw	r3, #514	; 0x202
  400e14:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400e18:	2350      	movs	r3, #80	; 0x50
  400e1a:	6003      	str	r3, [r0, #0]

	return 0;
  400e1c:	2000      	movs	r0, #0
  400e1e:	e000      	b.n	400e22 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400e20:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400e22:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e26:	4770      	bx	lr

00400e28 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400e28:	6081      	str	r1, [r0, #8]
  400e2a:	4770      	bx	lr

00400e2c <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  400e2c:	6940      	ldr	r0, [r0, #20]
}
  400e2e:	4770      	bx	lr

00400e30 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400e30:	6943      	ldr	r3, [r0, #20]
  400e32:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400e36:	bf1a      	itte	ne
  400e38:	61c1      	strne	r1, [r0, #28]
	return 0;
  400e3a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400e3c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400e3e:	4770      	bx	lr

00400e40 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400e40:	6943      	ldr	r3, [r0, #20]
  400e42:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e46:	bf1d      	ittte	ne
  400e48:	6983      	ldrne	r3, [r0, #24]
  400e4a:	700b      	strbne	r3, [r1, #0]
	return 0;
  400e4c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400e4e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop

00400e54 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e54:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e56:	480e      	ldr	r0, [pc, #56]	; (400e90 <sysclk_init+0x3c>)
  400e58:	4b0e      	ldr	r3, [pc, #56]	; (400e94 <sysclk_init+0x40>)
  400e5a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400e5c:	2000      	movs	r0, #0
  400e5e:	213e      	movs	r1, #62	; 0x3e
  400e60:	4b0d      	ldr	r3, [pc, #52]	; (400e98 <sysclk_init+0x44>)
  400e62:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400e64:	4c0d      	ldr	r4, [pc, #52]	; (400e9c <sysclk_init+0x48>)
  400e66:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400e68:	2800      	cmp	r0, #0
  400e6a:	d0fc      	beq.n	400e66 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400e6c:	4b0c      	ldr	r3, [pc, #48]	; (400ea0 <sysclk_init+0x4c>)
  400e6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400e70:	4a0c      	ldr	r2, [pc, #48]	; (400ea4 <sysclk_init+0x50>)
  400e72:	4b0d      	ldr	r3, [pc, #52]	; (400ea8 <sysclk_init+0x54>)
  400e74:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400e76:	4c0d      	ldr	r4, [pc, #52]	; (400eac <sysclk_init+0x58>)
  400e78:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400e7a:	2800      	cmp	r0, #0
  400e7c:	d0fc      	beq.n	400e78 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400e7e:	2010      	movs	r0, #16
  400e80:	4b0b      	ldr	r3, [pc, #44]	; (400eb0 <sysclk_init+0x5c>)
  400e82:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400e84:	4b0b      	ldr	r3, [pc, #44]	; (400eb4 <sysclk_init+0x60>)
  400e86:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400e88:	4801      	ldr	r0, [pc, #4]	; (400e90 <sysclk_init+0x3c>)
  400e8a:	4b02      	ldr	r3, [pc, #8]	; (400e94 <sysclk_init+0x40>)
  400e8c:	4798      	blx	r3
  400e8e:	bd10      	pop	{r4, pc}
  400e90:	02dc6c00 	.word	0x02dc6c00
  400e94:	200000a1 	.word	0x200000a1
  400e98:	00401485 	.word	0x00401485
  400e9c:	004014d9 	.word	0x004014d9
  400ea0:	004014e9 	.word	0x004014e9
  400ea4:	20073f01 	.word	0x20073f01
  400ea8:	400e0400 	.word	0x400e0400
  400eac:	004014f9 	.word	0x004014f9
  400eb0:	00401421 	.word	0x00401421
  400eb4:	004015e9 	.word	0x004015e9

00400eb8 <unconnected_pin>:
#include "gpio.h"
#include "ioport.h"

void unconnected_pin (Pio *p_pio, const uint32_t pino);

void unconnected_pin (Pio *p_pio, const uint32_t pino){
  400eb8:	b538      	push	{r3, r4, r5, lr}
  400eba:	4605      	mov	r5, r0
  400ebc:	460c      	mov	r4, r1
	gpio_configure_pin(pino, PIO_INPUT |PIO_DEFAULT);
  400ebe:	4608      	mov	r0, r1
  400ec0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400ec4:	4b03      	ldr	r3, [pc, #12]	; (400ed4 <unconnected_pin+0x1c>)
  400ec6:	4798      	blx	r3
	pio_pull_down(p_pio, pino, ENABLE);
  400ec8:	4628      	mov	r0, r5
  400eca:	4621      	mov	r1, r4
  400ecc:	2201      	movs	r2, #1
  400ece:	4b02      	ldr	r3, [pc, #8]	; (400ed8 <unconnected_pin+0x20>)
  400ed0:	4798      	blx	r3
  400ed2:	bd38      	pop	{r3, r4, r5, pc}
  400ed4:	00401151 	.word	0x00401151
  400ed8:	004010a5 	.word	0x004010a5

00400edc <board_init>:
}

void board_init(void)
{
  400edc:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ede:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ee2:	4b2f      	ldr	r3, [pc, #188]	; (400fa0 <board_init+0xc4>)
  400ee4:	605a      	str	r2, [r3, #4]
  400ee6:	200b      	movs	r0, #11
  400ee8:	4c2e      	ldr	r4, [pc, #184]	; (400fa4 <board_init+0xc8>)
  400eea:	47a0      	blx	r4
  400eec:	200c      	movs	r0, #12
  400eee:	47a0      	blx	r4
  400ef0:	200d      	movs	r0, #13
  400ef2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400ef4:	2017      	movs	r0, #23
  400ef6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400efa:	4c2b      	ldr	r4, [pc, #172]	; (400fa8 <board_init+0xcc>)
  400efc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400efe:	202e      	movs	r0, #46	; 0x2e
  400f00:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f04:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400f06:	4d29      	ldr	r5, [pc, #164]	; (400fac <board_init+0xd0>)
  400f08:	4628      	mov	r0, r5
  400f0a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400f0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400f12:	4b27      	ldr	r3, [pc, #156]	; (400fb0 <board_init+0xd4>)
  400f14:	4798      	blx	r3
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

unconnected_pin(PIOA, PIO_PA0);
  400f16:	4628      	mov	r0, r5
  400f18:	2101      	movs	r1, #1
  400f1a:	4c26      	ldr	r4, [pc, #152]	; (400fb4 <board_init+0xd8>)
  400f1c:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA1);
  400f1e:	4628      	mov	r0, r5
  400f20:	2102      	movs	r1, #2
  400f22:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA5);
  400f24:	4628      	mov	r0, r5
  400f26:	2120      	movs	r1, #32
  400f28:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA6);
  400f2a:	4628      	mov	r0, r5
  400f2c:	2140      	movs	r1, #64	; 0x40
  400f2e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA21);
  400f30:	4628      	mov	r0, r5
  400f32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400f36:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA28);
  400f38:	4628      	mov	r0, r5
  400f3a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f3e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA29);
  400f40:	4628      	mov	r0, r5
  400f42:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f46:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA30);
  400f48:	4628      	mov	r0, r5
  400f4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400f4e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA31);
  400f50:	4628      	mov	r0, r5
  400f52:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400f56:	47a0      	blx	r4
	
	unconnected_pin(PIOB, PIO_PB1);
  400f58:	f505 7500 	add.w	r5, r5, #512	; 0x200
  400f5c:	4628      	mov	r0, r5
  400f5e:	2102      	movs	r1, #2
  400f60:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB2);
  400f62:	4628      	mov	r0, r5
  400f64:	2104      	movs	r1, #4
  400f66:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB3);
  400f68:	4628      	mov	r0, r5
  400f6a:	2108      	movs	r1, #8
  400f6c:	47a0      	blx	r4
	
	unconnected_pin(PIOC, PIO_PC0);
  400f6e:	f505 7500 	add.w	r5, r5, #512	; 0x200
  400f72:	4628      	mov	r0, r5
  400f74:	2101      	movs	r1, #1
  400f76:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC1);
  400f78:	4628      	mov	r0, r5
  400f7a:	2102      	movs	r1, #2
  400f7c:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC2);
  400f7e:	4628      	mov	r0, r5
  400f80:	2104      	movs	r1, #4
  400f82:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC3);
  400f84:	4628      	mov	r0, r5
  400f86:	2108      	movs	r1, #8
  400f88:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC4);
  400f8a:	4628      	mov	r0, r5
  400f8c:	2110      	movs	r1, #16
  400f8e:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC5);
  400f90:	4628      	mov	r0, r5
  400f92:	2120      	movs	r1, #32
  400f94:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC6);
  400f96:	4628      	mov	r0, r5
  400f98:	2140      	movs	r1, #64	; 0x40
  400f9a:	47a0      	blx	r4
  400f9c:	bd38      	pop	{r3, r4, r5, pc}
  400f9e:	bf00      	nop
  400fa0:	400e1450 	.word	0x400e1450
  400fa4:	00401509 	.word	0x00401509
  400fa8:	00401151 	.word	0x00401151
  400fac:	400e0e00 	.word	0x400e0e00
  400fb0:	00401275 	.word	0x00401275
  400fb4:	00400eb9 	.word	0x00400eb9

00400fb8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400fb8:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400fba:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fbc:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fc0:	d02e      	beq.n	401020 <pio_set_peripheral+0x68>
  400fc2:	d808      	bhi.n	400fd6 <pio_set_peripheral+0x1e>
  400fc4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fc8:	d014      	beq.n	400ff4 <pio_set_peripheral+0x3c>
  400fca:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400fce:	d01d      	beq.n	40100c <pio_set_peripheral+0x54>
  400fd0:	2900      	cmp	r1, #0
  400fd2:	d135      	bne.n	401040 <pio_set_peripheral+0x88>
  400fd4:	e035      	b.n	401042 <pio_set_peripheral+0x8a>
  400fd6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400fda:	d032      	beq.n	401042 <pio_set_peripheral+0x8a>
  400fdc:	d803      	bhi.n	400fe6 <pio_set_peripheral+0x2e>
  400fde:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400fe2:	d027      	beq.n	401034 <pio_set_peripheral+0x7c>
  400fe4:	e02c      	b.n	401040 <pio_set_peripheral+0x88>
  400fe6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400fea:	d02a      	beq.n	401042 <pio_set_peripheral+0x8a>
  400fec:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ff0:	d027      	beq.n	401042 <pio_set_peripheral+0x8a>
  400ff2:	e025      	b.n	401040 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ff4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ff6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ff8:	43d3      	mvns	r3, r2
  400ffa:	4021      	ands	r1, r4
  400ffc:	4019      	ands	r1, r3
  400ffe:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401000:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401002:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401004:	4021      	ands	r1, r4
  401006:	400b      	ands	r3, r1
  401008:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40100a:	e019      	b.n	401040 <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40100c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40100e:	4313      	orrs	r3, r2
  401010:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401012:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401014:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401016:	400b      	ands	r3, r1
  401018:	ea23 0302 	bic.w	r3, r3, r2
  40101c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40101e:	e00f      	b.n	401040 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401020:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401022:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401024:	400b      	ands	r3, r1
  401026:	ea23 0302 	bic.w	r3, r3, r2
  40102a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40102c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40102e:	4313      	orrs	r3, r2
  401030:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401032:	e005      	b.n	401040 <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401034:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401036:	4313      	orrs	r3, r2
  401038:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40103a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40103c:	4313      	orrs	r3, r2
  40103e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401040:	6042      	str	r2, [r0, #4]
}
  401042:	f85d 4b04 	ldr.w	r4, [sp], #4
  401046:	4770      	bx	lr

00401048 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401048:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40104a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40104e:	bf14      	ite	ne
  401050:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401052:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401054:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401058:	bf14      	ite	ne
  40105a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40105c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40105e:	f012 0f02 	tst.w	r2, #2
  401062:	d002      	beq.n	40106a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401064:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401068:	e004      	b.n	401074 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40106a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40106e:	bf18      	it	ne
  401070:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401074:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401076:	6001      	str	r1, [r0, #0]
  401078:	4770      	bx	lr
  40107a:	bf00      	nop

0040107c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40107c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40107e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401080:	9c01      	ldr	r4, [sp, #4]
  401082:	b10c      	cbz	r4, 401088 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401084:	6641      	str	r1, [r0, #100]	; 0x64
  401086:	e000      	b.n	40108a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401088:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40108a:	b10b      	cbz	r3, 401090 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40108c:	6501      	str	r1, [r0, #80]	; 0x50
  40108e:	e000      	b.n	401092 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401090:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401092:	b10a      	cbz	r2, 401098 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401094:	6301      	str	r1, [r0, #48]	; 0x30
  401096:	e000      	b.n	40109a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401098:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40109a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40109c:	6001      	str	r1, [r0, #0]
}
  40109e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010a2:	4770      	bx	lr

004010a4 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  4010a4:	b112      	cbz	r2, 4010ac <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  4010a6:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  4010aa:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  4010ac:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  4010b0:	4770      	bx	lr
  4010b2:	bf00      	nop

004010b4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4010b4:	f012 0f10 	tst.w	r2, #16
  4010b8:	d010      	beq.n	4010dc <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4010ba:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4010be:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4010c2:	bf14      	ite	ne
  4010c4:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4010c8:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4010cc:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4010d0:	bf14      	ite	ne
  4010d2:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4010d6:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4010da:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4010dc:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop

004010e4 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4010e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4010e6:	6401      	str	r1, [r0, #64]	; 0x40
  4010e8:	4770      	bx	lr
  4010ea:	bf00      	nop

004010ec <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4010ec:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4010ee:	4770      	bx	lr

004010f0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4010f0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4010f2:	4770      	bx	lr

004010f4 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4010f4:	0943      	lsrs	r3, r0, #5
  4010f6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4010fa:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4010fe:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401100:	f000 001f 	and.w	r0, r0, #31
  401104:	2201      	movs	r2, #1
  401106:	fa02 f000 	lsl.w	r0, r2, r0
  40110a:	6318      	str	r0, [r3, #48]	; 0x30
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop

00401110 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401110:	0943      	lsrs	r3, r0, #5
  401112:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401116:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40111a:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40111c:	f000 001f 	and.w	r0, r0, #31
  401120:	2201      	movs	r2, #1
  401122:	fa02 f000 	lsl.w	r0, r2, r0
  401126:	6358      	str	r0, [r3, #52]	; 0x34
  401128:	4770      	bx	lr
  40112a:	bf00      	nop

0040112c <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40112c:	0943      	lsrs	r3, r0, #5
  40112e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401132:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401136:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40113a:	f000 001f 	and.w	r0, r0, #31
  40113e:	2101      	movs	r1, #1
  401140:	fa01 f000 	lsl.w	r0, r1, r0
  401144:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401146:	bf14      	ite	ne
  401148:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40114a:	6318      	streq	r0, [r3, #48]	; 0x30
  40114c:	4770      	bx	lr
  40114e:	bf00      	nop

00401150 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401150:	b570      	push	{r4, r5, r6, lr}
  401152:	b082      	sub	sp, #8
  401154:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401156:	0944      	lsrs	r4, r0, #5
  401158:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  40115c:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401160:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401162:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  401166:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40116a:	d047      	beq.n	4011fc <pio_configure_pin+0xac>
  40116c:	d809      	bhi.n	401182 <pio_configure_pin+0x32>
  40116e:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401172:	d021      	beq.n	4011b8 <pio_configure_pin+0x68>
  401174:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401178:	d02f      	beq.n	4011da <pio_configure_pin+0x8a>
  40117a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40117e:	d16f      	bne.n	401260 <pio_configure_pin+0x110>
  401180:	e009      	b.n	401196 <pio_configure_pin+0x46>
  401182:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401186:	d055      	beq.n	401234 <pio_configure_pin+0xe4>
  401188:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40118c:	d052      	beq.n	401234 <pio_configure_pin+0xe4>
  40118e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401192:	d044      	beq.n	40121e <pio_configure_pin+0xce>
  401194:	e064      	b.n	401260 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401196:	f000 001f 	and.w	r0, r0, #31
  40119a:	2401      	movs	r4, #1
  40119c:	4084      	lsls	r4, r0
  40119e:	4630      	mov	r0, r6
  4011a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4011a4:	4622      	mov	r2, r4
  4011a6:	4b30      	ldr	r3, [pc, #192]	; (401268 <pio_configure_pin+0x118>)
  4011a8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011aa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011ae:	bf14      	ite	ne
  4011b0:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011b2:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011b4:	2001      	movs	r0, #1
  4011b6:	e054      	b.n	401262 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4011b8:	f000 001f 	and.w	r0, r0, #31
  4011bc:	2401      	movs	r4, #1
  4011be:	4084      	lsls	r4, r0
  4011c0:	4630      	mov	r0, r6
  4011c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011c6:	4622      	mov	r2, r4
  4011c8:	4b27      	ldr	r3, [pc, #156]	; (401268 <pio_configure_pin+0x118>)
  4011ca:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011cc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011d0:	bf14      	ite	ne
  4011d2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011d4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011d6:	2001      	movs	r0, #1
  4011d8:	e043      	b.n	401262 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4011da:	f000 001f 	and.w	r0, r0, #31
  4011de:	2401      	movs	r4, #1
  4011e0:	4084      	lsls	r4, r0
  4011e2:	4630      	mov	r0, r6
  4011e4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4011e8:	4622      	mov	r2, r4
  4011ea:	4b1f      	ldr	r3, [pc, #124]	; (401268 <pio_configure_pin+0x118>)
  4011ec:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011ee:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011f2:	bf14      	ite	ne
  4011f4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011f6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011f8:	2001      	movs	r0, #1
  4011fa:	e032      	b.n	401262 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4011fc:	f000 001f 	and.w	r0, r0, #31
  401200:	2401      	movs	r4, #1
  401202:	4084      	lsls	r4, r0
  401204:	4630      	mov	r0, r6
  401206:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40120a:	4622      	mov	r2, r4
  40120c:	4b16      	ldr	r3, [pc, #88]	; (401268 <pio_configure_pin+0x118>)
  40120e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401210:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401214:	bf14      	ite	ne
  401216:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401218:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40121a:	2001      	movs	r0, #1
  40121c:	e021      	b.n	401262 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40121e:	f000 011f 	and.w	r1, r0, #31
  401222:	2401      	movs	r4, #1
  401224:	4630      	mov	r0, r6
  401226:	fa04 f101 	lsl.w	r1, r4, r1
  40122a:	462a      	mov	r2, r5
  40122c:	4b0f      	ldr	r3, [pc, #60]	; (40126c <pio_configure_pin+0x11c>)
  40122e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401230:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401232:	e016      	b.n	401262 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401234:	f000 011f 	and.w	r1, r0, #31
  401238:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40123a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40123e:	ea05 0304 	and.w	r3, r5, r4
  401242:	9300      	str	r3, [sp, #0]
  401244:	4630      	mov	r0, r6
  401246:	fa04 f101 	lsl.w	r1, r4, r1
  40124a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40124e:	bf14      	ite	ne
  401250:	2200      	movne	r2, #0
  401252:	2201      	moveq	r2, #1
  401254:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401258:	4d05      	ldr	r5, [pc, #20]	; (401270 <pio_configure_pin+0x120>)
  40125a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  40125c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40125e:	e000      	b.n	401262 <pio_configure_pin+0x112>

	default:
		return 0;
  401260:	2000      	movs	r0, #0
	}

	return 1;
}
  401262:	b002      	add	sp, #8
  401264:	bd70      	pop	{r4, r5, r6, pc}
  401266:	bf00      	nop
  401268:	00400fb9 	.word	0x00400fb9
  40126c:	00401049 	.word	0x00401049
  401270:	0040107d 	.word	0x0040107d

00401274 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401274:	b5f0      	push	{r4, r5, r6, r7, lr}
  401276:	b083      	sub	sp, #12
  401278:	4607      	mov	r7, r0
  40127a:	460e      	mov	r6, r1
  40127c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40127e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401282:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401286:	d038      	beq.n	4012fa <pio_configure_pin_group+0x86>
  401288:	d809      	bhi.n	40129e <pio_configure_pin_group+0x2a>
  40128a:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  40128e:	d01c      	beq.n	4012ca <pio_configure_pin_group+0x56>
  401290:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401294:	d025      	beq.n	4012e2 <pio_configure_pin_group+0x6e>
  401296:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40129a:	d150      	bne.n	40133e <pio_configure_pin_group+0xca>
  40129c:	e009      	b.n	4012b2 <pio_configure_pin_group+0x3e>
  40129e:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4012a2:	d03a      	beq.n	40131a <pio_configure_pin_group+0xa6>
  4012a4:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4012a8:	d037      	beq.n	40131a <pio_configure_pin_group+0xa6>
  4012aa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4012ae:	d030      	beq.n	401312 <pio_configure_pin_group+0x9e>
  4012b0:	e045      	b.n	40133e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4012b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012b6:	4632      	mov	r2, r6
  4012b8:	4b22      	ldr	r3, [pc, #136]	; (401344 <pio_configure_pin_group+0xd0>)
  4012ba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012bc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012c0:	bf14      	ite	ne
  4012c2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012c4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012c6:	2001      	movs	r0, #1
  4012c8:	e03a      	b.n	401340 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4012ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012ce:	4632      	mov	r2, r6
  4012d0:	4b1c      	ldr	r3, [pc, #112]	; (401344 <pio_configure_pin_group+0xd0>)
  4012d2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012d8:	bf14      	ite	ne
  4012da:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012dc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012de:	2001      	movs	r0, #1
  4012e0:	e02e      	b.n	401340 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4012e2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012e6:	4632      	mov	r2, r6
  4012e8:	4b16      	ldr	r3, [pc, #88]	; (401344 <pio_configure_pin_group+0xd0>)
  4012ea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012ec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012f0:	bf14      	ite	ne
  4012f2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012f4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012f6:	2001      	movs	r0, #1
  4012f8:	e022      	b.n	401340 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4012fa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4012fe:	4632      	mov	r2, r6
  401300:	4b10      	ldr	r3, [pc, #64]	; (401344 <pio_configure_pin_group+0xd0>)
  401302:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401304:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401308:	bf14      	ite	ne
  40130a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40130c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40130e:	2001      	movs	r0, #1
  401310:	e016      	b.n	401340 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401312:	4b0d      	ldr	r3, [pc, #52]	; (401348 <pio_configure_pin_group+0xd4>)
  401314:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401316:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401318:	e012      	b.n	401340 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40131a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40131e:	f005 0301 	and.w	r3, r5, #1
  401322:	9300      	str	r3, [sp, #0]
  401324:	4638      	mov	r0, r7
  401326:	4631      	mov	r1, r6
  401328:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40132c:	bf14      	ite	ne
  40132e:	2200      	movne	r2, #0
  401330:	2201      	moveq	r2, #1
  401332:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401336:	4c05      	ldr	r4, [pc, #20]	; (40134c <pio_configure_pin_group+0xd8>)
  401338:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40133a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40133c:	e000      	b.n	401340 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40133e:	2000      	movs	r0, #0
	}

	return 1;
}
  401340:	b003      	add	sp, #12
  401342:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401344:	00400fb9 	.word	0x00400fb9
  401348:	00401049 	.word	0x00401049
  40134c:	0040107d 	.word	0x0040107d

00401350 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401354:	4604      	mov	r4, r0
  401356:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401358:	4b10      	ldr	r3, [pc, #64]	; (40139c <pio_handler_process+0x4c>)
  40135a:	4798      	blx	r3
  40135c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40135e:	4620      	mov	r0, r4
  401360:	4b0f      	ldr	r3, [pc, #60]	; (4013a0 <pio_handler_process+0x50>)
  401362:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401364:	4005      	ands	r5, r0
  401366:	d017      	beq.n	401398 <pio_handler_process+0x48>
  401368:	4f0e      	ldr	r7, [pc, #56]	; (4013a4 <pio_handler_process+0x54>)
  40136a:	f107 040c 	add.w	r4, r7, #12
  40136e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401370:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401374:	42b3      	cmp	r3, r6
  401376:	d10a      	bne.n	40138e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401378:	f854 1c08 	ldr.w	r1, [r4, #-8]
  40137c:	4229      	tst	r1, r5
  40137e:	d006      	beq.n	40138e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401380:	6823      	ldr	r3, [r4, #0]
  401382:	4630      	mov	r0, r6
  401384:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401386:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40138a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40138e:	42bc      	cmp	r4, r7
  401390:	d002      	beq.n	401398 <pio_handler_process+0x48>
  401392:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401394:	2d00      	cmp	r5, #0
  401396:	d1eb      	bne.n	401370 <pio_handler_process+0x20>
  401398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40139c:	004010ed 	.word	0x004010ed
  4013a0:	004010f1 	.word	0x004010f1
  4013a4:	200009d0 	.word	0x200009d0

004013a8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4013a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4013aa:	4c0b      	ldr	r4, [pc, #44]	; (4013d8 <pio_handler_set+0x30>)
  4013ac:	6824      	ldr	r4, [r4, #0]
  4013ae:	2c06      	cmp	r4, #6
  4013b0:	d810      	bhi.n	4013d4 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  4013b2:	4f0a      	ldr	r7, [pc, #40]	; (4013dc <pio_handler_set+0x34>)
  4013b4:	0126      	lsls	r6, r4, #4
  4013b6:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  4013b8:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  4013ba:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  4013bc:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  4013be:	9906      	ldr	r1, [sp, #24]
  4013c0:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  4013c2:	3401      	adds	r4, #1
  4013c4:	4904      	ldr	r1, [pc, #16]	; (4013d8 <pio_handler_set+0x30>)
  4013c6:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4013c8:	4611      	mov	r1, r2
  4013ca:	461a      	mov	r2, r3
  4013cc:	4b04      	ldr	r3, [pc, #16]	; (4013e0 <pio_handler_set+0x38>)
  4013ce:	4798      	blx	r3

	return 0;
  4013d0:	2000      	movs	r0, #0
  4013d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4013d4:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4013d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4013d8:	200009cc 	.word	0x200009cc
  4013dc:	200009d0 	.word	0x200009d0
  4013e0:	004010b5 	.word	0x004010b5

004013e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4013e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4013e6:	4802      	ldr	r0, [pc, #8]	; (4013f0 <PIOA_Handler+0xc>)
  4013e8:	210b      	movs	r1, #11
  4013ea:	4b02      	ldr	r3, [pc, #8]	; (4013f4 <PIOA_Handler+0x10>)
  4013ec:	4798      	blx	r3
  4013ee:	bd08      	pop	{r3, pc}
  4013f0:	400e0e00 	.word	0x400e0e00
  4013f4:	00401351 	.word	0x00401351

004013f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4013fa:	4802      	ldr	r0, [pc, #8]	; (401404 <PIOB_Handler+0xc>)
  4013fc:	210c      	movs	r1, #12
  4013fe:	4b02      	ldr	r3, [pc, #8]	; (401408 <PIOB_Handler+0x10>)
  401400:	4798      	blx	r3
  401402:	bd08      	pop	{r3, pc}
  401404:	400e1000 	.word	0x400e1000
  401408:	00401351 	.word	0x00401351

0040140c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40140c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40140e:	4802      	ldr	r0, [pc, #8]	; (401418 <PIOC_Handler+0xc>)
  401410:	210d      	movs	r1, #13
  401412:	4b02      	ldr	r3, [pc, #8]	; (40141c <PIOC_Handler+0x10>)
  401414:	4798      	blx	r3
  401416:	bd08      	pop	{r3, pc}
  401418:	400e1200 	.word	0x400e1200
  40141c:	00401351 	.word	0x00401351

00401420 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401420:	4b17      	ldr	r3, [pc, #92]	; (401480 <pmc_switch_mck_to_pllack+0x60>)
  401422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401424:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401428:	4310      	orrs	r0, r2
  40142a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40142c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40142e:	f013 0f08 	tst.w	r3, #8
  401432:	d109      	bne.n	401448 <pmc_switch_mck_to_pllack+0x28>
  401434:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401438:	4911      	ldr	r1, [pc, #68]	; (401480 <pmc_switch_mck_to_pllack+0x60>)
  40143a:	e001      	b.n	401440 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40143c:	3b01      	subs	r3, #1
  40143e:	d019      	beq.n	401474 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401440:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401442:	f012 0f08 	tst.w	r2, #8
  401446:	d0f9      	beq.n	40143c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401448:	4b0d      	ldr	r3, [pc, #52]	; (401480 <pmc_switch_mck_to_pllack+0x60>)
  40144a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40144c:	f022 0203 	bic.w	r2, r2, #3
  401450:	f042 0202 	orr.w	r2, r2, #2
  401454:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401456:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401458:	f010 0008 	ands.w	r0, r0, #8
  40145c:	d10c      	bne.n	401478 <pmc_switch_mck_to_pllack+0x58>
  40145e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401462:	4907      	ldr	r1, [pc, #28]	; (401480 <pmc_switch_mck_to_pllack+0x60>)
  401464:	e001      	b.n	40146a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401466:	3b01      	subs	r3, #1
  401468:	d008      	beq.n	40147c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40146a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40146c:	f012 0f08 	tst.w	r2, #8
  401470:	d0f9      	beq.n	401466 <pmc_switch_mck_to_pllack+0x46>
  401472:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401474:	2001      	movs	r0, #1
  401476:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401478:	2000      	movs	r0, #0
  40147a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40147c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40147e:	4770      	bx	lr
  401480:	400e0400 	.word	0x400e0400

00401484 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401484:	b138      	cbz	r0, 401496 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401486:	4911      	ldr	r1, [pc, #68]	; (4014cc <pmc_switch_mainck_to_xtal+0x48>)
  401488:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40148a:	4a11      	ldr	r2, [pc, #68]	; (4014d0 <pmc_switch_mainck_to_xtal+0x4c>)
  40148c:	401a      	ands	r2, r3
  40148e:	4b11      	ldr	r3, [pc, #68]	; (4014d4 <pmc_switch_mainck_to_xtal+0x50>)
  401490:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401492:	620b      	str	r3, [r1, #32]
  401494:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401496:	4a0d      	ldr	r2, [pc, #52]	; (4014cc <pmc_switch_mainck_to_xtal+0x48>)
  401498:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40149a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40149e:	f023 0303 	bic.w	r3, r3, #3
  4014a2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4014a6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4014aa:	0209      	lsls	r1, r1, #8
  4014ac:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4014ae:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014b0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4014b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014b4:	f013 0f01 	tst.w	r3, #1
  4014b8:	d0fb      	beq.n	4014b2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4014ba:	4a04      	ldr	r2, [pc, #16]	; (4014cc <pmc_switch_mainck_to_xtal+0x48>)
  4014bc:	6a13      	ldr	r3, [r2, #32]
  4014be:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4014c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4014c6:	6213      	str	r3, [r2, #32]
  4014c8:	4770      	bx	lr
  4014ca:	bf00      	nop
  4014cc:	400e0400 	.word	0x400e0400
  4014d0:	fec8fffc 	.word	0xfec8fffc
  4014d4:	01370002 	.word	0x01370002

004014d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4014d8:	4b02      	ldr	r3, [pc, #8]	; (4014e4 <pmc_osc_is_ready_mainck+0xc>)
  4014da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4014e0:	4770      	bx	lr
  4014e2:	bf00      	nop
  4014e4:	400e0400 	.word	0x400e0400

004014e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4014e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014ec:	4b01      	ldr	r3, [pc, #4]	; (4014f4 <pmc_disable_pllack+0xc>)
  4014ee:	629a      	str	r2, [r3, #40]	; 0x28
  4014f0:	4770      	bx	lr
  4014f2:	bf00      	nop
  4014f4:	400e0400 	.word	0x400e0400

004014f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014f8:	4b02      	ldr	r3, [pc, #8]	; (401504 <pmc_is_locked_pllack+0xc>)
  4014fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014fc:	f000 0002 	and.w	r0, r0, #2
  401500:	4770      	bx	lr
  401502:	bf00      	nop
  401504:	400e0400 	.word	0x400e0400

00401508 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401508:	281f      	cmp	r0, #31
  40150a:	d80d      	bhi.n	401528 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40150c:	4b08      	ldr	r3, [pc, #32]	; (401530 <pmc_enable_periph_clk+0x28>)
  40150e:	699a      	ldr	r2, [r3, #24]
  401510:	2301      	movs	r3, #1
  401512:	4083      	lsls	r3, r0
  401514:	401a      	ands	r2, r3
  401516:	4293      	cmp	r3, r2
  401518:	d008      	beq.n	40152c <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  40151a:	2301      	movs	r3, #1
  40151c:	fa03 f000 	lsl.w	r0, r3, r0
  401520:	4b03      	ldr	r3, [pc, #12]	; (401530 <pmc_enable_periph_clk+0x28>)
  401522:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401524:	2000      	movs	r0, #0
  401526:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401528:	2001      	movs	r0, #1
  40152a:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40152c:	2000      	movs	r0, #0
}
  40152e:	4770      	bx	lr
  401530:	400e0400 	.word	0x400e0400

00401534 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401534:	e7fe      	b.n	401534 <Dummy_Handler>
  401536:	bf00      	nop

00401538 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401538:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40153a:	4b1e      	ldr	r3, [pc, #120]	; (4015b4 <Reset_Handler+0x7c>)
  40153c:	4a1e      	ldr	r2, [pc, #120]	; (4015b8 <Reset_Handler+0x80>)
  40153e:	429a      	cmp	r2, r3
  401540:	d003      	beq.n	40154a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401542:	4b1e      	ldr	r3, [pc, #120]	; (4015bc <Reset_Handler+0x84>)
  401544:	4a1b      	ldr	r2, [pc, #108]	; (4015b4 <Reset_Handler+0x7c>)
  401546:	429a      	cmp	r2, r3
  401548:	d304      	bcc.n	401554 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40154a:	4b1d      	ldr	r3, [pc, #116]	; (4015c0 <Reset_Handler+0x88>)
  40154c:	4a1d      	ldr	r2, [pc, #116]	; (4015c4 <Reset_Handler+0x8c>)
  40154e:	429a      	cmp	r2, r3
  401550:	d30f      	bcc.n	401572 <Reset_Handler+0x3a>
  401552:	e01a      	b.n	40158a <Reset_Handler+0x52>
  401554:	4b1c      	ldr	r3, [pc, #112]	; (4015c8 <Reset_Handler+0x90>)
  401556:	4c1d      	ldr	r4, [pc, #116]	; (4015cc <Reset_Handler+0x94>)
  401558:	1ae4      	subs	r4, r4, r3
  40155a:	f024 0403 	bic.w	r4, r4, #3
  40155e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401560:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  401562:	4814      	ldr	r0, [pc, #80]	; (4015b4 <Reset_Handler+0x7c>)
  401564:	4914      	ldr	r1, [pc, #80]	; (4015b8 <Reset_Handler+0x80>)
  401566:	585a      	ldr	r2, [r3, r1]
  401568:	501a      	str	r2, [r3, r0]
  40156a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  40156c:	42a3      	cmp	r3, r4
  40156e:	d1fa      	bne.n	401566 <Reset_Handler+0x2e>
  401570:	e7eb      	b.n	40154a <Reset_Handler+0x12>
  401572:	4b17      	ldr	r3, [pc, #92]	; (4015d0 <Reset_Handler+0x98>)
  401574:	4917      	ldr	r1, [pc, #92]	; (4015d4 <Reset_Handler+0x9c>)
  401576:	1ac9      	subs	r1, r1, r3
  401578:	f021 0103 	bic.w	r1, r1, #3
  40157c:	1d1a      	adds	r2, r3, #4
  40157e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401580:	2200      	movs	r2, #0
  401582:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401586:	428b      	cmp	r3, r1
  401588:	d1fb      	bne.n	401582 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40158a:	4a13      	ldr	r2, [pc, #76]	; (4015d8 <Reset_Handler+0xa0>)
  40158c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401590:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401594:	4911      	ldr	r1, [pc, #68]	; (4015dc <Reset_Handler+0xa4>)
  401596:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401598:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  40159c:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4015a0:	d203      	bcs.n	4015aa <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4015a2:	688a      	ldr	r2, [r1, #8]
  4015a4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4015a8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4015aa:	4b0d      	ldr	r3, [pc, #52]	; (4015e0 <Reset_Handler+0xa8>)
  4015ac:	4798      	blx	r3

	/* Branch to main function */
	main();
  4015ae:	4b0d      	ldr	r3, [pc, #52]	; (4015e4 <Reset_Handler+0xac>)
  4015b0:	4798      	blx	r3
  4015b2:	e7fe      	b.n	4015b2 <Reset_Handler+0x7a>
  4015b4:	20000000 	.word	0x20000000
  4015b8:	0040ac38 	.word	0x0040ac38
  4015bc:	20000994 	.word	0x20000994
  4015c0:	20000c28 	.word	0x20000c28
  4015c4:	20000994 	.word	0x20000994
  4015c8:	20000004 	.word	0x20000004
  4015cc:	20000997 	.word	0x20000997
  4015d0:	20000990 	.word	0x20000990
  4015d4:	20000c23 	.word	0x20000c23
  4015d8:	00400000 	.word	0x00400000
  4015dc:	e000ed00 	.word	0xe000ed00
  4015e0:	00403071 	.word	0x00403071
  4015e4:	00401861 	.word	0x00401861

004015e8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  4015e8:	4b39      	ldr	r3, [pc, #228]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  4015ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015ec:	f003 0303 	and.w	r3, r3, #3
  4015f0:	2b01      	cmp	r3, #1
  4015f2:	d00f      	beq.n	401614 <SystemCoreClockUpdate+0x2c>
  4015f4:	b113      	cbz	r3, 4015fc <SystemCoreClockUpdate+0x14>
  4015f6:	2b02      	cmp	r3, #2
  4015f8:	d029      	beq.n	40164e <SystemCoreClockUpdate+0x66>
  4015fa:	e051      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4015fc:	4b35      	ldr	r3, [pc, #212]	; (4016d4 <SystemCoreClockUpdate+0xec>)
  4015fe:	695b      	ldr	r3, [r3, #20]
  401600:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401604:	bf14      	ite	ne
  401606:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40160a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40160e:	4b32      	ldr	r3, [pc, #200]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  401610:	601a      	str	r2, [r3, #0]
  401612:	e045      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401614:	4b2e      	ldr	r3, [pc, #184]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  401616:	6a1b      	ldr	r3, [r3, #32]
  401618:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40161c:	d003      	beq.n	401626 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40161e:	4a2f      	ldr	r2, [pc, #188]	; (4016dc <SystemCoreClockUpdate+0xf4>)
  401620:	4b2d      	ldr	r3, [pc, #180]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  401622:	601a      	str	r2, [r3, #0]
  401624:	e03c      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401626:	4a2e      	ldr	r2, [pc, #184]	; (4016e0 <SystemCoreClockUpdate+0xf8>)
  401628:	4b2b      	ldr	r3, [pc, #172]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  40162a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40162c:	4b28      	ldr	r3, [pc, #160]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  40162e:	6a1b      	ldr	r3, [r3, #32]
  401630:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401634:	2b10      	cmp	r3, #16
  401636:	d002      	beq.n	40163e <SystemCoreClockUpdate+0x56>
  401638:	2b20      	cmp	r3, #32
  40163a:	d004      	beq.n	401646 <SystemCoreClockUpdate+0x5e>
  40163c:	e030      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40163e:	4a29      	ldr	r2, [pc, #164]	; (4016e4 <SystemCoreClockUpdate+0xfc>)
  401640:	4b25      	ldr	r3, [pc, #148]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  401642:	601a      	str	r2, [r3, #0]
				break;
  401644:	e02c      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401646:	4a25      	ldr	r2, [pc, #148]	; (4016dc <SystemCoreClockUpdate+0xf4>)
  401648:	4b23      	ldr	r3, [pc, #140]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  40164a:	601a      	str	r2, [r3, #0]
				break;
  40164c:	e028      	b.n	4016a0 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40164e:	4b20      	ldr	r3, [pc, #128]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  401650:	6a1b      	ldr	r3, [r3, #32]
  401652:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401656:	d003      	beq.n	401660 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401658:	4a20      	ldr	r2, [pc, #128]	; (4016dc <SystemCoreClockUpdate+0xf4>)
  40165a:	4b1f      	ldr	r3, [pc, #124]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  40165c:	601a      	str	r2, [r3, #0]
  40165e:	e012      	b.n	401686 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401660:	4a1f      	ldr	r2, [pc, #124]	; (4016e0 <SystemCoreClockUpdate+0xf8>)
  401662:	4b1d      	ldr	r3, [pc, #116]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  401664:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401666:	4b1a      	ldr	r3, [pc, #104]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  401668:	6a1b      	ldr	r3, [r3, #32]
  40166a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40166e:	2b10      	cmp	r3, #16
  401670:	d002      	beq.n	401678 <SystemCoreClockUpdate+0x90>
  401672:	2b20      	cmp	r3, #32
  401674:	d004      	beq.n	401680 <SystemCoreClockUpdate+0x98>
  401676:	e006      	b.n	401686 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401678:	4a1a      	ldr	r2, [pc, #104]	; (4016e4 <SystemCoreClockUpdate+0xfc>)
  40167a:	4b17      	ldr	r3, [pc, #92]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  40167c:	601a      	str	r2, [r3, #0]
				break;
  40167e:	e002      	b.n	401686 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401680:	4a16      	ldr	r2, [pc, #88]	; (4016dc <SystemCoreClockUpdate+0xf4>)
  401682:	4b15      	ldr	r3, [pc, #84]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  401684:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401686:	4b12      	ldr	r3, [pc, #72]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  401688:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40168a:	6a99      	ldr	r1, [r3, #40]	; 0x28
  40168c:	4b12      	ldr	r3, [pc, #72]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40168e:	f3c0 400a 	ubfx	r0, r0, #16, #11
  401692:	681a      	ldr	r2, [r3, #0]
  401694:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401698:	b2c9      	uxtb	r1, r1
  40169a:	fbb2 f2f1 	udiv	r2, r2, r1
  40169e:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4016a0:	4b0b      	ldr	r3, [pc, #44]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  4016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016a8:	2b70      	cmp	r3, #112	; 0x70
  4016aa:	d107      	bne.n	4016bc <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  4016ac:	4b0a      	ldr	r3, [pc, #40]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  4016ae:	681a      	ldr	r2, [r3, #0]
  4016b0:	490d      	ldr	r1, [pc, #52]	; (4016e8 <SystemCoreClockUpdate+0x100>)
  4016b2:	fba1 0202 	umull	r0, r2, r1, r2
  4016b6:	0852      	lsrs	r2, r2, #1
  4016b8:	601a      	str	r2, [r3, #0]
  4016ba:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4016bc:	4b04      	ldr	r3, [pc, #16]	; (4016d0 <SystemCoreClockUpdate+0xe8>)
  4016be:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4016c0:	4b05      	ldr	r3, [pc, #20]	; (4016d8 <SystemCoreClockUpdate+0xf0>)
  4016c2:	f3c1 1102 	ubfx	r1, r1, #4, #3
  4016c6:	681a      	ldr	r2, [r3, #0]
  4016c8:	40ca      	lsrs	r2, r1
  4016ca:	601a      	str	r2, [r3, #0]
  4016cc:	4770      	bx	lr
  4016ce:	bf00      	nop
  4016d0:	400e0400 	.word	0x400e0400
  4016d4:	400e1410 	.word	0x400e1410
  4016d8:	200000e4 	.word	0x200000e4
  4016dc:	00b71b00 	.word	0x00b71b00
  4016e0:	003d0900 	.word	0x003d0900
  4016e4:	007a1200 	.word	0x007a1200
  4016e8:	aaaaaaab 	.word	0xaaaaaaab

004016ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4016ec:	4b09      	ldr	r3, [pc, #36]	; (401714 <_sbrk+0x28>)
  4016ee:	681b      	ldr	r3, [r3, #0]
  4016f0:	b913      	cbnz	r3, 4016f8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4016f2:	4a09      	ldr	r2, [pc, #36]	; (401718 <_sbrk+0x2c>)
  4016f4:	4b07      	ldr	r3, [pc, #28]	; (401714 <_sbrk+0x28>)
  4016f6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4016f8:	4b06      	ldr	r3, [pc, #24]	; (401714 <_sbrk+0x28>)
  4016fa:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4016fc:	181a      	adds	r2, r3, r0
  4016fe:	4907      	ldr	r1, [pc, #28]	; (40171c <_sbrk+0x30>)
  401700:	4291      	cmp	r1, r2
  401702:	db04      	blt.n	40170e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401704:	4610      	mov	r0, r2
  401706:	4a03      	ldr	r2, [pc, #12]	; (401714 <_sbrk+0x28>)
  401708:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40170a:	4618      	mov	r0, r3
  40170c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40170e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401712:	4770      	bx	lr
  401714:	20000a40 	.word	0x20000a40
  401718:	20001428 	.word	0x20001428
  40171c:	20005ffc 	.word	0x20005ffc

00401720 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401720:	f04f 30ff 	mov.w	r0, #4294967295
  401724:	4770      	bx	lr
  401726:	bf00      	nop

00401728 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401728:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40172c:	604b      	str	r3, [r1, #4]

	return 0;
}
  40172e:	2000      	movs	r0, #0
  401730:	4770      	bx	lr
  401732:	bf00      	nop

00401734 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401734:	2001      	movs	r0, #1
  401736:	4770      	bx	lr

00401738 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401738:	2000      	movs	r0, #0
  40173a:	4770      	bx	lr

0040173c <pin_riseedge_handler>:
		gpio_set_pin_low(LED2_GPIO);
		printf("STOP\r\n");
	}
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
  40173c:	b510      	push	{r4, lr}
	if ( (id == ID_PIOA) && ( mask == PIO_PA17 ) ){
  40173e:	280b      	cmp	r0, #11
  401740:	d118      	bne.n	401774 <pin_riseedge_handler+0x38>
  401742:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
  401746:	d109      	bne.n	40175c <pin_riseedge_handler+0x20>
		degrees_cont -= passo_encoder;
  401748:	4c0b      	ldr	r4, [pc, #44]	; (401778 <pin_riseedge_handler+0x3c>)
  40174a:	6820      	ldr	r0, [r4, #0]
  40174c:	490b      	ldr	r1, [pc, #44]	; (40177c <pin_riseedge_handler+0x40>)
  40174e:	4b0c      	ldr	r3, [pc, #48]	; (401780 <pin_riseedge_handler+0x44>)
  401750:	4798      	blx	r3
  401752:	6020      	str	r0, [r4, #0]
		gpio_toggle_pin(LED1_GPIO);
  401754:	202e      	movs	r0, #46	; 0x2e
  401756:	4b0b      	ldr	r3, [pc, #44]	; (401784 <pin_riseedge_handler+0x48>)
  401758:	4798      	blx	r3
  40175a:	bd10      	pop	{r4, pc}
	} else if ( (id == ID_PIOA) && ( mask == PIO_PA18 ) ){
  40175c:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
  401760:	d108      	bne.n	401774 <pin_riseedge_handler+0x38>
		degrees_cont += passo_encoder;
  401762:	4c05      	ldr	r4, [pc, #20]	; (401778 <pin_riseedge_handler+0x3c>)
  401764:	6820      	ldr	r0, [r4, #0]
  401766:	4905      	ldr	r1, [pc, #20]	; (40177c <pin_riseedge_handler+0x40>)
  401768:	4b07      	ldr	r3, [pc, #28]	; (401788 <pin_riseedge_handler+0x4c>)
  40176a:	4798      	blx	r3
  40176c:	6020      	str	r0, [r4, #0]
		gpio_toggle_pin(LED2_GPIO);
  40176e:	2019      	movs	r0, #25
  401770:	4b04      	ldr	r3, [pc, #16]	; (401784 <pin_riseedge_handler+0x48>)
  401772:	4798      	blx	r3
  401774:	bd10      	pop	{r4, pc}
  401776:	bf00      	nop
  401778:	20000a58 	.word	0x20000a58
  40177c:	3eb40000 	.word	0x3eb40000
  401780:	00402a7d 	.word	0x00402a7d
  401784:	0040112d 	.word	0x0040112d
  401788:	00402a81 	.word	0x00402a81

0040178c <verificar_twi>:
uint32_t flag_teste = 0;

uint32_t cont_ticks = 0;
uint32_t cont_t = 0;

void verificar_twi(void){
  40178c:	b508      	push	{r3, lr}
	if (twi_status != TWI_SUCCESS){
  40178e:	4b05      	ldr	r3, [pc, #20]	; (4017a4 <verificar_twi+0x18>)
  401790:	781b      	ldrb	r3, [r3, #0]
  401792:	b12b      	cbz	r3, 4017a0 <verificar_twi+0x14>
		gpio_set_pin_low(LED2_GPIO);
  401794:	2019      	movs	r0, #25
  401796:	4b04      	ldr	r3, [pc, #16]	; (4017a8 <verificar_twi+0x1c>)
  401798:	4798      	blx	r3
		printf("STOP\r\n");
  40179a:	4804      	ldr	r0, [pc, #16]	; (4017ac <verificar_twi+0x20>)
  40179c:	4b04      	ldr	r3, [pc, #16]	; (4017b0 <verificar_twi+0x24>)
  40179e:	4798      	blx	r3
  4017a0:	bd08      	pop	{r3, pc}
  4017a2:	bf00      	nop
  4017a4:	200000e8 	.word	0x200000e8
  4017a8:	00401111 	.word	0x00401111
  4017ac:	0040a87c 	.word	0x0040a87c
  4017b0:	004030c1 	.word	0x004030c1

004017b4 <config_interrupt>:
		degrees_cont += passo_encoder;
		gpio_toggle_pin(LED2_GPIO);
	}
}

void config_interrupt (void){
  4017b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4017b8:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOA);
  4017ba:	200b      	movs	r0, #11
  4017bc:	4b20      	ldr	r3, [pc, #128]	; (401840 <config_interrupt+0x8c>)
  4017be:	4798      	blx	r3
	
	pio_set_input(PIOA, PIO_PA17, PIO_DEFAULT);
  4017c0:	4c20      	ldr	r4, [pc, #128]	; (401844 <config_interrupt+0x90>)
  4017c2:	4620      	mov	r0, r4
  4017c4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017c8:	2200      	movs	r2, #0
  4017ca:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401858 <config_interrupt+0xa4>
  4017ce:	47c8      	blx	r9
	pio_pull_down(PIOA, PIO_PA17, ENABLE);
  4017d0:	4620      	mov	r0, r4
  4017d2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017d6:	2201      	movs	r2, #1
  4017d8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 40185c <config_interrupt+0xa8>
  4017dc:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  4017de:	4f1a      	ldr	r7, [pc, #104]	; (401848 <config_interrupt+0x94>)
  4017e0:	9700      	str	r7, [sp, #0]
  4017e2:	4620      	mov	r0, r4
  4017e4:	210b      	movs	r1, #11
  4017e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4017ea:	2370      	movs	r3, #112	; 0x70
  4017ec:	4e17      	ldr	r6, [pc, #92]	; (40184c <config_interrupt+0x98>)
  4017ee:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, PIO_PA17);
  4017f0:	4620      	mov	r0, r4
  4017f2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017f6:	4d16      	ldr	r5, [pc, #88]	; (401850 <config_interrupt+0x9c>)
  4017f8:	47a8      	blx	r5
	
	pio_set_input(PIOA, PIO_PA18, PIO_DEFAULT);
  4017fa:	4620      	mov	r0, r4
  4017fc:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401800:	2200      	movs	r2, #0
  401802:	47c8      	blx	r9
	pio_pull_down(PIOA, PIO_PA18, ENABLE);
  401804:	4620      	mov	r0, r4
  401806:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  40180a:	2201      	movs	r2, #1
  40180c:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  40180e:	9700      	str	r7, [sp, #0]
  401810:	4620      	mov	r0, r4
  401812:	210b      	movs	r1, #11
  401814:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401818:	2370      	movs	r3, #112	; 0x70
  40181a:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, PIO_PA18);
  40181c:	4620      	mov	r0, r4
  40181e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401822:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401824:	4b0b      	ldr	r3, [pc, #44]	; (401854 <config_interrupt+0xa0>)
  401826:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40182a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40182e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401832:	2110      	movs	r1, #16
  401834:	f883 130b 	strb.w	r1, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401838:	601a      	str	r2, [r3, #0]
	
	NVIC_DisableIRQ(PIOA_IRQn);
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn, 1);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  40183a:	b003      	add	sp, #12
  40183c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401840:	00401509 	.word	0x00401509
  401844:	400e0e00 	.word	0x400e0e00
  401848:	0040173d 	.word	0x0040173d
  40184c:	004013a9 	.word	0x004013a9
  401850:	004010e5 	.word	0x004010e5
  401854:	e000e100 	.word	0xe000e100
  401858:	00401049 	.word	0x00401049
  40185c:	004010a5 	.word	0x004010a5

00401860 <main>:

int main (void)
{
  401860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401864:	b09d      	sub	sp, #116	; 0x74
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  401866:	4b90      	ldr	r3, [pc, #576]	; (401aa8 <main+0x248>)
  401868:	4798      	blx	r3
	board_init();
  40186a:	4b90      	ldr	r3, [pc, #576]	; (401aac <main+0x24c>)
  40186c:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
	
	config_timer();
  40186e:	4b90      	ldr	r3, [pc, #576]	; (401ab0 <main+0x250>)
  401870:	4798      	blx	r3
	configure_console();
  401872:	4b90      	ldr	r3, [pc, #576]	; (401ab4 <main+0x254>)
  401874:	4798      	blx	r3
	config_interrupt();
  401876:	4b90      	ldr	r3, [pc, #576]	; (401ab8 <main+0x258>)
  401878:	4798      	blx	r3
	/*TWI0:
	- Clock:	PA4 (Laranja)
	- Data:		PA3 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	twi_status = twi_init();
  40187a:	4b90      	ldr	r3, [pc, #576]	; (401abc <main+0x25c>)
  40187c:	4798      	blx	r3
  40187e:	4b90      	ldr	r3, [pc, #576]	; (401ac0 <main+0x260>)
  401880:	7018      	strb	r0, [r3, #0]
	if (twi_status == TWI_SUCCESS)
  401882:	b9a0      	cbnz	r0, 4018ae <main+0x4e>
	{
		adxl_init();
  401884:	4b8f      	ldr	r3, [pc, #572]	; (401ac4 <main+0x264>)
  401886:	4798      	blx	r3
		angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
  401888:	488f      	ldr	r0, [pc, #572]	; (401ac8 <main+0x268>)
  40188a:	211d      	movs	r1, #29
  40188c:	4c8f      	ldr	r4, [pc, #572]	; (401acc <main+0x26c>)
  40188e:	47a0      	blx	r4
		angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
  401890:	488f      	ldr	r0, [pc, #572]	; (401ad0 <main+0x270>)
  401892:	2153      	movs	r1, #83	; 0x53
  401894:	47a0      	blx	r4
		itg_init();
  401896:	4b8f      	ldr	r3, [pc, #572]	; (401ad4 <main+0x274>)
  401898:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	printf("OK!\r\n");
  40189a:	488f      	ldr	r0, [pc, #572]	; (401ad8 <main+0x278>)
  40189c:	4b8f      	ldr	r3, [pc, #572]	; (401adc <main+0x27c>)
  40189e:	4798      	blx	r3
	cont_t = g_ul_ms_ticks;
  4018a0:	4b8f      	ldr	r3, [pc, #572]	; (401ae0 <main+0x280>)
  4018a2:	681a      	ldr	r2, [r3, #0]
  4018a4:	4b8f      	ldr	r3, [pc, #572]	; (401ae4 <main+0x284>)
  4018a6:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_t) >= 5000)
  4018a8:	f8df a234 	ldr.w	sl, [pc, #564]	; 401ae0 <main+0x280>
  4018ac:	e007      	b.n	4018be <main+0x5e>
		adxl_init();
		angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
		angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
		itg_init();
	} else {
		printf("Erro TWI");
  4018ae:	488e      	ldr	r0, [pc, #568]	; (401ae8 <main+0x288>)
  4018b0:	4b8a      	ldr	r3, [pc, #552]	; (401adc <main+0x27c>)
  4018b2:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
  4018b4:	2519      	movs	r5, #25
  4018b6:	4c8d      	ldr	r4, [pc, #564]	; (401aec <main+0x28c>)
  4018b8:	4628      	mov	r0, r5
  4018ba:	47a0      	blx	r4
  4018bc:	e7fc      	b.n	4018b8 <main+0x58>
	printf("OK!\r\n");
	cont_t = g_ul_ms_ticks;
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_t) >= 5000)
  4018be:	f8df 9224 	ldr.w	r9, [pc, #548]	; 401ae4 <main+0x284>
  4018c2:	f8da 2000 	ldr.w	r2, [sl]
  4018c6:	f8d9 3000 	ldr.w	r3, [r9]
  4018ca:	1ad3      	subs	r3, r2, r3
  4018cc:	f241 3287 	movw	r2, #4999	; 0x1387
  4018d0:	4293      	cmp	r3, r2
  4018d2:	d906      	bls.n	4018e2 <main+0x82>
		{
			gpio_toggle_pin(LED0_GPIO);
  4018d4:	2017      	movs	r0, #23
  4018d6:	4b86      	ldr	r3, [pc, #536]	; (401af0 <main+0x290>)
  4018d8:	4798      	blx	r3
			cont_t = g_ul_ms_ticks;
  4018da:	f8da 3000 	ldr.w	r3, [sl]
  4018de:	f8c9 3000 	str.w	r3, [r9]
		}

		if (flag_go){
  4018e2:	4b84      	ldr	r3, [pc, #528]	; (401af4 <main+0x294>)
  4018e4:	781b      	ldrb	r3, [r3, #0]
  4018e6:	2b00      	cmp	r3, #0
  4018e8:	f000 8089 	beq.w	4019fe <main+0x19e>
			if (flag_time_sample){
  4018ec:	4b82      	ldr	r3, [pc, #520]	; (401af8 <main+0x298>)
  4018ee:	781b      	ldrb	r3, [r3, #0]
  4018f0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4018f4:	f000 8083 	beq.w	4019fe <main+0x19e>
				flag_time_sample = 0;
  4018f8:	2200      	movs	r2, #0
  4018fa:	4b7f      	ldr	r3, [pc, #508]	; (401af8 <main+0x298>)
  4018fc:	701a      	strb	r2, [r3, #0]
				cont_ticks = g_ul_ms_ticks;
  4018fe:	f8da 3000 	ldr.w	r3, [sl]
  401902:	4d7e      	ldr	r5, [pc, #504]	; (401afc <main+0x29c>)
  401904:	602b      	str	r3, [r5, #0]
				get_all_acel_value(&acel_adxl_high, ADXL_ADDR_HIGH);
  401906:	4f7e      	ldr	r7, [pc, #504]	; (401b00 <main+0x2a0>)
  401908:	4638      	mov	r0, r7
  40190a:	211d      	movs	r1, #29
  40190c:	4c7d      	ldr	r4, [pc, #500]	; (401b04 <main+0x2a4>)
  40190e:	47a0      	blx	r4
				get_all_acel_value(&acel_adxl_low, ADXL_ADDR_LOW);
  401910:	4e7d      	ldr	r6, [pc, #500]	; (401b08 <main+0x2a8>)
  401912:	4630      	mov	r0, r6
  401914:	2153      	movs	r1, #83	; 0x53
  401916:	47a0      	blx	r4
				twi_status |= angleXY_filter(&angle_filter_low, &gyroz_low, ADXL_ADDR_LOW, ITG_ADDR_LOW);
				
				twi_status |= angleXY(&angle_nofilter_high,ADXL_ADDR_HIGH);
				twi_status |= angleXY(&angle_nofilter_low,ADXL_ADDR_LOW);*/
				
				twi_status |= angleXY_dynamic(&angle_dynamic);
  401918:	487c      	ldr	r0, [pc, #496]	; (401b0c <main+0x2ac>)
  40191a:	4b7d      	ldr	r3, [pc, #500]	; (401b10 <main+0x2b0>)
  40191c:	4798      	blx	r3
  40191e:	4b68      	ldr	r3, [pc, #416]	; (401ac0 <main+0x260>)
  401920:	781a      	ldrb	r2, [r3, #0]
  401922:	4310      	orrs	r0, r2
  401924:	7018      	strb	r0, [r3, #0]
				verificar_twi();
  401926:	4b7b      	ldr	r3, [pc, #492]	; (401b14 <main+0x2b4>)
  401928:	4798      	blx	r3
				
				//Enviando via Serial os Valores:
				snprintf(buf, sizeof(buf), "%.3f %.3f %.3f %.3f %.1f %.1f %.1f %.1f %.1f %.1f %.3f %.1f %.1f\r\n",acel_adxl_high[0], acel_adxl_high[1],
  40192a:	f8df 8248 	ldr.w	r8, [pc, #584]	; 401b74 <main+0x314>
  40192e:	f8d8 b000 	ldr.w	fp, [r8]
  401932:	4c79      	ldr	r4, [pc, #484]	; (401b18 <main+0x2b8>)
  401934:	6838      	ldr	r0, [r7, #0]
  401936:	47a0      	blx	r4
  401938:	e9cd 0100 	strd	r0, r1, [sp]
  40193c:	6878      	ldr	r0, [r7, #4]
  40193e:	47a0      	blx	r4
  401940:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401944:	6830      	ldr	r0, [r6, #0]
  401946:	47a0      	blx	r4
  401948:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40194c:	6870      	ldr	r0, [r6, #4]
  40194e:	47a0      	blx	r4
  401950:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401954:	4b71      	ldr	r3, [pc, #452]	; (401b1c <main+0x2bc>)
  401956:	6818      	ldr	r0, [r3, #0]
  401958:	47a0      	blx	r4
  40195a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40195e:	4b70      	ldr	r3, [pc, #448]	; (401b20 <main+0x2c0>)
  401960:	6818      	ldr	r0, [r3, #0]
  401962:	47a0      	blx	r4
  401964:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401968:	4b57      	ldr	r3, [pc, #348]	; (401ac8 <main+0x268>)
  40196a:	6818      	ldr	r0, [r3, #0]
  40196c:	47a0      	blx	r4
  40196e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401972:	4b57      	ldr	r3, [pc, #348]	; (401ad0 <main+0x270>)
  401974:	6818      	ldr	r0, [r3, #0]
  401976:	47a0      	blx	r4
  401978:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  40197c:	4b69      	ldr	r3, [pc, #420]	; (401b24 <main+0x2c4>)
  40197e:	6818      	ldr	r0, [r3, #0]
  401980:	47a0      	blx	r4
  401982:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  401986:	4b68      	ldr	r3, [pc, #416]	; (401b28 <main+0x2c8>)
  401988:	6818      	ldr	r0, [r3, #0]
  40198a:	47a0      	blx	r4
  40198c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  401990:	4a5e      	ldr	r2, [pc, #376]	; (401b0c <main+0x2ac>)
  401992:	6810      	ldr	r0, [r2, #0]
  401994:	47a0      	blx	r4
  401996:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40199a:	4658      	mov	r0, fp
  40199c:	47a0      	blx	r4
  40199e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
																										gyroz_high, gyroz_low,
																										angle_filter_high, angle_filter_low,
																										angle_nofilter_high, angle_nofilter_low,
																										angle_dynamic[0],
																										degrees_cont,
																										( (degrees_cont - ant_degrees_cont)/0.02)  );
  4019a2:	4e62      	ldr	r6, [pc, #392]	; (401b2c <main+0x2cc>)
  4019a4:	4658      	mov	r0, fp
  4019a6:	6831      	ldr	r1, [r6, #0]
  4019a8:	4b61      	ldr	r3, [pc, #388]	; (401b30 <main+0x2d0>)
  4019aa:	4798      	blx	r3
				
				twi_status |= angleXY_dynamic(&angle_dynamic);
				verificar_twi();
				
				//Enviando via Serial os Valores:
				snprintf(buf, sizeof(buf), "%.3f %.3f %.3f %.3f %.1f %.1f %.1f %.1f %.1f %.1f %.3f %.1f %.1f\r\n",acel_adxl_high[0], acel_adxl_high[1],
  4019ac:	47a0      	blx	r4
  4019ae:	a33c      	add	r3, pc, #240	; (adr r3, 401aa0 <main+0x240>)
  4019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019b4:	4c5f      	ldr	r4, [pc, #380]	; (401b34 <main+0x2d4>)
  4019b6:	47a0      	blx	r4
  4019b8:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
  4019bc:	485e      	ldr	r0, [pc, #376]	; (401b38 <main+0x2d8>)
  4019be:	21c8      	movs	r1, #200	; 0xc8
  4019c0:	4a5e      	ldr	r2, [pc, #376]	; (401b3c <main+0x2dc>)
  4019c2:	4b5f      	ldr	r3, [pc, #380]	; (401b40 <main+0x2e0>)
  4019c4:	4798      	blx	r3
																										angle_filter_high, angle_filter_low,
																										angle_nofilter_high, angle_nofilter_low,
																										angle_dynamic[0],
																										degrees_cont,
																										( (degrees_cont - ant_degrees_cont)/0.02)  );
				printf(buf);
  4019c6:	485c      	ldr	r0, [pc, #368]	; (401b38 <main+0x2d8>)
  4019c8:	4b44      	ldr	r3, [pc, #272]	; (401adc <main+0x27c>)
  4019ca:	4798      	blx	r3
				cont_timer++;
  4019cc:	4a5d      	ldr	r2, [pc, #372]	; (401b44 <main+0x2e4>)
  4019ce:	6813      	ldr	r3, [r2, #0]
  4019d0:	3301      	adds	r3, #1
  4019d2:	6013      	str	r3, [r2, #0]
				ant_degrees_cont = degrees_cont;
  4019d4:	f8d8 2000 	ldr.w	r2, [r8]
  4019d8:	6032      	str	r2, [r6, #0]
				cont_ticks = g_ul_ms_ticks - cont_ticks;
  4019da:	f8da 1000 	ldr.w	r1, [sl]
  4019de:	682a      	ldr	r2, [r5, #0]
  4019e0:	1a8a      	subs	r2, r1, r2
  4019e2:	602a      	str	r2, [r5, #0]
				if (cont_timer >= cont_test){
  4019e4:	4a58      	ldr	r2, [pc, #352]	; (401b48 <main+0x2e8>)
  4019e6:	6812      	ldr	r2, [r2, #0]
  4019e8:	4293      	cmp	r3, r2
  4019ea:	d308      	bcc.n	4019fe <main+0x19e>
					flag_go = 0;
  4019ec:	2200      	movs	r2, #0
  4019ee:	4b41      	ldr	r3, [pc, #260]	; (401af4 <main+0x294>)
  4019f0:	701a      	strb	r2, [r3, #0]
					printf("STOP\r\n");
  4019f2:	4856      	ldr	r0, [pc, #344]	; (401b4c <main+0x2ec>)
  4019f4:	4b39      	ldr	r3, [pc, #228]	; (401adc <main+0x27c>)
  4019f6:	4798      	blx	r3
					gpio_set_pin_high(LED0_GPIO);
  4019f8:	2017      	movs	r0, #23
  4019fa:	4b55      	ldr	r3, [pc, #340]	; (401b50 <main+0x2f0>)
  4019fc:	4798      	blx	r3
				}
			}
		}
		
		//TRATANDO VALORES RECEBIDOS NA SERIAL:
		if (uc_flag){
  4019fe:	4b55      	ldr	r3, [pc, #340]	; (401b54 <main+0x2f4>)
  401a00:	781b      	ldrb	r3, [r3, #0]
  401a02:	f013 0fff 	tst.w	r3, #255	; 0xff
  401a06:	f43f af5c 	beq.w	4018c2 <main+0x62>
			uc_flag = 0;
  401a0a:	2200      	movs	r2, #0
  401a0c:	4b51      	ldr	r3, [pc, #324]	; (401b54 <main+0x2f4>)
  401a0e:	701a      	strb	r2, [r3, #0]
			
			switch (keys[0]){
  401a10:	4b51      	ldr	r3, [pc, #324]	; (401b58 <main+0x2f8>)
  401a12:	781b      	ldrb	r3, [r3, #0]
  401a14:	2b67      	cmp	r3, #103	; 0x67
  401a16:	d006      	beq.n	401a26 <main+0x1c6>
  401a18:	2b74      	cmp	r3, #116	; 0x74
  401a1a:	f000 80c7 	beq.w	401bac <main+0x34c>
  401a1e:	2b53      	cmp	r3, #83	; 0x53
  401a20:	f47f af4d 	bne.w	4018be <main+0x5e>
  401a24:	e0ac      	b.n	401b80 <main+0x320>
				case 'g':
					if ( keys[1] == 'o'){
  401a26:	4b4c      	ldr	r3, [pc, #304]	; (401b58 <main+0x2f8>)
  401a28:	785b      	ldrb	r3, [r3, #1]
  401a2a:	2b6f      	cmp	r3, #111	; 0x6f
  401a2c:	f47f af47 	bne.w	4018be <main+0x5e>
						flag_go = 1;
  401a30:	2201      	movs	r2, #1
  401a32:	4b30      	ldr	r3, [pc, #192]	; (401af4 <main+0x294>)
  401a34:	701a      	strb	r2, [r3, #0]
						flag_time_sample = 0;
  401a36:	2400      	movs	r4, #0
  401a38:	4b2f      	ldr	r3, [pc, #188]	; (401af8 <main+0x298>)
  401a3a:	701c      	strb	r4, [r3, #0]
						cont_test = (time_test*TIMER_CONSTANT)/TIME_SAMPLE;
  401a3c:	4d47      	ldr	r5, [pc, #284]	; (401b5c <main+0x2fc>)
  401a3e:	4b48      	ldr	r3, [pc, #288]	; (401b60 <main+0x300>)
  401a40:	6818      	ldr	r0, [r3, #0]
  401a42:	4948      	ldr	r1, [pc, #288]	; (401b64 <main+0x304>)
  401a44:	47a8      	blx	r5
  401a46:	4948      	ldr	r1, [pc, #288]	; (401b68 <main+0x308>)
  401a48:	4b48      	ldr	r3, [pc, #288]	; (401b6c <main+0x30c>)
  401a4a:	4798      	blx	r3
  401a4c:	4b48      	ldr	r3, [pc, #288]	; (401b70 <main+0x310>)
  401a4e:	4798      	blx	r3
  401a50:	4b3d      	ldr	r3, [pc, #244]	; (401b48 <main+0x2e8>)
  401a52:	6018      	str	r0, [r3, #0]
						cont_timer = 0;
  401a54:	4b3b      	ldr	r3, [pc, #236]	; (401b44 <main+0x2e4>)
  401a56:	601c      	str	r4, [r3, #0]
						gpio_set_pin_low(LED0_GPIO);
  401a58:	2017      	movs	r0, #23
  401a5a:	4b24      	ldr	r3, [pc, #144]	; (401aec <main+0x28c>)
  401a5c:	4798      	blx	r3
						degrees_cont = 0;
  401a5e:	4b45      	ldr	r3, [pc, #276]	; (401b74 <main+0x314>)
  401a60:	2200      	movs	r2, #0
  401a62:	601a      	str	r2, [r3, #0]
						ant_degrees_cont = 0;
  401a64:	4b31      	ldr	r3, [pc, #196]	; (401b2c <main+0x2cc>)
  401a66:	601a      	str	r2, [r3, #0]
						angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
  401a68:	4817      	ldr	r0, [pc, #92]	; (401ac8 <main+0x268>)
  401a6a:	211d      	movs	r1, #29
  401a6c:	4c17      	ldr	r4, [pc, #92]	; (401acc <main+0x26c>)
  401a6e:	47a0      	blx	r4
						angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
  401a70:	4817      	ldr	r0, [pc, #92]	; (401ad0 <main+0x270>)
  401a72:	2153      	movs	r1, #83	; 0x53
  401a74:	47a0      	blx	r4
						
						float angle_init_high, angle_init_low;
						angleXY(&angle_init_high,ADXL_ADDR_HIGH);
  401a76:	a81a      	add	r0, sp, #104	; 0x68
  401a78:	211d      	movs	r1, #29
  401a7a:	47a0      	blx	r4
						angleXY(&angle_init_low,ADXL_ADDR_HIGH);
  401a7c:	a81b      	add	r0, sp, #108	; 0x6c
  401a7e:	211d      	movs	r1, #29
  401a80:	47a0      	blx	r4
						angle_dynamic[0] = (angle_init_high + angle_init_low)/2;
  401a82:	981a      	ldr	r0, [sp, #104]	; 0x68
  401a84:	991b      	ldr	r1, [sp, #108]	; 0x6c
  401a86:	4b3c      	ldr	r3, [pc, #240]	; (401b78 <main+0x318>)
  401a88:	4798      	blx	r3
  401a8a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401a8e:	47a8      	blx	r5
  401a90:	4b1e      	ldr	r3, [pc, #120]	; (401b0c <main+0x2ac>)
  401a92:	6018      	str	r0, [r3, #0]
						init_measure();
  401a94:	4b39      	ldr	r3, [pc, #228]	; (401b7c <main+0x31c>)
  401a96:	4798      	blx	r3
  401a98:	e711      	b.n	4018be <main+0x5e>
  401a9a:	bf00      	nop
  401a9c:	f3af 8000 	nop.w
  401aa0:	47ae147b 	.word	0x47ae147b
  401aa4:	3f947ae1 	.word	0x3f947ae1
  401aa8:	00400e55 	.word	0x00400e55
  401aac:	00400edd 	.word	0x00400edd
  401ab0:	00400b19 	.word	0x00400b19
  401ab4:	00400c4d 	.word	0x00400c4d
  401ab8:	004017b5 	.word	0x004017b5
  401abc:	0040037d 	.word	0x0040037d
  401ac0:	200000e8 	.word	0x200000e8
  401ac4:	00400401 	.word	0x00400401
  401ac8:	20000a48 	.word	0x20000a48
  401acc:	004004f1 	.word	0x004004f1
  401ad0:	20000a44 	.word	0x20000a44
  401ad4:	00400475 	.word	0x00400475
  401ad8:	0040a884 	.word	0x0040a884
  401adc:	004030c1 	.word	0x004030c1
  401ae0:	200009c4 	.word	0x200009c4
  401ae4:	20000a6c 	.word	0x20000a6c
  401ae8:	0040a88c 	.word	0x0040a88c
  401aec:	00401111 	.word	0x00401111
  401af0:	0040112d 	.word	0x0040112d
  401af4:	20000a50 	.word	0x20000a50
  401af8:	200009c8 	.word	0x200009c8
  401afc:	20000a4c 	.word	0x20000a4c
  401b00:	20000b30 	.word	0x20000b30
  401b04:	00400949 	.word	0x00400949
  401b08:	20000c18 	.word	0x20000c18
  401b0c:	20000b3c 	.word	0x20000b3c
  401b10:	00400691 	.word	0x00400691
  401b14:	0040178d 	.word	0x0040178d
  401b18:	00402509 	.word	0x00402509
  401b1c:	20000a74 	.word	0x20000a74
  401b20:	20000a54 	.word	0x20000a54
  401b24:	20000a5c 	.word	0x20000a5c
  401b28:	20000a64 	.word	0x20000a64
  401b2c:	20000a60 	.word	0x20000a60
  401b30:	00402a7d 	.word	0x00402a7d
  401b34:	00402805 	.word	0x00402805
  401b38:	20000b50 	.word	0x20000b50
  401b3c:	0040a898 	.word	0x0040a898
  401b40:	0040328d 	.word	0x0040328d
  401b44:	20000a70 	.word	0x20000a70
  401b48:	20000a68 	.word	0x20000a68
  401b4c:	0040a87c 	.word	0x0040a87c
  401b50:	004010f5 	.word	0x004010f5
  401b54:	200009c9 	.word	0x200009c9
  401b58:	20000ab8 	.word	0x20000ab8
  401b5c:	00402c91 	.word	0x00402c91
  401b60:	200000ec 	.word	0x200000ec
  401b64:	461c4000 	.word	0x461c4000
  401b68:	42c80000 	.word	0x42c80000
  401b6c:	00402df9 	.word	0x00402df9
  401b70:	0040301d 	.word	0x0040301d
  401b74:	20000a58 	.word	0x20000a58
  401b78:	00402a81 	.word	0x00402a81
  401b7c:	00400661 	.word	0x00400661
					}
				break;
				
				case 'S':
					if ( (keys[1] == 'T') && (keys[2] == 'O') && (keys[3] == 'P') ){
  401b80:	4b13      	ldr	r3, [pc, #76]	; (401bd0 <main+0x370>)
  401b82:	785b      	ldrb	r3, [r3, #1]
  401b84:	2b54      	cmp	r3, #84	; 0x54
  401b86:	f47f ae9a 	bne.w	4018be <main+0x5e>
  401b8a:	4b11      	ldr	r3, [pc, #68]	; (401bd0 <main+0x370>)
  401b8c:	789b      	ldrb	r3, [r3, #2]
  401b8e:	2b4f      	cmp	r3, #79	; 0x4f
  401b90:	f47f ae95 	bne.w	4018be <main+0x5e>
  401b94:	4b0e      	ldr	r3, [pc, #56]	; (401bd0 <main+0x370>)
  401b96:	78db      	ldrb	r3, [r3, #3]
  401b98:	2b50      	cmp	r3, #80	; 0x50
  401b9a:	f47f ae90 	bne.w	4018be <main+0x5e>
						flag_go = 0;
  401b9e:	2200      	movs	r2, #0
  401ba0:	4b0c      	ldr	r3, [pc, #48]	; (401bd4 <main+0x374>)
  401ba2:	701a      	strb	r2, [r3, #0]
						gpio_set_pin_high(LED0_GPIO);
  401ba4:	2017      	movs	r0, #23
  401ba6:	4b0c      	ldr	r3, [pc, #48]	; (401bd8 <main+0x378>)
  401ba8:	4798      	blx	r3
  401baa:	e688      	b.n	4018be <main+0x5e>
					}
				break;
				
				case 't':
					shift_left(keys, sizeof(keys));
  401bac:	4c08      	ldr	r4, [pc, #32]	; (401bd0 <main+0x370>)
  401bae:	4620      	mov	r0, r4
  401bb0:	2164      	movs	r1, #100	; 0x64
  401bb2:	4b0a      	ldr	r3, [pc, #40]	; (401bdc <main+0x37c>)
  401bb4:	4798      	blx	r3
					if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401bb6:	7823      	ldrb	r3, [r4, #0]
  401bb8:	3b30      	subs	r3, #48	; 0x30
  401bba:	b2db      	uxtb	r3, r3
  401bbc:	2b09      	cmp	r3, #9
  401bbe:	f63f ae7e 	bhi.w	4018be <main+0x5e>
						time_test = atoff(keys);
  401bc2:	4620      	mov	r0, r4
  401bc4:	4b06      	ldr	r3, [pc, #24]	; (401be0 <main+0x380>)
  401bc6:	4798      	blx	r3
  401bc8:	4b06      	ldr	r3, [pc, #24]	; (401be4 <main+0x384>)
  401bca:	6018      	str	r0, [r3, #0]
  401bcc:	e677      	b.n	4018be <main+0x5e>
  401bce:	bf00      	nop
  401bd0:	20000ab8 	.word	0x20000ab8
  401bd4:	20000a50 	.word	0x20000a50
  401bd8:	004010f5 	.word	0x004010f5
  401bdc:	00400d81 	.word	0x00400d81
  401be0:	0040305d 	.word	0x0040305d
  401be4:	200000ec 	.word	0x200000ec

00401be8 <atanf>:
  401be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bec:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401bf0:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  401bf4:	4604      	mov	r4, r0
  401bf6:	4606      	mov	r6, r0
  401bf8:	db08      	blt.n	401c0c <atanf+0x24>
  401bfa:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  401bfe:	dc6f      	bgt.n	401ce0 <atanf+0xf8>
  401c00:	2800      	cmp	r0, #0
  401c02:	f340 80a0 	ble.w	401d46 <atanf+0x15e>
  401c06:	486f      	ldr	r0, [pc, #444]	; (401dc4 <atanf+0x1dc>)
  401c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c0c:	4b6e      	ldr	r3, [pc, #440]	; (401dc8 <atanf+0x1e0>)
  401c0e:	429d      	cmp	r5, r3
  401c10:	dc77      	bgt.n	401d02 <atanf+0x11a>
  401c12:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  401c16:	db68      	blt.n	401cea <atanf+0x102>
  401c18:	f04f 37ff 	mov.w	r7, #4294967295
  401c1c:	4621      	mov	r1, r4
  401c1e:	4620      	mov	r0, r4
  401c20:	f001 f836 	bl	402c90 <__aeabi_fmul>
  401c24:	4601      	mov	r1, r0
  401c26:	4680      	mov	r8, r0
  401c28:	f001 f832 	bl	402c90 <__aeabi_fmul>
  401c2c:	4967      	ldr	r1, [pc, #412]	; (401dcc <atanf+0x1e4>)
  401c2e:	4605      	mov	r5, r0
  401c30:	f001 f82e 	bl	402c90 <__aeabi_fmul>
  401c34:	4966      	ldr	r1, [pc, #408]	; (401dd0 <atanf+0x1e8>)
  401c36:	f000 ff23 	bl	402a80 <__addsf3>
  401c3a:	4629      	mov	r1, r5
  401c3c:	f001 f828 	bl	402c90 <__aeabi_fmul>
  401c40:	4964      	ldr	r1, [pc, #400]	; (401dd4 <atanf+0x1ec>)
  401c42:	f000 ff1d 	bl	402a80 <__addsf3>
  401c46:	4629      	mov	r1, r5
  401c48:	f001 f822 	bl	402c90 <__aeabi_fmul>
  401c4c:	4962      	ldr	r1, [pc, #392]	; (401dd8 <atanf+0x1f0>)
  401c4e:	f000 ff17 	bl	402a80 <__addsf3>
  401c52:	4629      	mov	r1, r5
  401c54:	f001 f81c 	bl	402c90 <__aeabi_fmul>
  401c58:	4960      	ldr	r1, [pc, #384]	; (401ddc <atanf+0x1f4>)
  401c5a:	f000 ff11 	bl	402a80 <__addsf3>
  401c5e:	4629      	mov	r1, r5
  401c60:	f001 f816 	bl	402c90 <__aeabi_fmul>
  401c64:	495e      	ldr	r1, [pc, #376]	; (401de0 <atanf+0x1f8>)
  401c66:	f000 ff0b 	bl	402a80 <__addsf3>
  401c6a:	4641      	mov	r1, r8
  401c6c:	f001 f810 	bl	402c90 <__aeabi_fmul>
  401c70:	495c      	ldr	r1, [pc, #368]	; (401de4 <atanf+0x1fc>)
  401c72:	4680      	mov	r8, r0
  401c74:	4628      	mov	r0, r5
  401c76:	f001 f80b 	bl	402c90 <__aeabi_fmul>
  401c7a:	495b      	ldr	r1, [pc, #364]	; (401de8 <atanf+0x200>)
  401c7c:	f000 fefe 	bl	402a7c <__aeabi_fsub>
  401c80:	4629      	mov	r1, r5
  401c82:	f001 f805 	bl	402c90 <__aeabi_fmul>
  401c86:	4959      	ldr	r1, [pc, #356]	; (401dec <atanf+0x204>)
  401c88:	f000 fef8 	bl	402a7c <__aeabi_fsub>
  401c8c:	4629      	mov	r1, r5
  401c8e:	f000 ffff 	bl	402c90 <__aeabi_fmul>
  401c92:	4957      	ldr	r1, [pc, #348]	; (401df0 <atanf+0x208>)
  401c94:	f000 fef2 	bl	402a7c <__aeabi_fsub>
  401c98:	4629      	mov	r1, r5
  401c9a:	f000 fff9 	bl	402c90 <__aeabi_fmul>
  401c9e:	4955      	ldr	r1, [pc, #340]	; (401df4 <atanf+0x20c>)
  401ca0:	f000 feec 	bl	402a7c <__aeabi_fsub>
  401ca4:	4629      	mov	r1, r5
  401ca6:	f000 fff3 	bl	402c90 <__aeabi_fmul>
  401caa:	1c7b      	adds	r3, r7, #1
  401cac:	4601      	mov	r1, r0
  401cae:	4640      	mov	r0, r8
  401cb0:	d04c      	beq.n	401d4c <atanf+0x164>
  401cb2:	f000 fee5 	bl	402a80 <__addsf3>
  401cb6:	4621      	mov	r1, r4
  401cb8:	f000 ffea 	bl	402c90 <__aeabi_fmul>
  401cbc:	4b4e      	ldr	r3, [pc, #312]	; (401df8 <atanf+0x210>)
  401cbe:	4d4f      	ldr	r5, [pc, #316]	; (401dfc <atanf+0x214>)
  401cc0:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  401cc4:	f000 feda 	bl	402a7c <__aeabi_fsub>
  401cc8:	4621      	mov	r1, r4
  401cca:	f000 fed7 	bl	402a7c <__aeabi_fsub>
  401cce:	4601      	mov	r1, r0
  401cd0:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  401cd4:	f000 fed2 	bl	402a7c <__aeabi_fsub>
  401cd8:	2e00      	cmp	r6, #0
  401cda:	db30      	blt.n	401d3e <atanf+0x156>
  401cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ce0:	4601      	mov	r1, r0
  401ce2:	f000 fecd 	bl	402a80 <__addsf3>
  401ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cea:	4945      	ldr	r1, [pc, #276]	; (401e00 <atanf+0x218>)
  401cec:	f000 fec8 	bl	402a80 <__addsf3>
  401cf0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401cf4:	f001 f988 	bl	403008 <__aeabi_fcmpgt>
  401cf8:	2800      	cmp	r0, #0
  401cfa:	d08d      	beq.n	401c18 <atanf+0x30>
  401cfc:	4620      	mov	r0, r4
  401cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d02:	f000 f887 	bl	401e14 <fabsf>
  401d06:	4b3f      	ldr	r3, [pc, #252]	; (401e04 <atanf+0x21c>)
  401d08:	4604      	mov	r4, r0
  401d0a:	429d      	cmp	r5, r3
  401d0c:	dc29      	bgt.n	401d62 <atanf+0x17a>
  401d0e:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  401d12:	429d      	cmp	r5, r3
  401d14:	dc44      	bgt.n	401da0 <atanf+0x1b8>
  401d16:	4601      	mov	r1, r0
  401d18:	f000 feb2 	bl	402a80 <__addsf3>
  401d1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d20:	f000 feac 	bl	402a7c <__aeabi_fsub>
  401d24:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401d28:	4605      	mov	r5, r0
  401d2a:	4620      	mov	r0, r4
  401d2c:	f000 fea8 	bl	402a80 <__addsf3>
  401d30:	4601      	mov	r1, r0
  401d32:	4628      	mov	r0, r5
  401d34:	f001 f860 	bl	402df8 <__aeabi_fdiv>
  401d38:	2700      	movs	r7, #0
  401d3a:	4604      	mov	r4, r0
  401d3c:	e76e      	b.n	401c1c <atanf+0x34>
  401d3e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d46:	4830      	ldr	r0, [pc, #192]	; (401e08 <atanf+0x220>)
  401d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d4c:	f000 fe98 	bl	402a80 <__addsf3>
  401d50:	4621      	mov	r1, r4
  401d52:	f000 ff9d 	bl	402c90 <__aeabi_fmul>
  401d56:	4601      	mov	r1, r0
  401d58:	4620      	mov	r0, r4
  401d5a:	f000 fe8f 	bl	402a7c <__aeabi_fsub>
  401d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d62:	4b2a      	ldr	r3, [pc, #168]	; (401e0c <atanf+0x224>)
  401d64:	429d      	cmp	r5, r3
  401d66:	dc14      	bgt.n	401d92 <atanf+0x1aa>
  401d68:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d6c:	f000 fe86 	bl	402a7c <__aeabi_fsub>
  401d70:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d74:	4605      	mov	r5, r0
  401d76:	4620      	mov	r0, r4
  401d78:	f000 ff8a 	bl	402c90 <__aeabi_fmul>
  401d7c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d80:	f000 fe7e 	bl	402a80 <__addsf3>
  401d84:	4601      	mov	r1, r0
  401d86:	4628      	mov	r0, r5
  401d88:	f001 f836 	bl	402df8 <__aeabi_fdiv>
  401d8c:	2702      	movs	r7, #2
  401d8e:	4604      	mov	r4, r0
  401d90:	e744      	b.n	401c1c <atanf+0x34>
  401d92:	4601      	mov	r1, r0
  401d94:	481e      	ldr	r0, [pc, #120]	; (401e10 <atanf+0x228>)
  401d96:	f001 f82f 	bl	402df8 <__aeabi_fdiv>
  401d9a:	2703      	movs	r7, #3
  401d9c:	4604      	mov	r4, r0
  401d9e:	e73d      	b.n	401c1c <atanf+0x34>
  401da0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401da4:	f000 fe6a 	bl	402a7c <__aeabi_fsub>
  401da8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401dac:	4605      	mov	r5, r0
  401dae:	4620      	mov	r0, r4
  401db0:	f000 fe66 	bl	402a80 <__addsf3>
  401db4:	4601      	mov	r1, r0
  401db6:	4628      	mov	r0, r5
  401db8:	f001 f81e 	bl	402df8 <__aeabi_fdiv>
  401dbc:	2701      	movs	r7, #1
  401dbe:	4604      	mov	r4, r0
  401dc0:	e72c      	b.n	401c1c <atanf+0x34>
  401dc2:	bf00      	nop
  401dc4:	3fc90fdb 	.word	0x3fc90fdb
  401dc8:	3edfffff 	.word	0x3edfffff
  401dcc:	3c8569d7 	.word	0x3c8569d7
  401dd0:	3d4bda59 	.word	0x3d4bda59
  401dd4:	3d886b35 	.word	0x3d886b35
  401dd8:	3dba2e6e 	.word	0x3dba2e6e
  401ddc:	3e124925 	.word	0x3e124925
  401de0:	3eaaaaab 	.word	0x3eaaaaab
  401de4:	bd15a221 	.word	0xbd15a221
  401de8:	3d6ef16b 	.word	0x3d6ef16b
  401dec:	3d9d8795 	.word	0x3d9d8795
  401df0:	3de38e38 	.word	0x3de38e38
  401df4:	3e4ccccd 	.word	0x3e4ccccd
  401df8:	0040a8dc 	.word	0x0040a8dc
  401dfc:	0040a8ec 	.word	0x0040a8ec
  401e00:	7149f2ca 	.word	0x7149f2ca
  401e04:	3f97ffff 	.word	0x3f97ffff
  401e08:	bfc90fdb 	.word	0xbfc90fdb
  401e0c:	401bffff 	.word	0x401bffff
  401e10:	bf800000 	.word	0xbf800000

00401e14 <fabsf>:
  401e14:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401e18:	4770      	bx	lr
  401e1a:	bf00      	nop

00401e1c <asinf>:
  401e1c:	b570      	push	{r4, r5, r6, lr}
  401e1e:	b08a      	sub	sp, #40	; 0x28
  401e20:	4605      	mov	r5, r0
  401e22:	f000 f84b 	bl	401ebc <__ieee754_asinf>
  401e26:	4c22      	ldr	r4, [pc, #136]	; (401eb0 <asinf+0x94>)
  401e28:	4606      	mov	r6, r0
  401e2a:	f994 3000 	ldrsb.w	r3, [r4]
  401e2e:	3301      	adds	r3, #1
  401e30:	d003      	beq.n	401e3a <asinf+0x1e>
  401e32:	4628      	mov	r0, r5
  401e34:	f000 f9ea 	bl	40220c <__fpclassifyf>
  401e38:	b910      	cbnz	r0, 401e40 <asinf+0x24>
  401e3a:	4630      	mov	r0, r6
  401e3c:	b00a      	add	sp, #40	; 0x28
  401e3e:	bd70      	pop	{r4, r5, r6, pc}
  401e40:	4628      	mov	r0, r5
  401e42:	f7ff ffe7 	bl	401e14 <fabsf>
  401e46:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401e4a:	f001 f8dd 	bl	403008 <__aeabi_fcmpgt>
  401e4e:	2800      	cmp	r0, #0
  401e50:	d0f3      	beq.n	401e3a <asinf+0x1e>
  401e52:	4918      	ldr	r1, [pc, #96]	; (401eb4 <asinf+0x98>)
  401e54:	2201      	movs	r2, #1
  401e56:	2300      	movs	r3, #0
  401e58:	4628      	mov	r0, r5
  401e5a:	9200      	str	r2, [sp, #0]
  401e5c:	9308      	str	r3, [sp, #32]
  401e5e:	9101      	str	r1, [sp, #4]
  401e60:	f000 fb52 	bl	402508 <__aeabi_f2d>
  401e64:	4602      	mov	r2, r0
  401e66:	460b      	mov	r3, r1
  401e68:	4813      	ldr	r0, [pc, #76]	; (401eb8 <asinf+0x9c>)
  401e6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  401e6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  401e72:	f000 f9c5 	bl	402200 <nan>
  401e76:	f994 3000 	ldrsb.w	r3, [r4]
  401e7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401e7e:	2b02      	cmp	r3, #2
  401e80:	d00b      	beq.n	401e9a <asinf+0x7e>
  401e82:	4668      	mov	r0, sp
  401e84:	f000 f9ba 	bl	4021fc <matherr>
  401e88:	b138      	cbz	r0, 401e9a <asinf+0x7e>
  401e8a:	9b08      	ldr	r3, [sp, #32]
  401e8c:	b953      	cbnz	r3, 401ea4 <asinf+0x88>
  401e8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401e92:	f000 fd9f 	bl	4029d4 <__aeabi_d2f>
  401e96:	b00a      	add	sp, #40	; 0x28
  401e98:	bd70      	pop	{r4, r5, r6, pc}
  401e9a:	f001 f8e3 	bl	403064 <__errno>
  401e9e:	2321      	movs	r3, #33	; 0x21
  401ea0:	6003      	str	r3, [r0, #0]
  401ea2:	e7f2      	b.n	401e8a <asinf+0x6e>
  401ea4:	f001 f8de 	bl	403064 <__errno>
  401ea8:	9b08      	ldr	r3, [sp, #32]
  401eaa:	6003      	str	r3, [r0, #0]
  401eac:	e7ef      	b.n	401e8e <asinf+0x72>
  401eae:	bf00      	nop
  401eb0:	200000f0 	.word	0x200000f0
  401eb4:	0040a8fc 	.word	0x0040a8fc
  401eb8:	0040a9a0 	.word	0x0040a9a0

00401ebc <__ieee754_asinf>:
  401ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401ec0:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401ec4:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  401ec8:	4604      	mov	r4, r0
  401eca:	4606      	mov	r6, r0
  401ecc:	f000 80c7 	beq.w	40205e <__ieee754_asinf+0x1a2>
  401ed0:	dc11      	bgt.n	401ef6 <__ieee754_asinf+0x3a>
  401ed2:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  401ed6:	da16      	bge.n	401f06 <__ieee754_asinf+0x4a>
  401ed8:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  401edc:	f280 80cd 	bge.w	40207a <__ieee754_asinf+0x1be>
  401ee0:	498c      	ldr	r1, [pc, #560]	; (402114 <__ieee754_asinf+0x258>)
  401ee2:	f000 fdcd 	bl	402a80 <__addsf3>
  401ee6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401eea:	f001 f88d 	bl	403008 <__aeabi_fcmpgt>
  401eee:	b150      	cbz	r0, 401f06 <__ieee754_asinf+0x4a>
  401ef0:	4620      	mov	r0, r4
  401ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ef6:	4601      	mov	r1, r0
  401ef8:	f000 fdc0 	bl	402a7c <__aeabi_fsub>
  401efc:	4601      	mov	r1, r0
  401efe:	f000 ff7b 	bl	402df8 <__aeabi_fdiv>
  401f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f06:	4620      	mov	r0, r4
  401f08:	f7ff ff84 	bl	401e14 <fabsf>
  401f0c:	4601      	mov	r1, r0
  401f0e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401f12:	f000 fdb3 	bl	402a7c <__aeabi_fsub>
  401f16:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401f1a:	f000 feb9 	bl	402c90 <__aeabi_fmul>
  401f1e:	497e      	ldr	r1, [pc, #504]	; (402118 <__ieee754_asinf+0x25c>)
  401f20:	4604      	mov	r4, r0
  401f22:	f000 feb5 	bl	402c90 <__aeabi_fmul>
  401f26:	497d      	ldr	r1, [pc, #500]	; (40211c <__ieee754_asinf+0x260>)
  401f28:	f000 fdaa 	bl	402a80 <__addsf3>
  401f2c:	4621      	mov	r1, r4
  401f2e:	f000 feaf 	bl	402c90 <__aeabi_fmul>
  401f32:	497b      	ldr	r1, [pc, #492]	; (402120 <__ieee754_asinf+0x264>)
  401f34:	f000 fda2 	bl	402a7c <__aeabi_fsub>
  401f38:	4621      	mov	r1, r4
  401f3a:	f000 fea9 	bl	402c90 <__aeabi_fmul>
  401f3e:	4979      	ldr	r1, [pc, #484]	; (402124 <__ieee754_asinf+0x268>)
  401f40:	f000 fd9e 	bl	402a80 <__addsf3>
  401f44:	4621      	mov	r1, r4
  401f46:	f000 fea3 	bl	402c90 <__aeabi_fmul>
  401f4a:	4977      	ldr	r1, [pc, #476]	; (402128 <__ieee754_asinf+0x26c>)
  401f4c:	f000 fd96 	bl	402a7c <__aeabi_fsub>
  401f50:	4621      	mov	r1, r4
  401f52:	f000 fe9d 	bl	402c90 <__aeabi_fmul>
  401f56:	4975      	ldr	r1, [pc, #468]	; (40212c <__ieee754_asinf+0x270>)
  401f58:	f000 fd92 	bl	402a80 <__addsf3>
  401f5c:	4621      	mov	r1, r4
  401f5e:	f000 fe97 	bl	402c90 <__aeabi_fmul>
  401f62:	4973      	ldr	r1, [pc, #460]	; (402130 <__ieee754_asinf+0x274>)
  401f64:	4681      	mov	r9, r0
  401f66:	4620      	mov	r0, r4
  401f68:	f000 fe92 	bl	402c90 <__aeabi_fmul>
  401f6c:	4971      	ldr	r1, [pc, #452]	; (402134 <__ieee754_asinf+0x278>)
  401f6e:	f000 fd85 	bl	402a7c <__aeabi_fsub>
  401f72:	4621      	mov	r1, r4
  401f74:	f000 fe8c 	bl	402c90 <__aeabi_fmul>
  401f78:	496f      	ldr	r1, [pc, #444]	; (402138 <__ieee754_asinf+0x27c>)
  401f7a:	f000 fd81 	bl	402a80 <__addsf3>
  401f7e:	4621      	mov	r1, r4
  401f80:	f000 fe86 	bl	402c90 <__aeabi_fmul>
  401f84:	496d      	ldr	r1, [pc, #436]	; (40213c <__ieee754_asinf+0x280>)
  401f86:	f000 fd79 	bl	402a7c <__aeabi_fsub>
  401f8a:	4621      	mov	r1, r4
  401f8c:	f000 fe80 	bl	402c90 <__aeabi_fmul>
  401f90:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401f94:	f000 fd74 	bl	402a80 <__addsf3>
  401f98:	4680      	mov	r8, r0
  401f9a:	4620      	mov	r0, r4
  401f9c:	f000 f8da 	bl	402154 <__ieee754_sqrtf>
  401fa0:	4b67      	ldr	r3, [pc, #412]	; (402140 <__ieee754_asinf+0x284>)
  401fa2:	4607      	mov	r7, r0
  401fa4:	429d      	cmp	r5, r3
  401fa6:	dc44      	bgt.n	402032 <__ieee754_asinf+0x176>
  401fa8:	4601      	mov	r1, r0
  401faa:	f000 fd69 	bl	402a80 <__addsf3>
  401fae:	4641      	mov	r1, r8
  401fb0:	4682      	mov	sl, r0
  401fb2:	4648      	mov	r0, r9
  401fb4:	f000 ff20 	bl	402df8 <__aeabi_fdiv>
  401fb8:	4601      	mov	r1, r0
  401fba:	4650      	mov	r0, sl
  401fbc:	f000 fe68 	bl	402c90 <__aeabi_fmul>
  401fc0:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  401fc4:	f025 050f 	bic.w	r5, r5, #15
  401fc8:	4680      	mov	r8, r0
  401fca:	4629      	mov	r1, r5
  401fcc:	4628      	mov	r0, r5
  401fce:	f000 fe5f 	bl	402c90 <__aeabi_fmul>
  401fd2:	4601      	mov	r1, r0
  401fd4:	4620      	mov	r0, r4
  401fd6:	f000 fd51 	bl	402a7c <__aeabi_fsub>
  401fda:	4629      	mov	r1, r5
  401fdc:	4604      	mov	r4, r0
  401fde:	4638      	mov	r0, r7
  401fe0:	f000 fd4e 	bl	402a80 <__addsf3>
  401fe4:	4601      	mov	r1, r0
  401fe6:	4620      	mov	r0, r4
  401fe8:	f000 ff06 	bl	402df8 <__aeabi_fdiv>
  401fec:	4601      	mov	r1, r0
  401fee:	f000 fd47 	bl	402a80 <__addsf3>
  401ff2:	4601      	mov	r1, r0
  401ff4:	4853      	ldr	r0, [pc, #332]	; (402144 <__ieee754_asinf+0x288>)
  401ff6:	f000 fd41 	bl	402a7c <__aeabi_fsub>
  401ffa:	4601      	mov	r1, r0
  401ffc:	4640      	mov	r0, r8
  401ffe:	f000 fd3d 	bl	402a7c <__aeabi_fsub>
  402002:	4629      	mov	r1, r5
  402004:	4604      	mov	r4, r0
  402006:	4628      	mov	r0, r5
  402008:	f000 fd3a 	bl	402a80 <__addsf3>
  40200c:	4601      	mov	r1, r0
  40200e:	484e      	ldr	r0, [pc, #312]	; (402148 <__ieee754_asinf+0x28c>)
  402010:	f000 fd34 	bl	402a7c <__aeabi_fsub>
  402014:	4601      	mov	r1, r0
  402016:	4620      	mov	r0, r4
  402018:	f000 fd30 	bl	402a7c <__aeabi_fsub>
  40201c:	4601      	mov	r1, r0
  40201e:	484a      	ldr	r0, [pc, #296]	; (402148 <__ieee754_asinf+0x28c>)
  402020:	f000 fd2c 	bl	402a7c <__aeabi_fsub>
  402024:	2e00      	cmp	r6, #0
  402026:	f73f af64 	bgt.w	401ef2 <__ieee754_asinf+0x36>
  40202a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40202e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402032:	4641      	mov	r1, r8
  402034:	4648      	mov	r0, r9
  402036:	f000 fedf 	bl	402df8 <__aeabi_fdiv>
  40203a:	4601      	mov	r1, r0
  40203c:	4638      	mov	r0, r7
  40203e:	f000 fe27 	bl	402c90 <__aeabi_fmul>
  402042:	4639      	mov	r1, r7
  402044:	f000 fd1c 	bl	402a80 <__addsf3>
  402048:	4601      	mov	r1, r0
  40204a:	f000 fd19 	bl	402a80 <__addsf3>
  40204e:	493f      	ldr	r1, [pc, #252]	; (40214c <__ieee754_asinf+0x290>)
  402050:	f000 fd16 	bl	402a80 <__addsf3>
  402054:	4601      	mov	r1, r0
  402056:	483e      	ldr	r0, [pc, #248]	; (402150 <__ieee754_asinf+0x294>)
  402058:	f000 fd10 	bl	402a7c <__aeabi_fsub>
  40205c:	e7e2      	b.n	402024 <__ieee754_asinf+0x168>
  40205e:	493c      	ldr	r1, [pc, #240]	; (402150 <__ieee754_asinf+0x294>)
  402060:	f000 fe16 	bl	402c90 <__aeabi_fmul>
  402064:	4937      	ldr	r1, [pc, #220]	; (402144 <__ieee754_asinf+0x288>)
  402066:	4605      	mov	r5, r0
  402068:	4620      	mov	r0, r4
  40206a:	f000 fe11 	bl	402c90 <__aeabi_fmul>
  40206e:	4601      	mov	r1, r0
  402070:	4628      	mov	r0, r5
  402072:	f000 fd05 	bl	402a80 <__addsf3>
  402076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40207a:	4601      	mov	r1, r0
  40207c:	f000 fe08 	bl	402c90 <__aeabi_fmul>
  402080:	4925      	ldr	r1, [pc, #148]	; (402118 <__ieee754_asinf+0x25c>)
  402082:	4605      	mov	r5, r0
  402084:	f000 fe04 	bl	402c90 <__aeabi_fmul>
  402088:	4924      	ldr	r1, [pc, #144]	; (40211c <__ieee754_asinf+0x260>)
  40208a:	f000 fcf9 	bl	402a80 <__addsf3>
  40208e:	4629      	mov	r1, r5
  402090:	f000 fdfe 	bl	402c90 <__aeabi_fmul>
  402094:	4922      	ldr	r1, [pc, #136]	; (402120 <__ieee754_asinf+0x264>)
  402096:	f000 fcf1 	bl	402a7c <__aeabi_fsub>
  40209a:	4629      	mov	r1, r5
  40209c:	f000 fdf8 	bl	402c90 <__aeabi_fmul>
  4020a0:	4920      	ldr	r1, [pc, #128]	; (402124 <__ieee754_asinf+0x268>)
  4020a2:	f000 fced 	bl	402a80 <__addsf3>
  4020a6:	4629      	mov	r1, r5
  4020a8:	f000 fdf2 	bl	402c90 <__aeabi_fmul>
  4020ac:	491e      	ldr	r1, [pc, #120]	; (402128 <__ieee754_asinf+0x26c>)
  4020ae:	f000 fce5 	bl	402a7c <__aeabi_fsub>
  4020b2:	4629      	mov	r1, r5
  4020b4:	f000 fdec 	bl	402c90 <__aeabi_fmul>
  4020b8:	491c      	ldr	r1, [pc, #112]	; (40212c <__ieee754_asinf+0x270>)
  4020ba:	f000 fce1 	bl	402a80 <__addsf3>
  4020be:	4629      	mov	r1, r5
  4020c0:	f000 fde6 	bl	402c90 <__aeabi_fmul>
  4020c4:	491a      	ldr	r1, [pc, #104]	; (402130 <__ieee754_asinf+0x274>)
  4020c6:	4606      	mov	r6, r0
  4020c8:	4628      	mov	r0, r5
  4020ca:	f000 fde1 	bl	402c90 <__aeabi_fmul>
  4020ce:	4919      	ldr	r1, [pc, #100]	; (402134 <__ieee754_asinf+0x278>)
  4020d0:	f000 fcd4 	bl	402a7c <__aeabi_fsub>
  4020d4:	4629      	mov	r1, r5
  4020d6:	f000 fddb 	bl	402c90 <__aeabi_fmul>
  4020da:	4917      	ldr	r1, [pc, #92]	; (402138 <__ieee754_asinf+0x27c>)
  4020dc:	f000 fcd0 	bl	402a80 <__addsf3>
  4020e0:	4629      	mov	r1, r5
  4020e2:	f000 fdd5 	bl	402c90 <__aeabi_fmul>
  4020e6:	4915      	ldr	r1, [pc, #84]	; (40213c <__ieee754_asinf+0x280>)
  4020e8:	f000 fcc8 	bl	402a7c <__aeabi_fsub>
  4020ec:	4629      	mov	r1, r5
  4020ee:	f000 fdcf 	bl	402c90 <__aeabi_fmul>
  4020f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4020f6:	f000 fcc3 	bl	402a80 <__addsf3>
  4020fa:	4601      	mov	r1, r0
  4020fc:	4630      	mov	r0, r6
  4020fe:	f000 fe7b 	bl	402df8 <__aeabi_fdiv>
  402102:	4601      	mov	r1, r0
  402104:	4620      	mov	r0, r4
  402106:	f000 fdc3 	bl	402c90 <__aeabi_fmul>
  40210a:	4621      	mov	r1, r4
  40210c:	f000 fcb8 	bl	402a80 <__addsf3>
  402110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402114:	7149f2ca 	.word	0x7149f2ca
  402118:	3811ef08 	.word	0x3811ef08
  40211c:	3a4f7f04 	.word	0x3a4f7f04
  402120:	3d241146 	.word	0x3d241146
  402124:	3e4e0aa8 	.word	0x3e4e0aa8
  402128:	3ea6b090 	.word	0x3ea6b090
  40212c:	3e2aaaab 	.word	0x3e2aaaab
  402130:	3d9dc62e 	.word	0x3d9dc62e
  402134:	3f303361 	.word	0x3f303361
  402138:	4001572d 	.word	0x4001572d
  40213c:	4019d139 	.word	0x4019d139
  402140:	3f799999 	.word	0x3f799999
  402144:	b33bbd2e 	.word	0xb33bbd2e
  402148:	3f490fdb 	.word	0x3f490fdb
  40214c:	333bbd2e 	.word	0x333bbd2e
  402150:	3fc90fdb 	.word	0x3fc90fdb

00402154 <__ieee754_sqrtf>:
  402154:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  402158:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  40215c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40215e:	4604      	mov	r4, r0
  402160:	4603      	mov	r3, r0
  402162:	d22d      	bcs.n	4021c0 <__ieee754_sqrtf+0x6c>
  402164:	b35a      	cbz	r2, 4021be <__ieee754_sqrtf+0x6a>
  402166:	2800      	cmp	r0, #0
  402168:	db3d      	blt.n	4021e6 <__ieee754_sqrtf+0x92>
  40216a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  40216e:	ea4f 50e0 	mov.w	r0, r0, asr #23
  402172:	d32c      	bcc.n	4021ce <__ieee754_sqrtf+0x7a>
  402174:	387f      	subs	r0, #127	; 0x7f
  402176:	f3c3 0316 	ubfx	r3, r3, #0, #23
  40217a:	07c2      	lsls	r2, r0, #31
  40217c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  402180:	bf48      	it	mi
  402182:	005b      	lslmi	r3, r3, #1
  402184:	2700      	movs	r7, #0
  402186:	1040      	asrs	r0, r0, #1
  402188:	005b      	lsls	r3, r3, #1
  40218a:	463e      	mov	r6, r7
  40218c:	2419      	movs	r4, #25
  40218e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402192:	18b5      	adds	r5, r6, r2
  402194:	429d      	cmp	r5, r3
  402196:	dc02      	bgt.n	40219e <__ieee754_sqrtf+0x4a>
  402198:	1b5b      	subs	r3, r3, r5
  40219a:	18ae      	adds	r6, r5, r2
  40219c:	4417      	add	r7, r2
  40219e:	3c01      	subs	r4, #1
  4021a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4021a4:	ea4f 0252 	mov.w	r2, r2, lsr #1
  4021a8:	d1f3      	bne.n	402192 <__ieee754_sqrtf+0x3e>
  4021aa:	b113      	cbz	r3, 4021b2 <__ieee754_sqrtf+0x5e>
  4021ac:	f007 0301 	and.w	r3, r7, #1
  4021b0:	441f      	add	r7, r3
  4021b2:	107f      	asrs	r7, r7, #1
  4021b4:	f107 577c 	add.w	r7, r7, #1056964608	; 0x3f000000
  4021b8:	eb07 50c0 	add.w	r0, r7, r0, lsl #23
  4021bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021c0:	4601      	mov	r1, r0
  4021c2:	f000 fd65 	bl	402c90 <__aeabi_fmul>
  4021c6:	4621      	mov	r1, r4
  4021c8:	f000 fc5a 	bl	402a80 <__addsf3>
  4021cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021ce:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  4021d2:	d10f      	bne.n	4021f4 <__ieee754_sqrtf+0xa0>
  4021d4:	005b      	lsls	r3, r3, #1
  4021d6:	0219      	lsls	r1, r3, #8
  4021d8:	f102 0201 	add.w	r2, r2, #1
  4021dc:	d5fa      	bpl.n	4021d4 <__ieee754_sqrtf+0x80>
  4021de:	f1c2 0201 	rsb	r2, r2, #1
  4021e2:	4410      	add	r0, r2
  4021e4:	e7c6      	b.n	402174 <__ieee754_sqrtf+0x20>
  4021e6:	4601      	mov	r1, r0
  4021e8:	f000 fc48 	bl	402a7c <__aeabi_fsub>
  4021ec:	4601      	mov	r1, r0
  4021ee:	f000 fe03 	bl	402df8 <__aeabi_fdiv>
  4021f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021f4:	2201      	movs	r2, #1
  4021f6:	4410      	add	r0, r2
  4021f8:	e7bc      	b.n	402174 <__ieee754_sqrtf+0x20>
  4021fa:	bf00      	nop

004021fc <matherr>:
  4021fc:	2000      	movs	r0, #0
  4021fe:	4770      	bx	lr

00402200 <nan>:
  402200:	2000      	movs	r0, #0
  402202:	4901      	ldr	r1, [pc, #4]	; (402208 <nan+0x8>)
  402204:	4770      	bx	lr
  402206:	bf00      	nop
  402208:	7ff80000 	.word	0x7ff80000

0040220c <__fpclassifyf>:
  40220c:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
  402210:	d101      	bne.n	402216 <__fpclassifyf+0xa>
  402212:	2002      	movs	r0, #2
  402214:	4770      	bx	lr
  402216:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
  40221a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
  40221e:	d201      	bcs.n	402224 <__fpclassifyf+0x18>
  402220:	2004      	movs	r0, #4
  402222:	4770      	bx	lr
  402224:	4b05      	ldr	r3, [pc, #20]	; (40223c <__fpclassifyf+0x30>)
  402226:	1e42      	subs	r2, r0, #1
  402228:	429a      	cmp	r2, r3
  40222a:	d801      	bhi.n	402230 <__fpclassifyf+0x24>
  40222c:	2003      	movs	r0, #3
  40222e:	4770      	bx	lr
  402230:	f1b0 43ff 	subs.w	r3, r0, #2139095040	; 0x7f800000
  402234:	4258      	negs	r0, r3
  402236:	4158      	adcs	r0, r3
  402238:	4770      	bx	lr
  40223a:	bf00      	nop
  40223c:	007ffffe 	.word	0x007ffffe

00402240 <__aeabi_drsub>:
  402240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402244:	e002      	b.n	40224c <__adddf3>
  402246:	bf00      	nop

00402248 <__aeabi_dsub>:
  402248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040224c <__adddf3>:
  40224c:	b530      	push	{r4, r5, lr}
  40224e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402252:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402256:	ea94 0f05 	teq	r4, r5
  40225a:	bf08      	it	eq
  40225c:	ea90 0f02 	teqeq	r0, r2
  402260:	bf1f      	itttt	ne
  402262:	ea54 0c00 	orrsne.w	ip, r4, r0
  402266:	ea55 0c02 	orrsne.w	ip, r5, r2
  40226a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40226e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402272:	f000 80e2 	beq.w	40243a <__adddf3+0x1ee>
  402276:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40227a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40227e:	bfb8      	it	lt
  402280:	426d      	neglt	r5, r5
  402282:	dd0c      	ble.n	40229e <__adddf3+0x52>
  402284:	442c      	add	r4, r5
  402286:	ea80 0202 	eor.w	r2, r0, r2
  40228a:	ea81 0303 	eor.w	r3, r1, r3
  40228e:	ea82 0000 	eor.w	r0, r2, r0
  402292:	ea83 0101 	eor.w	r1, r3, r1
  402296:	ea80 0202 	eor.w	r2, r0, r2
  40229a:	ea81 0303 	eor.w	r3, r1, r3
  40229e:	2d36      	cmp	r5, #54	; 0x36
  4022a0:	bf88      	it	hi
  4022a2:	bd30      	pophi	{r4, r5, pc}
  4022a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4022a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4022ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4022b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4022b4:	d002      	beq.n	4022bc <__adddf3+0x70>
  4022b6:	4240      	negs	r0, r0
  4022b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4022bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4022c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4022c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4022c8:	d002      	beq.n	4022d0 <__adddf3+0x84>
  4022ca:	4252      	negs	r2, r2
  4022cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4022d0:	ea94 0f05 	teq	r4, r5
  4022d4:	f000 80a7 	beq.w	402426 <__adddf3+0x1da>
  4022d8:	f1a4 0401 	sub.w	r4, r4, #1
  4022dc:	f1d5 0e20 	rsbs	lr, r5, #32
  4022e0:	db0d      	blt.n	4022fe <__adddf3+0xb2>
  4022e2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4022e6:	fa22 f205 	lsr.w	r2, r2, r5
  4022ea:	1880      	adds	r0, r0, r2
  4022ec:	f141 0100 	adc.w	r1, r1, #0
  4022f0:	fa03 f20e 	lsl.w	r2, r3, lr
  4022f4:	1880      	adds	r0, r0, r2
  4022f6:	fa43 f305 	asr.w	r3, r3, r5
  4022fa:	4159      	adcs	r1, r3
  4022fc:	e00e      	b.n	40231c <__adddf3+0xd0>
  4022fe:	f1a5 0520 	sub.w	r5, r5, #32
  402302:	f10e 0e20 	add.w	lr, lr, #32
  402306:	2a01      	cmp	r2, #1
  402308:	fa03 fc0e 	lsl.w	ip, r3, lr
  40230c:	bf28      	it	cs
  40230e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402312:	fa43 f305 	asr.w	r3, r3, r5
  402316:	18c0      	adds	r0, r0, r3
  402318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40231c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402320:	d507      	bpl.n	402332 <__adddf3+0xe6>
  402322:	f04f 0e00 	mov.w	lr, #0
  402326:	f1dc 0c00 	rsbs	ip, ip, #0
  40232a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40232e:	eb6e 0101 	sbc.w	r1, lr, r1
  402332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402336:	d31b      	bcc.n	402370 <__adddf3+0x124>
  402338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40233c:	d30c      	bcc.n	402358 <__adddf3+0x10c>
  40233e:	0849      	lsrs	r1, r1, #1
  402340:	ea5f 0030 	movs.w	r0, r0, rrx
  402344:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402348:	f104 0401 	add.w	r4, r4, #1
  40234c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402354:	f080 809a 	bcs.w	40248c <__adddf3+0x240>
  402358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40235c:	bf08      	it	eq
  40235e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402362:	f150 0000 	adcs.w	r0, r0, #0
  402366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40236a:	ea41 0105 	orr.w	r1, r1, r5
  40236e:	bd30      	pop	{r4, r5, pc}
  402370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402374:	4140      	adcs	r0, r0
  402376:	eb41 0101 	adc.w	r1, r1, r1
  40237a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40237e:	f1a4 0401 	sub.w	r4, r4, #1
  402382:	d1e9      	bne.n	402358 <__adddf3+0x10c>
  402384:	f091 0f00 	teq	r1, #0
  402388:	bf04      	itt	eq
  40238a:	4601      	moveq	r1, r0
  40238c:	2000      	moveq	r0, #0
  40238e:	fab1 f381 	clz	r3, r1
  402392:	bf08      	it	eq
  402394:	3320      	addeq	r3, #32
  402396:	f1a3 030b 	sub.w	r3, r3, #11
  40239a:	f1b3 0220 	subs.w	r2, r3, #32
  40239e:	da0c      	bge.n	4023ba <__adddf3+0x16e>
  4023a0:	320c      	adds	r2, #12
  4023a2:	dd08      	ble.n	4023b6 <__adddf3+0x16a>
  4023a4:	f102 0c14 	add.w	ip, r2, #20
  4023a8:	f1c2 020c 	rsb	r2, r2, #12
  4023ac:	fa01 f00c 	lsl.w	r0, r1, ip
  4023b0:	fa21 f102 	lsr.w	r1, r1, r2
  4023b4:	e00c      	b.n	4023d0 <__adddf3+0x184>
  4023b6:	f102 0214 	add.w	r2, r2, #20
  4023ba:	bfd8      	it	le
  4023bc:	f1c2 0c20 	rsble	ip, r2, #32
  4023c0:	fa01 f102 	lsl.w	r1, r1, r2
  4023c4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4023c8:	bfdc      	itt	le
  4023ca:	ea41 010c 	orrle.w	r1, r1, ip
  4023ce:	4090      	lslle	r0, r2
  4023d0:	1ae4      	subs	r4, r4, r3
  4023d2:	bfa2      	ittt	ge
  4023d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4023d8:	4329      	orrge	r1, r5
  4023da:	bd30      	popge	{r4, r5, pc}
  4023dc:	ea6f 0404 	mvn.w	r4, r4
  4023e0:	3c1f      	subs	r4, #31
  4023e2:	da1c      	bge.n	40241e <__adddf3+0x1d2>
  4023e4:	340c      	adds	r4, #12
  4023e6:	dc0e      	bgt.n	402406 <__adddf3+0x1ba>
  4023e8:	f104 0414 	add.w	r4, r4, #20
  4023ec:	f1c4 0220 	rsb	r2, r4, #32
  4023f0:	fa20 f004 	lsr.w	r0, r0, r4
  4023f4:	fa01 f302 	lsl.w	r3, r1, r2
  4023f8:	ea40 0003 	orr.w	r0, r0, r3
  4023fc:	fa21 f304 	lsr.w	r3, r1, r4
  402400:	ea45 0103 	orr.w	r1, r5, r3
  402404:	bd30      	pop	{r4, r5, pc}
  402406:	f1c4 040c 	rsb	r4, r4, #12
  40240a:	f1c4 0220 	rsb	r2, r4, #32
  40240e:	fa20 f002 	lsr.w	r0, r0, r2
  402412:	fa01 f304 	lsl.w	r3, r1, r4
  402416:	ea40 0003 	orr.w	r0, r0, r3
  40241a:	4629      	mov	r1, r5
  40241c:	bd30      	pop	{r4, r5, pc}
  40241e:	fa21 f004 	lsr.w	r0, r1, r4
  402422:	4629      	mov	r1, r5
  402424:	bd30      	pop	{r4, r5, pc}
  402426:	f094 0f00 	teq	r4, #0
  40242a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40242e:	bf06      	itte	eq
  402430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402434:	3401      	addeq	r4, #1
  402436:	3d01      	subne	r5, #1
  402438:	e74e      	b.n	4022d8 <__adddf3+0x8c>
  40243a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40243e:	bf18      	it	ne
  402440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402444:	d029      	beq.n	40249a <__adddf3+0x24e>
  402446:	ea94 0f05 	teq	r4, r5
  40244a:	bf08      	it	eq
  40244c:	ea90 0f02 	teqeq	r0, r2
  402450:	d005      	beq.n	40245e <__adddf3+0x212>
  402452:	ea54 0c00 	orrs.w	ip, r4, r0
  402456:	bf04      	itt	eq
  402458:	4619      	moveq	r1, r3
  40245a:	4610      	moveq	r0, r2
  40245c:	bd30      	pop	{r4, r5, pc}
  40245e:	ea91 0f03 	teq	r1, r3
  402462:	bf1e      	ittt	ne
  402464:	2100      	movne	r1, #0
  402466:	2000      	movne	r0, #0
  402468:	bd30      	popne	{r4, r5, pc}
  40246a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40246e:	d105      	bne.n	40247c <__adddf3+0x230>
  402470:	0040      	lsls	r0, r0, #1
  402472:	4149      	adcs	r1, r1
  402474:	bf28      	it	cs
  402476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40247a:	bd30      	pop	{r4, r5, pc}
  40247c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402480:	bf3c      	itt	cc
  402482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402486:	bd30      	popcc	{r4, r5, pc}
  402488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40248c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402494:	f04f 0000 	mov.w	r0, #0
  402498:	bd30      	pop	{r4, r5, pc}
  40249a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40249e:	bf1a      	itte	ne
  4024a0:	4619      	movne	r1, r3
  4024a2:	4610      	movne	r0, r2
  4024a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4024a8:	bf1c      	itt	ne
  4024aa:	460b      	movne	r3, r1
  4024ac:	4602      	movne	r2, r0
  4024ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024b2:	bf06      	itte	eq
  4024b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4024b8:	ea91 0f03 	teqeq	r1, r3
  4024bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4024c0:	bd30      	pop	{r4, r5, pc}
  4024c2:	bf00      	nop

004024c4 <__aeabi_ui2d>:
  4024c4:	f090 0f00 	teq	r0, #0
  4024c8:	bf04      	itt	eq
  4024ca:	2100      	moveq	r1, #0
  4024cc:	4770      	bxeq	lr
  4024ce:	b530      	push	{r4, r5, lr}
  4024d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024d8:	f04f 0500 	mov.w	r5, #0
  4024dc:	f04f 0100 	mov.w	r1, #0
  4024e0:	e750      	b.n	402384 <__adddf3+0x138>
  4024e2:	bf00      	nop

004024e4 <__aeabi_i2d>:
  4024e4:	f090 0f00 	teq	r0, #0
  4024e8:	bf04      	itt	eq
  4024ea:	2100      	moveq	r1, #0
  4024ec:	4770      	bxeq	lr
  4024ee:	b530      	push	{r4, r5, lr}
  4024f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4024fc:	bf48      	it	mi
  4024fe:	4240      	negmi	r0, r0
  402500:	f04f 0100 	mov.w	r1, #0
  402504:	e73e      	b.n	402384 <__adddf3+0x138>
  402506:	bf00      	nop

00402508 <__aeabi_f2d>:
  402508:	0042      	lsls	r2, r0, #1
  40250a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40250e:	ea4f 0131 	mov.w	r1, r1, rrx
  402512:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402516:	bf1f      	itttt	ne
  402518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40251c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402524:	4770      	bxne	lr
  402526:	f092 0f00 	teq	r2, #0
  40252a:	bf14      	ite	ne
  40252c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402530:	4770      	bxeq	lr
  402532:	b530      	push	{r4, r5, lr}
  402534:	f44f 7460 	mov.w	r4, #896	; 0x380
  402538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40253c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402540:	e720      	b.n	402384 <__adddf3+0x138>
  402542:	bf00      	nop

00402544 <__aeabi_ul2d>:
  402544:	ea50 0201 	orrs.w	r2, r0, r1
  402548:	bf08      	it	eq
  40254a:	4770      	bxeq	lr
  40254c:	b530      	push	{r4, r5, lr}
  40254e:	f04f 0500 	mov.w	r5, #0
  402552:	e00a      	b.n	40256a <__aeabi_l2d+0x16>

00402554 <__aeabi_l2d>:
  402554:	ea50 0201 	orrs.w	r2, r0, r1
  402558:	bf08      	it	eq
  40255a:	4770      	bxeq	lr
  40255c:	b530      	push	{r4, r5, lr}
  40255e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402562:	d502      	bpl.n	40256a <__aeabi_l2d+0x16>
  402564:	4240      	negs	r0, r0
  402566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40256a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40256e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402576:	f43f aedc 	beq.w	402332 <__adddf3+0xe6>
  40257a:	f04f 0203 	mov.w	r2, #3
  40257e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402582:	bf18      	it	ne
  402584:	3203      	addne	r2, #3
  402586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40258a:	bf18      	it	ne
  40258c:	3203      	addne	r2, #3
  40258e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402592:	f1c2 0320 	rsb	r3, r2, #32
  402596:	fa00 fc03 	lsl.w	ip, r0, r3
  40259a:	fa20 f002 	lsr.w	r0, r0, r2
  40259e:	fa01 fe03 	lsl.w	lr, r1, r3
  4025a2:	ea40 000e 	orr.w	r0, r0, lr
  4025a6:	fa21 f102 	lsr.w	r1, r1, r2
  4025aa:	4414      	add	r4, r2
  4025ac:	e6c1      	b.n	402332 <__adddf3+0xe6>
  4025ae:	bf00      	nop

004025b0 <__aeabi_dmul>:
  4025b0:	b570      	push	{r4, r5, r6, lr}
  4025b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4025b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4025ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4025be:	bf1d      	ittte	ne
  4025c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4025c4:	ea94 0f0c 	teqne	r4, ip
  4025c8:	ea95 0f0c 	teqne	r5, ip
  4025cc:	f000 f8de 	bleq	40278c <__aeabi_dmul+0x1dc>
  4025d0:	442c      	add	r4, r5
  4025d2:	ea81 0603 	eor.w	r6, r1, r3
  4025d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4025da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4025de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4025e2:	bf18      	it	ne
  4025e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4025e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4025f0:	d038      	beq.n	402664 <__aeabi_dmul+0xb4>
  4025f2:	fba0 ce02 	umull	ip, lr, r0, r2
  4025f6:	f04f 0500 	mov.w	r5, #0
  4025fa:	fbe1 e502 	umlal	lr, r5, r1, r2
  4025fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402602:	fbe0 e503 	umlal	lr, r5, r0, r3
  402606:	f04f 0600 	mov.w	r6, #0
  40260a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40260e:	f09c 0f00 	teq	ip, #0
  402612:	bf18      	it	ne
  402614:	f04e 0e01 	orrne.w	lr, lr, #1
  402618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40261c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402624:	d204      	bcs.n	402630 <__aeabi_dmul+0x80>
  402626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40262a:	416d      	adcs	r5, r5
  40262c:	eb46 0606 	adc.w	r6, r6, r6
  402630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40263c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402648:	bf88      	it	hi
  40264a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40264e:	d81e      	bhi.n	40268e <__aeabi_dmul+0xde>
  402650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402654:	bf08      	it	eq
  402656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40265a:	f150 0000 	adcs.w	r0, r0, #0
  40265e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402662:	bd70      	pop	{r4, r5, r6, pc}
  402664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402668:	ea46 0101 	orr.w	r1, r6, r1
  40266c:	ea40 0002 	orr.w	r0, r0, r2
  402670:	ea81 0103 	eor.w	r1, r1, r3
  402674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402678:	bfc2      	ittt	gt
  40267a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40267e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402682:	bd70      	popgt	{r4, r5, r6, pc}
  402684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402688:	f04f 0e00 	mov.w	lr, #0
  40268c:	3c01      	subs	r4, #1
  40268e:	f300 80ab 	bgt.w	4027e8 <__aeabi_dmul+0x238>
  402692:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402696:	bfde      	ittt	le
  402698:	2000      	movle	r0, #0
  40269a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40269e:	bd70      	pople	{r4, r5, r6, pc}
  4026a0:	f1c4 0400 	rsb	r4, r4, #0
  4026a4:	3c20      	subs	r4, #32
  4026a6:	da35      	bge.n	402714 <__aeabi_dmul+0x164>
  4026a8:	340c      	adds	r4, #12
  4026aa:	dc1b      	bgt.n	4026e4 <__aeabi_dmul+0x134>
  4026ac:	f104 0414 	add.w	r4, r4, #20
  4026b0:	f1c4 0520 	rsb	r5, r4, #32
  4026b4:	fa00 f305 	lsl.w	r3, r0, r5
  4026b8:	fa20 f004 	lsr.w	r0, r0, r4
  4026bc:	fa01 f205 	lsl.w	r2, r1, r5
  4026c0:	ea40 0002 	orr.w	r0, r0, r2
  4026c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4026c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4026cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4026d0:	fa21 f604 	lsr.w	r6, r1, r4
  4026d4:	eb42 0106 	adc.w	r1, r2, r6
  4026d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4026dc:	bf08      	it	eq
  4026de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4026e2:	bd70      	pop	{r4, r5, r6, pc}
  4026e4:	f1c4 040c 	rsb	r4, r4, #12
  4026e8:	f1c4 0520 	rsb	r5, r4, #32
  4026ec:	fa00 f304 	lsl.w	r3, r0, r4
  4026f0:	fa20 f005 	lsr.w	r0, r0, r5
  4026f4:	fa01 f204 	lsl.w	r2, r1, r4
  4026f8:	ea40 0002 	orr.w	r0, r0, r2
  4026fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402704:	f141 0100 	adc.w	r1, r1, #0
  402708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40270c:	bf08      	it	eq
  40270e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402712:	bd70      	pop	{r4, r5, r6, pc}
  402714:	f1c4 0520 	rsb	r5, r4, #32
  402718:	fa00 f205 	lsl.w	r2, r0, r5
  40271c:	ea4e 0e02 	orr.w	lr, lr, r2
  402720:	fa20 f304 	lsr.w	r3, r0, r4
  402724:	fa01 f205 	lsl.w	r2, r1, r5
  402728:	ea43 0302 	orr.w	r3, r3, r2
  40272c:	fa21 f004 	lsr.w	r0, r1, r4
  402730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402734:	fa21 f204 	lsr.w	r2, r1, r4
  402738:	ea20 0002 	bic.w	r0, r0, r2
  40273c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402744:	bf08      	it	eq
  402746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40274a:	bd70      	pop	{r4, r5, r6, pc}
  40274c:	f094 0f00 	teq	r4, #0
  402750:	d10f      	bne.n	402772 <__aeabi_dmul+0x1c2>
  402752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402756:	0040      	lsls	r0, r0, #1
  402758:	eb41 0101 	adc.w	r1, r1, r1
  40275c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402760:	bf08      	it	eq
  402762:	3c01      	subeq	r4, #1
  402764:	d0f7      	beq.n	402756 <__aeabi_dmul+0x1a6>
  402766:	ea41 0106 	orr.w	r1, r1, r6
  40276a:	f095 0f00 	teq	r5, #0
  40276e:	bf18      	it	ne
  402770:	4770      	bxne	lr
  402772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402776:	0052      	lsls	r2, r2, #1
  402778:	eb43 0303 	adc.w	r3, r3, r3
  40277c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402780:	bf08      	it	eq
  402782:	3d01      	subeq	r5, #1
  402784:	d0f7      	beq.n	402776 <__aeabi_dmul+0x1c6>
  402786:	ea43 0306 	orr.w	r3, r3, r6
  40278a:	4770      	bx	lr
  40278c:	ea94 0f0c 	teq	r4, ip
  402790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402794:	bf18      	it	ne
  402796:	ea95 0f0c 	teqne	r5, ip
  40279a:	d00c      	beq.n	4027b6 <__aeabi_dmul+0x206>
  40279c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4027a0:	bf18      	it	ne
  4027a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4027a6:	d1d1      	bne.n	40274c <__aeabi_dmul+0x19c>
  4027a8:	ea81 0103 	eor.w	r1, r1, r3
  4027ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4027b0:	f04f 0000 	mov.w	r0, #0
  4027b4:	bd70      	pop	{r4, r5, r6, pc}
  4027b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4027ba:	bf06      	itte	eq
  4027bc:	4610      	moveq	r0, r2
  4027be:	4619      	moveq	r1, r3
  4027c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4027c4:	d019      	beq.n	4027fa <__aeabi_dmul+0x24a>
  4027c6:	ea94 0f0c 	teq	r4, ip
  4027ca:	d102      	bne.n	4027d2 <__aeabi_dmul+0x222>
  4027cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4027d0:	d113      	bne.n	4027fa <__aeabi_dmul+0x24a>
  4027d2:	ea95 0f0c 	teq	r5, ip
  4027d6:	d105      	bne.n	4027e4 <__aeabi_dmul+0x234>
  4027d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4027dc:	bf1c      	itt	ne
  4027de:	4610      	movne	r0, r2
  4027e0:	4619      	movne	r1, r3
  4027e2:	d10a      	bne.n	4027fa <__aeabi_dmul+0x24a>
  4027e4:	ea81 0103 	eor.w	r1, r1, r3
  4027e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4027ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4027f4:	f04f 0000 	mov.w	r0, #0
  4027f8:	bd70      	pop	{r4, r5, r6, pc}
  4027fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402802:	bd70      	pop	{r4, r5, r6, pc}

00402804 <__aeabi_ddiv>:
  402804:	b570      	push	{r4, r5, r6, lr}
  402806:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40280a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40280e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402812:	bf1d      	ittte	ne
  402814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402818:	ea94 0f0c 	teqne	r4, ip
  40281c:	ea95 0f0c 	teqne	r5, ip
  402820:	f000 f8a7 	bleq	402972 <__aeabi_ddiv+0x16e>
  402824:	eba4 0405 	sub.w	r4, r4, r5
  402828:	ea81 0e03 	eor.w	lr, r1, r3
  40282c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402830:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402834:	f000 8088 	beq.w	402948 <__aeabi_ddiv+0x144>
  402838:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40283c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402848:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40284c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402854:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40285c:	429d      	cmp	r5, r3
  40285e:	bf08      	it	eq
  402860:	4296      	cmpeq	r6, r2
  402862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402866:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40286a:	d202      	bcs.n	402872 <__aeabi_ddiv+0x6e>
  40286c:	085b      	lsrs	r3, r3, #1
  40286e:	ea4f 0232 	mov.w	r2, r2, rrx
  402872:	1ab6      	subs	r6, r6, r2
  402874:	eb65 0503 	sbc.w	r5, r5, r3
  402878:	085b      	lsrs	r3, r3, #1
  40287a:	ea4f 0232 	mov.w	r2, r2, rrx
  40287e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402886:	ebb6 0e02 	subs.w	lr, r6, r2
  40288a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40288e:	bf22      	ittt	cs
  402890:	1ab6      	subcs	r6, r6, r2
  402892:	4675      	movcs	r5, lr
  402894:	ea40 000c 	orrcs.w	r0, r0, ip
  402898:	085b      	lsrs	r3, r3, #1
  40289a:	ea4f 0232 	mov.w	r2, r2, rrx
  40289e:	ebb6 0e02 	subs.w	lr, r6, r2
  4028a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028a6:	bf22      	ittt	cs
  4028a8:	1ab6      	subcs	r6, r6, r2
  4028aa:	4675      	movcs	r5, lr
  4028ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4028b0:	085b      	lsrs	r3, r3, #1
  4028b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4028b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4028ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028be:	bf22      	ittt	cs
  4028c0:	1ab6      	subcs	r6, r6, r2
  4028c2:	4675      	movcs	r5, lr
  4028c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4028c8:	085b      	lsrs	r3, r3, #1
  4028ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4028ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4028d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028d6:	bf22      	ittt	cs
  4028d8:	1ab6      	subcs	r6, r6, r2
  4028da:	4675      	movcs	r5, lr
  4028dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4028e0:	ea55 0e06 	orrs.w	lr, r5, r6
  4028e4:	d018      	beq.n	402918 <__aeabi_ddiv+0x114>
  4028e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4028ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4028ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4028f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4028f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4028fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4028fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402902:	d1c0      	bne.n	402886 <__aeabi_ddiv+0x82>
  402904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402908:	d10b      	bne.n	402922 <__aeabi_ddiv+0x11e>
  40290a:	ea41 0100 	orr.w	r1, r1, r0
  40290e:	f04f 0000 	mov.w	r0, #0
  402912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402916:	e7b6      	b.n	402886 <__aeabi_ddiv+0x82>
  402918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40291c:	bf04      	itt	eq
  40291e:	4301      	orreq	r1, r0
  402920:	2000      	moveq	r0, #0
  402922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402926:	bf88      	it	hi
  402928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40292c:	f63f aeaf 	bhi.w	40268e <__aeabi_dmul+0xde>
  402930:	ebb5 0c03 	subs.w	ip, r5, r3
  402934:	bf04      	itt	eq
  402936:	ebb6 0c02 	subseq.w	ip, r6, r2
  40293a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40293e:	f150 0000 	adcs.w	r0, r0, #0
  402942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402946:	bd70      	pop	{r4, r5, r6, pc}
  402948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40294c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402954:	bfc2      	ittt	gt
  402956:	ebd4 050c 	rsbsgt	r5, r4, ip
  40295a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40295e:	bd70      	popgt	{r4, r5, r6, pc}
  402960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402964:	f04f 0e00 	mov.w	lr, #0
  402968:	3c01      	subs	r4, #1
  40296a:	e690      	b.n	40268e <__aeabi_dmul+0xde>
  40296c:	ea45 0e06 	orr.w	lr, r5, r6
  402970:	e68d      	b.n	40268e <__aeabi_dmul+0xde>
  402972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402976:	ea94 0f0c 	teq	r4, ip
  40297a:	bf08      	it	eq
  40297c:	ea95 0f0c 	teqeq	r5, ip
  402980:	f43f af3b 	beq.w	4027fa <__aeabi_dmul+0x24a>
  402984:	ea94 0f0c 	teq	r4, ip
  402988:	d10a      	bne.n	4029a0 <__aeabi_ddiv+0x19c>
  40298a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40298e:	f47f af34 	bne.w	4027fa <__aeabi_dmul+0x24a>
  402992:	ea95 0f0c 	teq	r5, ip
  402996:	f47f af25 	bne.w	4027e4 <__aeabi_dmul+0x234>
  40299a:	4610      	mov	r0, r2
  40299c:	4619      	mov	r1, r3
  40299e:	e72c      	b.n	4027fa <__aeabi_dmul+0x24a>
  4029a0:	ea95 0f0c 	teq	r5, ip
  4029a4:	d106      	bne.n	4029b4 <__aeabi_ddiv+0x1b0>
  4029a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4029aa:	f43f aefd 	beq.w	4027a8 <__aeabi_dmul+0x1f8>
  4029ae:	4610      	mov	r0, r2
  4029b0:	4619      	mov	r1, r3
  4029b2:	e722      	b.n	4027fa <__aeabi_dmul+0x24a>
  4029b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4029b8:	bf18      	it	ne
  4029ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4029be:	f47f aec5 	bne.w	40274c <__aeabi_dmul+0x19c>
  4029c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4029c6:	f47f af0d 	bne.w	4027e4 <__aeabi_dmul+0x234>
  4029ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4029ce:	f47f aeeb 	bne.w	4027a8 <__aeabi_dmul+0x1f8>
  4029d2:	e712      	b.n	4027fa <__aeabi_dmul+0x24a>

004029d4 <__aeabi_d2f>:
  4029d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4029d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4029dc:	bf24      	itt	cs
  4029de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4029e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4029e6:	d90d      	bls.n	402a04 <__aeabi_d2f+0x30>
  4029e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4029ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4029f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4029f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4029f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4029fc:	bf08      	it	eq
  4029fe:	f020 0001 	biceq.w	r0, r0, #1
  402a02:	4770      	bx	lr
  402a04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402a08:	d121      	bne.n	402a4e <__aeabi_d2f+0x7a>
  402a0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402a0e:	bfbc      	itt	lt
  402a10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402a14:	4770      	bxlt	lr
  402a16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402a1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402a1e:	f1c2 0218 	rsb	r2, r2, #24
  402a22:	f1c2 0c20 	rsb	ip, r2, #32
  402a26:	fa10 f30c 	lsls.w	r3, r0, ip
  402a2a:	fa20 f002 	lsr.w	r0, r0, r2
  402a2e:	bf18      	it	ne
  402a30:	f040 0001 	orrne.w	r0, r0, #1
  402a34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402a38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402a3c:	fa03 fc0c 	lsl.w	ip, r3, ip
  402a40:	ea40 000c 	orr.w	r0, r0, ip
  402a44:	fa23 f302 	lsr.w	r3, r3, r2
  402a48:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402a4c:	e7cc      	b.n	4029e8 <__aeabi_d2f+0x14>
  402a4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402a52:	d107      	bne.n	402a64 <__aeabi_d2f+0x90>
  402a54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402a58:	bf1e      	ittt	ne
  402a5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402a5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402a62:	4770      	bxne	lr
  402a64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402a68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402a6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a70:	4770      	bx	lr
  402a72:	bf00      	nop

00402a74 <__aeabi_frsub>:
  402a74:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402a78:	e002      	b.n	402a80 <__addsf3>
  402a7a:	bf00      	nop

00402a7c <__aeabi_fsub>:
  402a7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402a80 <__addsf3>:
  402a80:	0042      	lsls	r2, r0, #1
  402a82:	bf1f      	itttt	ne
  402a84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402a88:	ea92 0f03 	teqne	r2, r3
  402a8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402a90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402a94:	d06a      	beq.n	402b6c <__addsf3+0xec>
  402a96:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402a9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402a9e:	bfc1      	itttt	gt
  402aa0:	18d2      	addgt	r2, r2, r3
  402aa2:	4041      	eorgt	r1, r0
  402aa4:	4048      	eorgt	r0, r1
  402aa6:	4041      	eorgt	r1, r0
  402aa8:	bfb8      	it	lt
  402aaa:	425b      	neglt	r3, r3
  402aac:	2b19      	cmp	r3, #25
  402aae:	bf88      	it	hi
  402ab0:	4770      	bxhi	lr
  402ab2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402ab6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402aba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402abe:	bf18      	it	ne
  402ac0:	4240      	negne	r0, r0
  402ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402ac6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402aca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402ace:	bf18      	it	ne
  402ad0:	4249      	negne	r1, r1
  402ad2:	ea92 0f03 	teq	r2, r3
  402ad6:	d03f      	beq.n	402b58 <__addsf3+0xd8>
  402ad8:	f1a2 0201 	sub.w	r2, r2, #1
  402adc:	fa41 fc03 	asr.w	ip, r1, r3
  402ae0:	eb10 000c 	adds.w	r0, r0, ip
  402ae4:	f1c3 0320 	rsb	r3, r3, #32
  402ae8:	fa01 f103 	lsl.w	r1, r1, r3
  402aec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402af0:	d502      	bpl.n	402af8 <__addsf3+0x78>
  402af2:	4249      	negs	r1, r1
  402af4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402af8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402afc:	d313      	bcc.n	402b26 <__addsf3+0xa6>
  402afe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402b02:	d306      	bcc.n	402b12 <__addsf3+0x92>
  402b04:	0840      	lsrs	r0, r0, #1
  402b06:	ea4f 0131 	mov.w	r1, r1, rrx
  402b0a:	f102 0201 	add.w	r2, r2, #1
  402b0e:	2afe      	cmp	r2, #254	; 0xfe
  402b10:	d251      	bcs.n	402bb6 <__addsf3+0x136>
  402b12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402b16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402b1a:	bf08      	it	eq
  402b1c:	f020 0001 	biceq.w	r0, r0, #1
  402b20:	ea40 0003 	orr.w	r0, r0, r3
  402b24:	4770      	bx	lr
  402b26:	0049      	lsls	r1, r1, #1
  402b28:	eb40 0000 	adc.w	r0, r0, r0
  402b2c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402b30:	f1a2 0201 	sub.w	r2, r2, #1
  402b34:	d1ed      	bne.n	402b12 <__addsf3+0x92>
  402b36:	fab0 fc80 	clz	ip, r0
  402b3a:	f1ac 0c08 	sub.w	ip, ip, #8
  402b3e:	ebb2 020c 	subs.w	r2, r2, ip
  402b42:	fa00 f00c 	lsl.w	r0, r0, ip
  402b46:	bfaa      	itet	ge
  402b48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402b4c:	4252      	neglt	r2, r2
  402b4e:	4318      	orrge	r0, r3
  402b50:	bfbc      	itt	lt
  402b52:	40d0      	lsrlt	r0, r2
  402b54:	4318      	orrlt	r0, r3
  402b56:	4770      	bx	lr
  402b58:	f092 0f00 	teq	r2, #0
  402b5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402b60:	bf06      	itte	eq
  402b62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402b66:	3201      	addeq	r2, #1
  402b68:	3b01      	subne	r3, #1
  402b6a:	e7b5      	b.n	402ad8 <__addsf3+0x58>
  402b6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402b70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402b74:	bf18      	it	ne
  402b76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402b7a:	d021      	beq.n	402bc0 <__addsf3+0x140>
  402b7c:	ea92 0f03 	teq	r2, r3
  402b80:	d004      	beq.n	402b8c <__addsf3+0x10c>
  402b82:	f092 0f00 	teq	r2, #0
  402b86:	bf08      	it	eq
  402b88:	4608      	moveq	r0, r1
  402b8a:	4770      	bx	lr
  402b8c:	ea90 0f01 	teq	r0, r1
  402b90:	bf1c      	itt	ne
  402b92:	2000      	movne	r0, #0
  402b94:	4770      	bxne	lr
  402b96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402b9a:	d104      	bne.n	402ba6 <__addsf3+0x126>
  402b9c:	0040      	lsls	r0, r0, #1
  402b9e:	bf28      	it	cs
  402ba0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402ba4:	4770      	bx	lr
  402ba6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402baa:	bf3c      	itt	cc
  402bac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402bb0:	4770      	bxcc	lr
  402bb2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402bb6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402bba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402bbe:	4770      	bx	lr
  402bc0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402bc4:	bf16      	itet	ne
  402bc6:	4608      	movne	r0, r1
  402bc8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402bcc:	4601      	movne	r1, r0
  402bce:	0242      	lsls	r2, r0, #9
  402bd0:	bf06      	itte	eq
  402bd2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402bd6:	ea90 0f01 	teqeq	r0, r1
  402bda:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402bde:	4770      	bx	lr

00402be0 <__aeabi_ui2f>:
  402be0:	f04f 0300 	mov.w	r3, #0
  402be4:	e004      	b.n	402bf0 <__aeabi_i2f+0x8>
  402be6:	bf00      	nop

00402be8 <__aeabi_i2f>:
  402be8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402bec:	bf48      	it	mi
  402bee:	4240      	negmi	r0, r0
  402bf0:	ea5f 0c00 	movs.w	ip, r0
  402bf4:	bf08      	it	eq
  402bf6:	4770      	bxeq	lr
  402bf8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402bfc:	4601      	mov	r1, r0
  402bfe:	f04f 0000 	mov.w	r0, #0
  402c02:	e01c      	b.n	402c3e <__aeabi_l2f+0x2a>

00402c04 <__aeabi_ul2f>:
  402c04:	ea50 0201 	orrs.w	r2, r0, r1
  402c08:	bf08      	it	eq
  402c0a:	4770      	bxeq	lr
  402c0c:	f04f 0300 	mov.w	r3, #0
  402c10:	e00a      	b.n	402c28 <__aeabi_l2f+0x14>
  402c12:	bf00      	nop

00402c14 <__aeabi_l2f>:
  402c14:	ea50 0201 	orrs.w	r2, r0, r1
  402c18:	bf08      	it	eq
  402c1a:	4770      	bxeq	lr
  402c1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402c20:	d502      	bpl.n	402c28 <__aeabi_l2f+0x14>
  402c22:	4240      	negs	r0, r0
  402c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402c28:	ea5f 0c01 	movs.w	ip, r1
  402c2c:	bf02      	ittt	eq
  402c2e:	4684      	moveq	ip, r0
  402c30:	4601      	moveq	r1, r0
  402c32:	2000      	moveq	r0, #0
  402c34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402c38:	bf08      	it	eq
  402c3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402c3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402c42:	fabc f28c 	clz	r2, ip
  402c46:	3a08      	subs	r2, #8
  402c48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402c4c:	db10      	blt.n	402c70 <__aeabi_l2f+0x5c>
  402c4e:	fa01 fc02 	lsl.w	ip, r1, r2
  402c52:	4463      	add	r3, ip
  402c54:	fa00 fc02 	lsl.w	ip, r0, r2
  402c58:	f1c2 0220 	rsb	r2, r2, #32
  402c5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402c60:	fa20 f202 	lsr.w	r2, r0, r2
  402c64:	eb43 0002 	adc.w	r0, r3, r2
  402c68:	bf08      	it	eq
  402c6a:	f020 0001 	biceq.w	r0, r0, #1
  402c6e:	4770      	bx	lr
  402c70:	f102 0220 	add.w	r2, r2, #32
  402c74:	fa01 fc02 	lsl.w	ip, r1, r2
  402c78:	f1c2 0220 	rsb	r2, r2, #32
  402c7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402c80:	fa21 f202 	lsr.w	r2, r1, r2
  402c84:	eb43 0002 	adc.w	r0, r3, r2
  402c88:	bf08      	it	eq
  402c8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402c8e:	4770      	bx	lr

00402c90 <__aeabi_fmul>:
  402c90:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402c94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402c98:	bf1e      	ittt	ne
  402c9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402c9e:	ea92 0f0c 	teqne	r2, ip
  402ca2:	ea93 0f0c 	teqne	r3, ip
  402ca6:	d06f      	beq.n	402d88 <__aeabi_fmul+0xf8>
  402ca8:	441a      	add	r2, r3
  402caa:	ea80 0c01 	eor.w	ip, r0, r1
  402cae:	0240      	lsls	r0, r0, #9
  402cb0:	bf18      	it	ne
  402cb2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402cb6:	d01e      	beq.n	402cf6 <__aeabi_fmul+0x66>
  402cb8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402cbc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402cc0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402cc4:	fba0 3101 	umull	r3, r1, r0, r1
  402cc8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402ccc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402cd0:	bf3e      	ittt	cc
  402cd2:	0049      	lslcc	r1, r1, #1
  402cd4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402cd8:	005b      	lslcc	r3, r3, #1
  402cda:	ea40 0001 	orr.w	r0, r0, r1
  402cde:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402ce2:	2afd      	cmp	r2, #253	; 0xfd
  402ce4:	d81d      	bhi.n	402d22 <__aeabi_fmul+0x92>
  402ce6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402cee:	bf08      	it	eq
  402cf0:	f020 0001 	biceq.w	r0, r0, #1
  402cf4:	4770      	bx	lr
  402cf6:	f090 0f00 	teq	r0, #0
  402cfa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402cfe:	bf08      	it	eq
  402d00:	0249      	lsleq	r1, r1, #9
  402d02:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402d06:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402d0a:	3a7f      	subs	r2, #127	; 0x7f
  402d0c:	bfc2      	ittt	gt
  402d0e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402d12:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402d16:	4770      	bxgt	lr
  402d18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402d1c:	f04f 0300 	mov.w	r3, #0
  402d20:	3a01      	subs	r2, #1
  402d22:	dc5d      	bgt.n	402de0 <__aeabi_fmul+0x150>
  402d24:	f112 0f19 	cmn.w	r2, #25
  402d28:	bfdc      	itt	le
  402d2a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402d2e:	4770      	bxle	lr
  402d30:	f1c2 0200 	rsb	r2, r2, #0
  402d34:	0041      	lsls	r1, r0, #1
  402d36:	fa21 f102 	lsr.w	r1, r1, r2
  402d3a:	f1c2 0220 	rsb	r2, r2, #32
  402d3e:	fa00 fc02 	lsl.w	ip, r0, r2
  402d42:	ea5f 0031 	movs.w	r0, r1, rrx
  402d46:	f140 0000 	adc.w	r0, r0, #0
  402d4a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402d4e:	bf08      	it	eq
  402d50:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402d54:	4770      	bx	lr
  402d56:	f092 0f00 	teq	r2, #0
  402d5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402d5e:	bf02      	ittt	eq
  402d60:	0040      	lsleq	r0, r0, #1
  402d62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402d66:	3a01      	subeq	r2, #1
  402d68:	d0f9      	beq.n	402d5e <__aeabi_fmul+0xce>
  402d6a:	ea40 000c 	orr.w	r0, r0, ip
  402d6e:	f093 0f00 	teq	r3, #0
  402d72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402d76:	bf02      	ittt	eq
  402d78:	0049      	lsleq	r1, r1, #1
  402d7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402d7e:	3b01      	subeq	r3, #1
  402d80:	d0f9      	beq.n	402d76 <__aeabi_fmul+0xe6>
  402d82:	ea41 010c 	orr.w	r1, r1, ip
  402d86:	e78f      	b.n	402ca8 <__aeabi_fmul+0x18>
  402d88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402d8c:	ea92 0f0c 	teq	r2, ip
  402d90:	bf18      	it	ne
  402d92:	ea93 0f0c 	teqne	r3, ip
  402d96:	d00a      	beq.n	402dae <__aeabi_fmul+0x11e>
  402d98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402d9c:	bf18      	it	ne
  402d9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402da2:	d1d8      	bne.n	402d56 <__aeabi_fmul+0xc6>
  402da4:	ea80 0001 	eor.w	r0, r0, r1
  402da8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402dac:	4770      	bx	lr
  402dae:	f090 0f00 	teq	r0, #0
  402db2:	bf17      	itett	ne
  402db4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402db8:	4608      	moveq	r0, r1
  402dba:	f091 0f00 	teqne	r1, #0
  402dbe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402dc2:	d014      	beq.n	402dee <__aeabi_fmul+0x15e>
  402dc4:	ea92 0f0c 	teq	r2, ip
  402dc8:	d101      	bne.n	402dce <__aeabi_fmul+0x13e>
  402dca:	0242      	lsls	r2, r0, #9
  402dcc:	d10f      	bne.n	402dee <__aeabi_fmul+0x15e>
  402dce:	ea93 0f0c 	teq	r3, ip
  402dd2:	d103      	bne.n	402ddc <__aeabi_fmul+0x14c>
  402dd4:	024b      	lsls	r3, r1, #9
  402dd6:	bf18      	it	ne
  402dd8:	4608      	movne	r0, r1
  402dda:	d108      	bne.n	402dee <__aeabi_fmul+0x15e>
  402ddc:	ea80 0001 	eor.w	r0, r0, r1
  402de0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402de4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402de8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402dec:	4770      	bx	lr
  402dee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402df2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402df6:	4770      	bx	lr

00402df8 <__aeabi_fdiv>:
  402df8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402dfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402e00:	bf1e      	ittt	ne
  402e02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402e06:	ea92 0f0c 	teqne	r2, ip
  402e0a:	ea93 0f0c 	teqne	r3, ip
  402e0e:	d069      	beq.n	402ee4 <__aeabi_fdiv+0xec>
  402e10:	eba2 0203 	sub.w	r2, r2, r3
  402e14:	ea80 0c01 	eor.w	ip, r0, r1
  402e18:	0249      	lsls	r1, r1, #9
  402e1a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402e1e:	d037      	beq.n	402e90 <__aeabi_fdiv+0x98>
  402e20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402e24:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402e28:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402e2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402e30:	428b      	cmp	r3, r1
  402e32:	bf38      	it	cc
  402e34:	005b      	lslcc	r3, r3, #1
  402e36:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402e3a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402e3e:	428b      	cmp	r3, r1
  402e40:	bf24      	itt	cs
  402e42:	1a5b      	subcs	r3, r3, r1
  402e44:	ea40 000c 	orrcs.w	r0, r0, ip
  402e48:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402e4c:	bf24      	itt	cs
  402e4e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402e52:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402e56:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402e5a:	bf24      	itt	cs
  402e5c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402e60:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402e64:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402e68:	bf24      	itt	cs
  402e6a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402e6e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402e72:	011b      	lsls	r3, r3, #4
  402e74:	bf18      	it	ne
  402e76:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402e7a:	d1e0      	bne.n	402e3e <__aeabi_fdiv+0x46>
  402e7c:	2afd      	cmp	r2, #253	; 0xfd
  402e7e:	f63f af50 	bhi.w	402d22 <__aeabi_fmul+0x92>
  402e82:	428b      	cmp	r3, r1
  402e84:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402e88:	bf08      	it	eq
  402e8a:	f020 0001 	biceq.w	r0, r0, #1
  402e8e:	4770      	bx	lr
  402e90:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402e94:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402e98:	327f      	adds	r2, #127	; 0x7f
  402e9a:	bfc2      	ittt	gt
  402e9c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402ea0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402ea4:	4770      	bxgt	lr
  402ea6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402eaa:	f04f 0300 	mov.w	r3, #0
  402eae:	3a01      	subs	r2, #1
  402eb0:	e737      	b.n	402d22 <__aeabi_fmul+0x92>
  402eb2:	f092 0f00 	teq	r2, #0
  402eb6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402eba:	bf02      	ittt	eq
  402ebc:	0040      	lsleq	r0, r0, #1
  402ebe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402ec2:	3a01      	subeq	r2, #1
  402ec4:	d0f9      	beq.n	402eba <__aeabi_fdiv+0xc2>
  402ec6:	ea40 000c 	orr.w	r0, r0, ip
  402eca:	f093 0f00 	teq	r3, #0
  402ece:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402ed2:	bf02      	ittt	eq
  402ed4:	0049      	lsleq	r1, r1, #1
  402ed6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402eda:	3b01      	subeq	r3, #1
  402edc:	d0f9      	beq.n	402ed2 <__aeabi_fdiv+0xda>
  402ede:	ea41 010c 	orr.w	r1, r1, ip
  402ee2:	e795      	b.n	402e10 <__aeabi_fdiv+0x18>
  402ee4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402ee8:	ea92 0f0c 	teq	r2, ip
  402eec:	d108      	bne.n	402f00 <__aeabi_fdiv+0x108>
  402eee:	0242      	lsls	r2, r0, #9
  402ef0:	f47f af7d 	bne.w	402dee <__aeabi_fmul+0x15e>
  402ef4:	ea93 0f0c 	teq	r3, ip
  402ef8:	f47f af70 	bne.w	402ddc <__aeabi_fmul+0x14c>
  402efc:	4608      	mov	r0, r1
  402efe:	e776      	b.n	402dee <__aeabi_fmul+0x15e>
  402f00:	ea93 0f0c 	teq	r3, ip
  402f04:	d104      	bne.n	402f10 <__aeabi_fdiv+0x118>
  402f06:	024b      	lsls	r3, r1, #9
  402f08:	f43f af4c 	beq.w	402da4 <__aeabi_fmul+0x114>
  402f0c:	4608      	mov	r0, r1
  402f0e:	e76e      	b.n	402dee <__aeabi_fmul+0x15e>
  402f10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402f14:	bf18      	it	ne
  402f16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402f1a:	d1ca      	bne.n	402eb2 <__aeabi_fdiv+0xba>
  402f1c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402f20:	f47f af5c 	bne.w	402ddc <__aeabi_fmul+0x14c>
  402f24:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402f28:	f47f af3c 	bne.w	402da4 <__aeabi_fmul+0x114>
  402f2c:	e75f      	b.n	402dee <__aeabi_fmul+0x15e>
  402f2e:	bf00      	nop

00402f30 <__gesf2>:
  402f30:	f04f 3cff 	mov.w	ip, #4294967295
  402f34:	e006      	b.n	402f44 <__cmpsf2+0x4>
  402f36:	bf00      	nop

00402f38 <__lesf2>:
  402f38:	f04f 0c01 	mov.w	ip, #1
  402f3c:	e002      	b.n	402f44 <__cmpsf2+0x4>
  402f3e:	bf00      	nop

00402f40 <__cmpsf2>:
  402f40:	f04f 0c01 	mov.w	ip, #1
  402f44:	f84d cd04 	str.w	ip, [sp, #-4]!
  402f48:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402f4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402f50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f54:	bf18      	it	ne
  402f56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f5a:	d011      	beq.n	402f80 <__cmpsf2+0x40>
  402f5c:	b001      	add	sp, #4
  402f5e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402f62:	bf18      	it	ne
  402f64:	ea90 0f01 	teqne	r0, r1
  402f68:	bf58      	it	pl
  402f6a:	ebb2 0003 	subspl.w	r0, r2, r3
  402f6e:	bf88      	it	hi
  402f70:	17c8      	asrhi	r0, r1, #31
  402f72:	bf38      	it	cc
  402f74:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402f78:	bf18      	it	ne
  402f7a:	f040 0001 	orrne.w	r0, r0, #1
  402f7e:	4770      	bx	lr
  402f80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f84:	d102      	bne.n	402f8c <__cmpsf2+0x4c>
  402f86:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402f8a:	d105      	bne.n	402f98 <__cmpsf2+0x58>
  402f8c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402f90:	d1e4      	bne.n	402f5c <__cmpsf2+0x1c>
  402f92:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402f96:	d0e1      	beq.n	402f5c <__cmpsf2+0x1c>
  402f98:	f85d 0b04 	ldr.w	r0, [sp], #4
  402f9c:	4770      	bx	lr
  402f9e:	bf00      	nop

00402fa0 <__aeabi_cfrcmple>:
  402fa0:	4684      	mov	ip, r0
  402fa2:	4608      	mov	r0, r1
  402fa4:	4661      	mov	r1, ip
  402fa6:	e7ff      	b.n	402fa8 <__aeabi_cfcmpeq>

00402fa8 <__aeabi_cfcmpeq>:
  402fa8:	b50f      	push	{r0, r1, r2, r3, lr}
  402faa:	f7ff ffc9 	bl	402f40 <__cmpsf2>
  402fae:	2800      	cmp	r0, #0
  402fb0:	bf48      	it	mi
  402fb2:	f110 0f00 	cmnmi.w	r0, #0
  402fb6:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402fb8 <__aeabi_fcmpeq>:
  402fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fbc:	f7ff fff4 	bl	402fa8 <__aeabi_cfcmpeq>
  402fc0:	bf0c      	ite	eq
  402fc2:	2001      	moveq	r0, #1
  402fc4:	2000      	movne	r0, #0
  402fc6:	f85d fb08 	ldr.w	pc, [sp], #8
  402fca:	bf00      	nop

00402fcc <__aeabi_fcmplt>:
  402fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fd0:	f7ff ffea 	bl	402fa8 <__aeabi_cfcmpeq>
  402fd4:	bf34      	ite	cc
  402fd6:	2001      	movcc	r0, #1
  402fd8:	2000      	movcs	r0, #0
  402fda:	f85d fb08 	ldr.w	pc, [sp], #8
  402fde:	bf00      	nop

00402fe0 <__aeabi_fcmple>:
  402fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fe4:	f7ff ffe0 	bl	402fa8 <__aeabi_cfcmpeq>
  402fe8:	bf94      	ite	ls
  402fea:	2001      	movls	r0, #1
  402fec:	2000      	movhi	r0, #0
  402fee:	f85d fb08 	ldr.w	pc, [sp], #8
  402ff2:	bf00      	nop

00402ff4 <__aeabi_fcmpge>:
  402ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ff8:	f7ff ffd2 	bl	402fa0 <__aeabi_cfrcmple>
  402ffc:	bf94      	ite	ls
  402ffe:	2001      	movls	r0, #1
  403000:	2000      	movhi	r0, #0
  403002:	f85d fb08 	ldr.w	pc, [sp], #8
  403006:	bf00      	nop

00403008 <__aeabi_fcmpgt>:
  403008:	f84d ed08 	str.w	lr, [sp, #-8]!
  40300c:	f7ff ffc8 	bl	402fa0 <__aeabi_cfrcmple>
  403010:	bf34      	ite	cc
  403012:	2001      	movcc	r0, #1
  403014:	2000      	movcs	r0, #0
  403016:	f85d fb08 	ldr.w	pc, [sp], #8
  40301a:	bf00      	nop

0040301c <__aeabi_f2uiz>:
  40301c:	0042      	lsls	r2, r0, #1
  40301e:	d20e      	bcs.n	40303e <__aeabi_f2uiz+0x22>
  403020:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403024:	d30b      	bcc.n	40303e <__aeabi_f2uiz+0x22>
  403026:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40302a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40302e:	d409      	bmi.n	403044 <__aeabi_f2uiz+0x28>
  403030:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403034:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403038:	fa23 f002 	lsr.w	r0, r3, r2
  40303c:	4770      	bx	lr
  40303e:	f04f 0000 	mov.w	r0, #0
  403042:	4770      	bx	lr
  403044:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403048:	d101      	bne.n	40304e <__aeabi_f2uiz+0x32>
  40304a:	0242      	lsls	r2, r0, #9
  40304c:	d102      	bne.n	403054 <__aeabi_f2uiz+0x38>
  40304e:	f04f 30ff 	mov.w	r0, #4294967295
  403052:	4770      	bx	lr
  403054:	f04f 0000 	mov.w	r0, #0
  403058:	4770      	bx	lr
  40305a:	bf00      	nop

0040305c <atoff>:
  40305c:	2100      	movs	r1, #0
  40305e:	f001 b90b 	b.w	404278 <strtof>
  403062:	bf00      	nop

00403064 <__errno>:
  403064:	4b01      	ldr	r3, [pc, #4]	; (40306c <__errno+0x8>)
  403066:	6818      	ldr	r0, [r3, #0]
  403068:	4770      	bx	lr
  40306a:	bf00      	nop
  40306c:	20000520 	.word	0x20000520

00403070 <__libc_init_array>:
  403070:	b570      	push	{r4, r5, r6, lr}
  403072:	4e0f      	ldr	r6, [pc, #60]	; (4030b0 <__libc_init_array+0x40>)
  403074:	4d0f      	ldr	r5, [pc, #60]	; (4030b4 <__libc_init_array+0x44>)
  403076:	1b76      	subs	r6, r6, r5
  403078:	10b6      	asrs	r6, r6, #2
  40307a:	d007      	beq.n	40308c <__libc_init_array+0x1c>
  40307c:	3d04      	subs	r5, #4
  40307e:	2400      	movs	r4, #0
  403080:	3401      	adds	r4, #1
  403082:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403086:	4798      	blx	r3
  403088:	42a6      	cmp	r6, r4
  40308a:	d1f9      	bne.n	403080 <__libc_init_array+0x10>
  40308c:	4e0a      	ldr	r6, [pc, #40]	; (4030b8 <__libc_init_array+0x48>)
  40308e:	4d0b      	ldr	r5, [pc, #44]	; (4030bc <__libc_init_array+0x4c>)
  403090:	f007 fdbc 	bl	40ac0c <_init>
  403094:	1b76      	subs	r6, r6, r5
  403096:	10b6      	asrs	r6, r6, #2
  403098:	d008      	beq.n	4030ac <__libc_init_array+0x3c>
  40309a:	3d04      	subs	r5, #4
  40309c:	2400      	movs	r4, #0
  40309e:	3401      	adds	r4, #1
  4030a0:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4030a4:	4798      	blx	r3
  4030a6:	42a6      	cmp	r6, r4
  4030a8:	d1f9      	bne.n	40309e <__libc_init_array+0x2e>
  4030aa:	bd70      	pop	{r4, r5, r6, pc}
  4030ac:	bd70      	pop	{r4, r5, r6, pc}
  4030ae:	bf00      	nop
  4030b0:	0040ac18 	.word	0x0040ac18
  4030b4:	0040ac18 	.word	0x0040ac18
  4030b8:	0040ac20 	.word	0x0040ac20
  4030bc:	0040ac18 	.word	0x0040ac18

004030c0 <iprintf>:
  4030c0:	b40f      	push	{r0, r1, r2, r3}
  4030c2:	b510      	push	{r4, lr}
  4030c4:	4b07      	ldr	r3, [pc, #28]	; (4030e4 <iprintf+0x24>)
  4030c6:	b082      	sub	sp, #8
  4030c8:	ac04      	add	r4, sp, #16
  4030ca:	f854 2b04 	ldr.w	r2, [r4], #4
  4030ce:	6818      	ldr	r0, [r3, #0]
  4030d0:	4623      	mov	r3, r4
  4030d2:	6881      	ldr	r1, [r0, #8]
  4030d4:	9401      	str	r4, [sp, #4]
  4030d6:	f002 fb93 	bl	405800 <_vfiprintf_r>
  4030da:	b002      	add	sp, #8
  4030dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4030e0:	b004      	add	sp, #16
  4030e2:	4770      	bx	lr
  4030e4:	20000520 	.word	0x20000520

004030e8 <memset>:
  4030e8:	b4f0      	push	{r4, r5, r6, r7}
  4030ea:	0784      	lsls	r4, r0, #30
  4030ec:	d043      	beq.n	403176 <memset+0x8e>
  4030ee:	1e54      	subs	r4, r2, #1
  4030f0:	2a00      	cmp	r2, #0
  4030f2:	d03e      	beq.n	403172 <memset+0x8a>
  4030f4:	b2cd      	uxtb	r5, r1
  4030f6:	4603      	mov	r3, r0
  4030f8:	e003      	b.n	403102 <memset+0x1a>
  4030fa:	1e62      	subs	r2, r4, #1
  4030fc:	2c00      	cmp	r4, #0
  4030fe:	d038      	beq.n	403172 <memset+0x8a>
  403100:	4614      	mov	r4, r2
  403102:	f803 5b01 	strb.w	r5, [r3], #1
  403106:	079a      	lsls	r2, r3, #30
  403108:	d1f7      	bne.n	4030fa <memset+0x12>
  40310a:	2c03      	cmp	r4, #3
  40310c:	d92a      	bls.n	403164 <memset+0x7c>
  40310e:	b2cd      	uxtb	r5, r1
  403110:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403114:	2c0f      	cmp	r4, #15
  403116:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40311a:	d915      	bls.n	403148 <memset+0x60>
  40311c:	f1a4 0710 	sub.w	r7, r4, #16
  403120:	093f      	lsrs	r7, r7, #4
  403122:	f103 0610 	add.w	r6, r3, #16
  403126:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40312a:	461a      	mov	r2, r3
  40312c:	6015      	str	r5, [r2, #0]
  40312e:	6055      	str	r5, [r2, #4]
  403130:	6095      	str	r5, [r2, #8]
  403132:	60d5      	str	r5, [r2, #12]
  403134:	3210      	adds	r2, #16
  403136:	42b2      	cmp	r2, r6
  403138:	d1f8      	bne.n	40312c <memset+0x44>
  40313a:	f004 040f 	and.w	r4, r4, #15
  40313e:	3701      	adds	r7, #1
  403140:	2c03      	cmp	r4, #3
  403142:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  403146:	d90d      	bls.n	403164 <memset+0x7c>
  403148:	461e      	mov	r6, r3
  40314a:	4622      	mov	r2, r4
  40314c:	3a04      	subs	r2, #4
  40314e:	2a03      	cmp	r2, #3
  403150:	f846 5b04 	str.w	r5, [r6], #4
  403154:	d8fa      	bhi.n	40314c <memset+0x64>
  403156:	1f22      	subs	r2, r4, #4
  403158:	f022 0203 	bic.w	r2, r2, #3
  40315c:	3204      	adds	r2, #4
  40315e:	4413      	add	r3, r2
  403160:	f004 0403 	and.w	r4, r4, #3
  403164:	b12c      	cbz	r4, 403172 <memset+0x8a>
  403166:	b2c9      	uxtb	r1, r1
  403168:	441c      	add	r4, r3
  40316a:	f803 1b01 	strb.w	r1, [r3], #1
  40316e:	42a3      	cmp	r3, r4
  403170:	d1fb      	bne.n	40316a <memset+0x82>
  403172:	bcf0      	pop	{r4, r5, r6, r7}
  403174:	4770      	bx	lr
  403176:	4614      	mov	r4, r2
  403178:	4603      	mov	r3, r0
  40317a:	e7c6      	b.n	40310a <memset+0x22>

0040317c <setbuf>:
  40317c:	2900      	cmp	r1, #0
  40317e:	bf0c      	ite	eq
  403180:	2202      	moveq	r2, #2
  403182:	2200      	movne	r2, #0
  403184:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403188:	f000 b800 	b.w	40318c <setvbuf>

0040318c <setvbuf>:
  40318c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403190:	4d3c      	ldr	r5, [pc, #240]	; (403284 <setvbuf+0xf8>)
  403192:	4604      	mov	r4, r0
  403194:	682d      	ldr	r5, [r5, #0]
  403196:	4688      	mov	r8, r1
  403198:	4616      	mov	r6, r2
  40319a:	461f      	mov	r7, r3
  40319c:	b115      	cbz	r5, 4031a4 <setvbuf+0x18>
  40319e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4031a0:	2b00      	cmp	r3, #0
  4031a2:	d04f      	beq.n	403244 <setvbuf+0xb8>
  4031a4:	2e02      	cmp	r6, #2
  4031a6:	d830      	bhi.n	40320a <setvbuf+0x7e>
  4031a8:	2f00      	cmp	r7, #0
  4031aa:	db2e      	blt.n	40320a <setvbuf+0x7e>
  4031ac:	4628      	mov	r0, r5
  4031ae:	4621      	mov	r1, r4
  4031b0:	f004 fa5a 	bl	407668 <_fflush_r>
  4031b4:	89a3      	ldrh	r3, [r4, #12]
  4031b6:	2200      	movs	r2, #0
  4031b8:	6062      	str	r2, [r4, #4]
  4031ba:	61a2      	str	r2, [r4, #24]
  4031bc:	061a      	lsls	r2, r3, #24
  4031be:	d428      	bmi.n	403212 <setvbuf+0x86>
  4031c0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4031c4:	b29b      	uxth	r3, r3
  4031c6:	2e02      	cmp	r6, #2
  4031c8:	81a3      	strh	r3, [r4, #12]
  4031ca:	d02d      	beq.n	403228 <setvbuf+0x9c>
  4031cc:	f1b8 0f00 	cmp.w	r8, #0
  4031d0:	d03c      	beq.n	40324c <setvbuf+0xc0>
  4031d2:	2e01      	cmp	r6, #1
  4031d4:	d013      	beq.n	4031fe <setvbuf+0x72>
  4031d6:	b29b      	uxth	r3, r3
  4031d8:	f003 0008 	and.w	r0, r3, #8
  4031dc:	4a2a      	ldr	r2, [pc, #168]	; (403288 <setvbuf+0xfc>)
  4031de:	b280      	uxth	r0, r0
  4031e0:	63ea      	str	r2, [r5, #60]	; 0x3c
  4031e2:	f8c4 8000 	str.w	r8, [r4]
  4031e6:	f8c4 8010 	str.w	r8, [r4, #16]
  4031ea:	6167      	str	r7, [r4, #20]
  4031ec:	b178      	cbz	r0, 40320e <setvbuf+0x82>
  4031ee:	f013 0f03 	tst.w	r3, #3
  4031f2:	bf18      	it	ne
  4031f4:	2700      	movne	r7, #0
  4031f6:	60a7      	str	r7, [r4, #8]
  4031f8:	2000      	movs	r0, #0
  4031fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4031fe:	f043 0301 	orr.w	r3, r3, #1
  403202:	427a      	negs	r2, r7
  403204:	81a3      	strh	r3, [r4, #12]
  403206:	61a2      	str	r2, [r4, #24]
  403208:	e7e5      	b.n	4031d6 <setvbuf+0x4a>
  40320a:	f04f 30ff 	mov.w	r0, #4294967295
  40320e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403212:	4628      	mov	r0, r5
  403214:	6921      	ldr	r1, [r4, #16]
  403216:	f004 fb87 	bl	407928 <_free_r>
  40321a:	89a3      	ldrh	r3, [r4, #12]
  40321c:	2e02      	cmp	r6, #2
  40321e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403222:	b29b      	uxth	r3, r3
  403224:	81a3      	strh	r3, [r4, #12]
  403226:	d1d1      	bne.n	4031cc <setvbuf+0x40>
  403228:	2000      	movs	r0, #0
  40322a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40322e:	f043 0302 	orr.w	r3, r3, #2
  403232:	2500      	movs	r5, #0
  403234:	2101      	movs	r1, #1
  403236:	81a3      	strh	r3, [r4, #12]
  403238:	60a5      	str	r5, [r4, #8]
  40323a:	6022      	str	r2, [r4, #0]
  40323c:	6122      	str	r2, [r4, #16]
  40323e:	6161      	str	r1, [r4, #20]
  403240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403244:	4628      	mov	r0, r5
  403246:	f004 fa2b 	bl	4076a0 <__sinit>
  40324a:	e7ab      	b.n	4031a4 <setvbuf+0x18>
  40324c:	2f00      	cmp	r7, #0
  40324e:	bf08      	it	eq
  403250:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403254:	4638      	mov	r0, r7
  403256:	f005 fa11 	bl	40867c <malloc>
  40325a:	4680      	mov	r8, r0
  40325c:	b128      	cbz	r0, 40326a <setvbuf+0xde>
  40325e:	89a3      	ldrh	r3, [r4, #12]
  403260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403264:	b29b      	uxth	r3, r3
  403266:	81a3      	strh	r3, [r4, #12]
  403268:	e7b3      	b.n	4031d2 <setvbuf+0x46>
  40326a:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40326e:	f005 fa05 	bl	40867c <malloc>
  403272:	4680      	mov	r8, r0
  403274:	b918      	cbnz	r0, 40327e <setvbuf+0xf2>
  403276:	89a3      	ldrh	r3, [r4, #12]
  403278:	f04f 30ff 	mov.w	r0, #4294967295
  40327c:	e7d5      	b.n	40322a <setvbuf+0x9e>
  40327e:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403282:	e7ec      	b.n	40325e <setvbuf+0xd2>
  403284:	20000520 	.word	0x20000520
  403288:	00407695 	.word	0x00407695

0040328c <snprintf>:
  40328c:	b40c      	push	{r2, r3}
  40328e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403290:	4b17      	ldr	r3, [pc, #92]	; (4032f0 <snprintf+0x64>)
  403292:	1e0c      	subs	r4, r1, #0
  403294:	b09d      	sub	sp, #116	; 0x74
  403296:	681f      	ldr	r7, [r3, #0]
  403298:	db24      	blt.n	4032e4 <snprintf+0x58>
  40329a:	f44f 7302 	mov.w	r3, #520	; 0x208
  40329e:	ad23      	add	r5, sp, #140	; 0x8c
  4032a0:	bf14      	ite	ne
  4032a2:	f104 36ff 	addne.w	r6, r4, #4294967295
  4032a6:	4626      	moveq	r6, r4
  4032a8:	9002      	str	r0, [sp, #8]
  4032aa:	9006      	str	r0, [sp, #24]
  4032ac:	f8ad 3014 	strh.w	r3, [sp, #20]
  4032b0:	f64f 7eff 	movw	lr, #65535	; 0xffff
  4032b4:	462b      	mov	r3, r5
  4032b6:	4638      	mov	r0, r7
  4032b8:	a902      	add	r1, sp, #8
  4032ba:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4032bc:	9604      	str	r6, [sp, #16]
  4032be:	9607      	str	r6, [sp, #28]
  4032c0:	9501      	str	r5, [sp, #4]
  4032c2:	f8ad e016 	strh.w	lr, [sp, #22]
  4032c6:	f000 ffef 	bl	4042a8 <_svfprintf_r>
  4032ca:	1c43      	adds	r3, r0, #1
  4032cc:	bfbc      	itt	lt
  4032ce:	238b      	movlt	r3, #139	; 0x8b
  4032d0:	603b      	strlt	r3, [r7, #0]
  4032d2:	b114      	cbz	r4, 4032da <snprintf+0x4e>
  4032d4:	9b02      	ldr	r3, [sp, #8]
  4032d6:	2200      	movs	r2, #0
  4032d8:	701a      	strb	r2, [r3, #0]
  4032da:	b01d      	add	sp, #116	; 0x74
  4032dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4032e0:	b002      	add	sp, #8
  4032e2:	4770      	bx	lr
  4032e4:	238b      	movs	r3, #139	; 0x8b
  4032e6:	603b      	str	r3, [r7, #0]
  4032e8:	f04f 30ff 	mov.w	r0, #4294967295
  4032ec:	e7f5      	b.n	4032da <snprintf+0x4e>
  4032ee:	bf00      	nop
  4032f0:	20000520 	.word	0x20000520

004032f4 <sulp>:
  4032f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032f8:	460d      	mov	r5, r1
  4032fa:	4690      	mov	r8, r2
  4032fc:	f006 f884 	bl	409408 <__ulp>
  403300:	4606      	mov	r6, r0
  403302:	460f      	mov	r7, r1
  403304:	f1b8 0f00 	cmp.w	r8, #0
  403308:	d00f      	beq.n	40332a <sulp+0x36>
  40330a:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40330e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  403312:	2b00      	cmp	r3, #0
  403314:	dd09      	ble.n	40332a <sulp+0x36>
  403316:	051c      	lsls	r4, r3, #20
  403318:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  40331c:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  403320:	2200      	movs	r2, #0
  403322:	f7ff f945 	bl	4025b0 <__aeabi_dmul>
  403326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40332a:	4630      	mov	r0, r6
  40332c:	4639      	mov	r1, r7
  40332e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403332:	bf00      	nop
  403334:	0000      	movs	r0, r0
	...

00403338 <_strtod_r>:
  403338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40333c:	b09f      	sub	sp, #124	; 0x7c
  40333e:	460d      	mov	r5, r1
  403340:	9119      	str	r1, [sp, #100]	; 0x64
  403342:	4683      	mov	fp, r0
  403344:	9205      	str	r2, [sp, #20]
  403346:	2000      	movs	r0, #0
  403348:	460a      	mov	r2, r1
  40334a:	2100      	movs	r1, #0
  40334c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403350:	2300      	movs	r3, #0
  403352:	931a      	str	r3, [sp, #104]	; 0x68
  403354:	4616      	mov	r6, r2
  403356:	f812 4b01 	ldrb.w	r4, [r2], #1
  40335a:	2c2d      	cmp	r4, #45	; 0x2d
  40335c:	f200 8158 	bhi.w	403610 <_strtod_r+0x2d8>
  403360:	e8df f014 	tbh	[pc, r4, lsl #1]
  403364:	01560039 	.word	0x01560039
  403368:	01560156 	.word	0x01560156
  40336c:	01560156 	.word	0x01560156
  403370:	01560156 	.word	0x01560156
  403374:	007c0156 	.word	0x007c0156
  403378:	007c007c 	.word	0x007c007c
  40337c:	007c007c 	.word	0x007c007c
  403380:	01560156 	.word	0x01560156
  403384:	01560156 	.word	0x01560156
  403388:	01560156 	.word	0x01560156
  40338c:	01560156 	.word	0x01560156
  403390:	01560156 	.word	0x01560156
  403394:	01560156 	.word	0x01560156
  403398:	01560156 	.word	0x01560156
  40339c:	01560156 	.word	0x01560156
  4033a0:	01560156 	.word	0x01560156
  4033a4:	0156007c 	.word	0x0156007c
  4033a8:	01560156 	.word	0x01560156
  4033ac:	01560156 	.word	0x01560156
  4033b0:	01560156 	.word	0x01560156
  4033b4:	01560156 	.word	0x01560156
  4033b8:	004d0156 	.word	0x004d0156
  4033bc:	007e0156 	.word	0x007e0156
  4033c0:	2300      	movs	r3, #0
  4033c2:	2101      	movs	r1, #1
  4033c4:	469a      	mov	sl, r3
  4033c6:	910b      	str	r1, [sp, #44]	; 0x2c
  4033c8:	2800      	cmp	r0, #0
  4033ca:	f040 8151 	bne.w	403670 <_strtod_r+0x338>
  4033ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033d0:	2a00      	cmp	r2, #0
  4033d2:	f040 814d 	bne.w	403670 <_strtod_r+0x338>
  4033d6:	2000      	movs	r0, #0
  4033d8:	f04f 0800 	mov.w	r8, #0
  4033dc:	f04f 0900 	mov.w	r9, #0
  4033e0:	9519      	str	r5, [sp, #100]	; 0x64
  4033e2:	9007      	str	r0, [sp, #28]
  4033e4:	9905      	ldr	r1, [sp, #20]
  4033e6:	b109      	cbz	r1, 4033ec <_strtod_r+0xb4>
  4033e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4033ea:	600b      	str	r3, [r1, #0]
  4033ec:	9a07      	ldr	r2, [sp, #28]
  4033ee:	2a00      	cmp	r2, #0
  4033f0:	f040 809e 	bne.w	403530 <_strtod_r+0x1f8>
  4033f4:	4640      	mov	r0, r8
  4033f6:	4649      	mov	r1, r9
  4033f8:	b01f      	add	sp, #124	; 0x7c
  4033fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033fe:	2300      	movs	r3, #0
  403400:	9307      	str	r3, [sp, #28]
  403402:	1c73      	adds	r3, r6, #1
  403404:	9319      	str	r3, [sp, #100]	; 0x64
  403406:	7874      	ldrb	r4, [r6, #1]
  403408:	2c00      	cmp	r4, #0
  40340a:	d0e4      	beq.n	4033d6 <_strtod_r+0x9e>
  40340c:	2c30      	cmp	r4, #48	; 0x30
  40340e:	461e      	mov	r6, r3
  403410:	f000 8103 	beq.w	40361a <_strtod_r+0x2e2>
  403414:	2300      	movs	r3, #0
  403416:	9606      	str	r6, [sp, #24]
  403418:	930a      	str	r3, [sp, #40]	; 0x28
  40341a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40341e:	2700      	movs	r7, #0
  403420:	2b09      	cmp	r3, #9
  403422:	46b9      	mov	r9, r7
  403424:	463e      	mov	r6, r7
  403426:	d81e      	bhi.n	403466 <_strtod_r+0x12e>
  403428:	9806      	ldr	r0, [sp, #24]
  40342a:	1c43      	adds	r3, r0, #1
  40342c:	e00e      	b.n	40344c <_strtod_r+0x114>
  40342e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403432:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  403436:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40343a:	9319      	str	r3, [sp, #100]	; 0x64
  40343c:	4698      	mov	r8, r3
  40343e:	f813 4b01 	ldrb.w	r4, [r3], #1
  403442:	3601      	adds	r6, #1
  403444:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403448:	2a09      	cmp	r2, #9
  40344a:	d80e      	bhi.n	40346a <_strtod_r+0x132>
  40344c:	2e08      	cmp	r6, #8
  40344e:	ddee      	ble.n	40342e <_strtod_r+0xf6>
  403450:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  403454:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  403458:	3f30      	subs	r7, #48	; 0x30
  40345a:	e7ee      	b.n	40343a <_strtod_r+0x102>
  40345c:	9219      	str	r2, [sp, #100]	; 0x64
  40345e:	e779      	b.n	403354 <_strtod_r+0x1c>
  403460:	2201      	movs	r2, #1
  403462:	9207      	str	r2, [sp, #28]
  403464:	e7cd      	b.n	403402 <_strtod_r+0xca>
  403466:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40346a:	4658      	mov	r0, fp
  40346c:	f005 f892 	bl	408594 <_localeconv_r>
  403470:	f8d0 a000 	ldr.w	sl, [r0]
  403474:	4658      	mov	r0, fp
  403476:	f005 f88d 	bl	408594 <_localeconv_r>
  40347a:	6800      	ldr	r0, [r0, #0]
  40347c:	f006 fb7a 	bl	409b74 <strlen>
  403480:	4651      	mov	r1, sl
  403482:	4602      	mov	r2, r0
  403484:	4640      	mov	r0, r8
  403486:	f006 fba5 	bl	409bd4 <strncmp>
  40348a:	4680      	mov	r8, r0
  40348c:	2800      	cmp	r0, #0
  40348e:	f000 8146 	beq.w	40371e <_strtod_r+0x3e6>
  403492:	2000      	movs	r0, #0
  403494:	4603      	mov	r3, r0
  403496:	900b      	str	r0, [sp, #44]	; 0x2c
  403498:	46b2      	mov	sl, r6
  40349a:	f024 0220 	bic.w	r2, r4, #32
  40349e:	2a45      	cmp	r2, #69	; 0x45
  4034a0:	f000 80e2 	beq.w	403668 <_strtod_r+0x330>
  4034a4:	2100      	movs	r1, #0
  4034a6:	f1ba 0f00 	cmp.w	sl, #0
  4034aa:	d055      	beq.n	403558 <_strtod_r+0x220>
  4034ac:	1acb      	subs	r3, r1, r3
  4034ae:	4648      	mov	r0, r9
  4034b0:	9308      	str	r3, [sp, #32]
  4034b2:	f7ff f807 	bl	4024c4 <__aeabi_ui2d>
  4034b6:	f1ba 0f10 	cmp.w	sl, #16
  4034ba:	bfb4      	ite	lt
  4034bc:	46d0      	movlt	r8, sl
  4034be:	f04f 0810 	movge.w	r8, #16
  4034c2:	2e00      	cmp	r6, #0
  4034c4:	bf08      	it	eq
  4034c6:	4656      	moveq	r6, sl
  4034c8:	f1b8 0f09 	cmp.w	r8, #9
  4034cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034d0:	dd13      	ble.n	4034fa <_strtod_r+0x1c2>
  4034d2:	4ba0      	ldr	r3, [pc, #640]	; (403754 <_strtod_r+0x41c>)
  4034d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4034d8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  4034dc:	f7ff f868 	bl	4025b0 <__aeabi_dmul>
  4034e0:	4604      	mov	r4, r0
  4034e2:	4638      	mov	r0, r7
  4034e4:	460d      	mov	r5, r1
  4034e6:	f7fe ffed 	bl	4024c4 <__aeabi_ui2d>
  4034ea:	4602      	mov	r2, r0
  4034ec:	460b      	mov	r3, r1
  4034ee:	4620      	mov	r0, r4
  4034f0:	4629      	mov	r1, r5
  4034f2:	f7fe feab 	bl	40224c <__adddf3>
  4034f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034fa:	f1ba 0f0f 	cmp.w	sl, #15
  4034fe:	f300 812b 	bgt.w	403758 <_strtod_r+0x420>
  403502:	9908      	ldr	r1, [sp, #32]
  403504:	2900      	cmp	r1, #0
  403506:	f000 80ac 	beq.w	403662 <_strtod_r+0x32a>
  40350a:	f340 8581 	ble.w	404010 <_strtod_r+0xcd8>
  40350e:	9a08      	ldr	r2, [sp, #32]
  403510:	2a16      	cmp	r2, #22
  403512:	f300 84f1 	bgt.w	403ef8 <_strtod_r+0xbc0>
  403516:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40351a:	498e      	ldr	r1, [pc, #568]	; (403754 <_strtod_r+0x41c>)
  40351c:	9808      	ldr	r0, [sp, #32]
  40351e:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  403522:	e9da 0100 	ldrd	r0, r1, [sl]
  403526:	f7ff f843 	bl	4025b0 <__aeabi_dmul>
  40352a:	4680      	mov	r8, r0
  40352c:	4689      	mov	r9, r1
  40352e:	e759      	b.n	4033e4 <_strtod_r+0xac>
  403530:	4640      	mov	r0, r8
  403532:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  403536:	b01f      	add	sp, #124	; 0x7c
  403538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40353c:	4633      	mov	r3, r6
  40353e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403542:	2a08      	cmp	r2, #8
  403544:	f240 833d 	bls.w	403bc2 <_strtod_r+0x88a>
  403548:	f024 0220 	bic.w	r2, r4, #32
  40354c:	2a45      	cmp	r2, #69	; 0x45
  40354e:	4618      	mov	r0, r3
  403550:	f43f af36 	beq.w	4033c0 <_strtod_r+0x88>
  403554:	2101      	movs	r1, #1
  403556:	910b      	str	r1, [sp, #44]	; 0x2c
  403558:	2800      	cmp	r0, #0
  40355a:	d171      	bne.n	403640 <_strtod_r+0x308>
  40355c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40355e:	2b00      	cmp	r3, #0
  403560:	d16e      	bne.n	403640 <_strtod_r+0x308>
  403562:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403564:	2800      	cmp	r0, #0
  403566:	f47f af36 	bne.w	4033d6 <_strtod_r+0x9e>
  40356a:	3c49      	subs	r4, #73	; 0x49
  40356c:	2c25      	cmp	r4, #37	; 0x25
  40356e:	f63f af32 	bhi.w	4033d6 <_strtod_r+0x9e>
  403572:	a101      	add	r1, pc, #4	; (adr r1, 403578 <_strtod_r+0x240>)
  403574:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  403578:	00403c3d 	.word	0x00403c3d
  40357c:	004033d7 	.word	0x004033d7
  403580:	004033d7 	.word	0x004033d7
  403584:	004033d7 	.word	0x004033d7
  403588:	004033d7 	.word	0x004033d7
  40358c:	00403c05 	.word	0x00403c05
  403590:	004033d7 	.word	0x004033d7
  403594:	004033d7 	.word	0x004033d7
  403598:	004033d7 	.word	0x004033d7
  40359c:	004033d7 	.word	0x004033d7
  4035a0:	004033d7 	.word	0x004033d7
  4035a4:	004033d7 	.word	0x004033d7
  4035a8:	004033d7 	.word	0x004033d7
  4035ac:	004033d7 	.word	0x004033d7
  4035b0:	004033d7 	.word	0x004033d7
  4035b4:	004033d7 	.word	0x004033d7
  4035b8:	004033d7 	.word	0x004033d7
  4035bc:	004033d7 	.word	0x004033d7
  4035c0:	004033d7 	.word	0x004033d7
  4035c4:	004033d7 	.word	0x004033d7
  4035c8:	004033d7 	.word	0x004033d7
  4035cc:	004033d7 	.word	0x004033d7
  4035d0:	004033d7 	.word	0x004033d7
  4035d4:	004033d7 	.word	0x004033d7
  4035d8:	004033d7 	.word	0x004033d7
  4035dc:	004033d7 	.word	0x004033d7
  4035e0:	004033d7 	.word	0x004033d7
  4035e4:	004033d7 	.word	0x004033d7
  4035e8:	004033d7 	.word	0x004033d7
  4035ec:	004033d7 	.word	0x004033d7
  4035f0:	004033d7 	.word	0x004033d7
  4035f4:	004033d7 	.word	0x004033d7
  4035f8:	00403c3d 	.word	0x00403c3d
  4035fc:	004033d7 	.word	0x004033d7
  403600:	004033d7 	.word	0x004033d7
  403604:	004033d7 	.word	0x004033d7
  403608:	004033d7 	.word	0x004033d7
  40360c:	00403c05 	.word	0x00403c05
  403610:	2000      	movs	r0, #0
  403612:	2c30      	cmp	r4, #48	; 0x30
  403614:	9007      	str	r0, [sp, #28]
  403616:	f47f aefd 	bne.w	403414 <_strtod_r+0xdc>
  40361a:	7873      	ldrb	r3, [r6, #1]
  40361c:	2b58      	cmp	r3, #88	; 0x58
  40361e:	f000 8337 	beq.w	403c90 <_strtod_r+0x958>
  403622:	2b78      	cmp	r3, #120	; 0x78
  403624:	f000 8334 	beq.w	403c90 <_strtod_r+0x958>
  403628:	3601      	adds	r6, #1
  40362a:	9619      	str	r6, [sp, #100]	; 0x64
  40362c:	4633      	mov	r3, r6
  40362e:	f816 4b01 	ldrb.w	r4, [r6], #1
  403632:	2c30      	cmp	r4, #48	; 0x30
  403634:	d0f9      	beq.n	40362a <_strtod_r+0x2f2>
  403636:	b11c      	cbz	r4, 403640 <_strtod_r+0x308>
  403638:	9306      	str	r3, [sp, #24]
  40363a:	2301      	movs	r3, #1
  40363c:	930a      	str	r3, [sp, #40]	; 0x28
  40363e:	e6ec      	b.n	40341a <_strtod_r+0xe2>
  403640:	f04f 0800 	mov.w	r8, #0
  403644:	f04f 0900 	mov.w	r9, #0
  403648:	e6cc      	b.n	4033e4 <_strtod_r+0xac>
  40364a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40364e:	f04f 30ff 	mov.w	r0, #4294967295
  403652:	9303      	str	r3, [sp, #12]
  403654:	9002      	str	r0, [sp, #8]
  403656:	0722      	lsls	r2, r4, #28
  403658:	bf42      	ittt	mi
  40365a:	9903      	ldrmi	r1, [sp, #12]
  40365c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  403660:	9103      	strmi	r1, [sp, #12]
  403662:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403666:	e6bd      	b.n	4033e4 <_strtod_r+0xac>
  403668:	f1ba 0f00 	cmp.w	sl, #0
  40366c:	f43f aeac 	beq.w	4033c8 <_strtod_r+0x90>
  403670:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403672:	1c6a      	adds	r2, r5, #1
  403674:	9219      	str	r2, [sp, #100]	; 0x64
  403676:	786c      	ldrb	r4, [r5, #1]
  403678:	2c2b      	cmp	r4, #43	; 0x2b
  40367a:	f000 824b 	beq.w	403b14 <_strtod_r+0x7dc>
  40367e:	2c2d      	cmp	r4, #45	; 0x2d
  403680:	f040 8245 	bne.w	403b0e <_strtod_r+0x7d6>
  403684:	2101      	movs	r1, #1
  403686:	9108      	str	r1, [sp, #32]
  403688:	1caa      	adds	r2, r5, #2
  40368a:	9219      	str	r2, [sp, #100]	; 0x64
  40368c:	78ac      	ldrb	r4, [r5, #2]
  40368e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403692:	2a09      	cmp	r2, #9
  403694:	f200 81e5 	bhi.w	403a62 <_strtod_r+0x72a>
  403698:	2c30      	cmp	r4, #48	; 0x30
  40369a:	d106      	bne.n	4036aa <_strtod_r+0x372>
  40369c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40369e:	3201      	adds	r2, #1
  4036a0:	9219      	str	r2, [sp, #100]	; 0x64
  4036a2:	f812 4b01 	ldrb.w	r4, [r2], #1
  4036a6:	2c30      	cmp	r4, #48	; 0x30
  4036a8:	d0fa      	beq.n	4036a0 <_strtod_r+0x368>
  4036aa:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  4036ae:	2a08      	cmp	r2, #8
  4036b0:	f63f aef8 	bhi.w	4034a4 <_strtod_r+0x16c>
  4036b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036b6:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  4036ba:	f102 0801 	add.w	r8, r2, #1
  4036be:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  4036c2:	7854      	ldrb	r4, [r2, #1]
  4036c4:	920e      	str	r2, [sp, #56]	; 0x38
  4036c6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4036ca:	2a09      	cmp	r2, #9
  4036cc:	d811      	bhi.n	4036f2 <_strtod_r+0x3ba>
  4036ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036d0:	f102 0c02 	add.w	ip, r2, #2
  4036d4:	4662      	mov	r2, ip
  4036d6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4036da:	9219      	str	r2, [sp, #100]	; 0x64
  4036dc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  4036e0:	4690      	mov	r8, r2
  4036e2:	f812 4b01 	ldrb.w	r4, [r2], #1
  4036e6:	3930      	subs	r1, #48	; 0x30
  4036e8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  4036ec:	f1bc 0f09 	cmp.w	ip, #9
  4036f0:	d9f1      	bls.n	4036d6 <_strtod_r+0x39e>
  4036f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036f4:	ebc2 0808 	rsb	r8, r2, r8
  4036f8:	f1b8 0f08 	cmp.w	r8, #8
  4036fc:	f300 83f4 	bgt.w	403ee8 <_strtod_r+0xbb0>
  403700:	f644 621f 	movw	r2, #19999	; 0x4e1f
  403704:	4291      	cmp	r1, r2
  403706:	bfa8      	it	ge
  403708:	4611      	movge	r1, r2
  40370a:	9a08      	ldr	r2, [sp, #32]
  40370c:	2a00      	cmp	r2, #0
  40370e:	f43f aeca 	beq.w	4034a6 <_strtod_r+0x16e>
  403712:	4249      	negs	r1, r1
  403714:	f1ba 0f00 	cmp.w	sl, #0
  403718:	f47f aec8 	bne.w	4034ac <_strtod_r+0x174>
  40371c:	e71c      	b.n	403558 <_strtod_r+0x220>
  40371e:	4658      	mov	r0, fp
  403720:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403722:	f004 ff37 	bl	408594 <_localeconv_r>
  403726:	6800      	ldr	r0, [r0, #0]
  403728:	f006 fa24 	bl	409b74 <strlen>
  40372c:	1823      	adds	r3, r4, r0
  40372e:	9319      	str	r3, [sp, #100]	; 0x64
  403730:	5c24      	ldrb	r4, [r4, r0]
  403732:	2e00      	cmp	r6, #0
  403734:	f040 81c4 	bne.w	403ac0 <_strtod_r+0x788>
  403738:	2c30      	cmp	r4, #48	; 0x30
  40373a:	f47f aeff 	bne.w	40353c <_strtod_r+0x204>
  40373e:	461a      	mov	r2, r3
  403740:	4633      	mov	r3, r6
  403742:	e000      	b.n	403746 <_strtod_r+0x40e>
  403744:	460a      	mov	r2, r1
  403746:	1c51      	adds	r1, r2, #1
  403748:	9119      	str	r1, [sp, #100]	; 0x64
  40374a:	7854      	ldrb	r4, [r2, #1]
  40374c:	3301      	adds	r3, #1
  40374e:	2c30      	cmp	r4, #48	; 0x30
  403750:	d0f8      	beq.n	403744 <_strtod_r+0x40c>
  403752:	e6f4      	b.n	40353e <_strtod_r+0x206>
  403754:	0040ab10 	.word	0x0040ab10
  403758:	9b08      	ldr	r3, [sp, #32]
  40375a:	ebc8 080a 	rsb	r8, r8, sl
  40375e:	4498      	add	r8, r3
  403760:	f1b8 0f00 	cmp.w	r8, #0
  403764:	f340 836b 	ble.w	403e3e <_strtod_r+0xb06>
  403768:	f018 010f 	ands.w	r1, r8, #15
  40376c:	d00a      	beq.n	403784 <_strtod_r+0x44c>
  40376e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403772:	48a7      	ldr	r0, [pc, #668]	; (403a10 <_strtod_r+0x6d8>)
  403774:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  403778:	e9d1 0100 	ldrd	r0, r1, [r1]
  40377c:	f7fe ff18 	bl	4025b0 <__aeabi_dmul>
  403780:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403784:	f038 040f 	bics.w	r4, r8, #15
  403788:	f040 81ca 	bne.w	403b20 <_strtod_r+0x7e8>
  40378c:	2000      	movs	r0, #0
  40378e:	900a      	str	r0, [sp, #40]	; 0x28
  403790:	f8cd 9000 	str.w	r9, [sp]
  403794:	9906      	ldr	r1, [sp, #24]
  403796:	4632      	mov	r2, r6
  403798:	4653      	mov	r3, sl
  40379a:	4658      	mov	r0, fp
  40379c:	f005 fbb6 	bl	408f0c <__s2b>
  4037a0:	900b      	str	r0, [sp, #44]	; 0x2c
  4037a2:	2800      	cmp	r0, #0
  4037a4:	f000 82d7 	beq.w	403d56 <_strtod_r+0xa1e>
  4037a8:	9b08      	ldr	r3, [sp, #32]
  4037aa:	9908      	ldr	r1, [sp, #32]
  4037ac:	2000      	movs	r0, #0
  4037ae:	2b00      	cmp	r3, #0
  4037b0:	f1c3 0300 	rsb	r3, r3, #0
  4037b4:	bfa8      	it	ge
  4037b6:	4603      	movge	r3, r0
  4037b8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  4037bc:	9006      	str	r0, [sp, #24]
  4037be:	930e      	str	r3, [sp, #56]	; 0x38
  4037c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4037c2:	4607      	mov	r7, r0
  4037c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4037c6:	4658      	mov	r0, fp
  4037c8:	6851      	ldr	r1, [r2, #4]
  4037ca:	f005 fb25 	bl	408e18 <_Balloc>
  4037ce:	4606      	mov	r6, r0
  4037d0:	2800      	cmp	r0, #0
  4037d2:	f000 82ce 	beq.w	403d72 <_strtod_r+0xa3a>
  4037d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4037d8:	6903      	ldr	r3, [r0, #16]
  4037da:	f106 000c 	add.w	r0, r6, #12
  4037de:	1c9a      	adds	r2, r3, #2
  4037e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037e2:	0092      	lsls	r2, r2, #2
  4037e4:	f103 010c 	add.w	r1, r3, #12
  4037e8:	f005 fa36 	bl	408c58 <memcpy>
  4037ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4037f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4037f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4037f8:	a81b      	add	r0, sp, #108	; 0x6c
  4037fa:	a91c      	add	r1, sp, #112	; 0x70
  4037fc:	e88d 0003 	stmia.w	sp, {r0, r1}
  403800:	4658      	mov	r0, fp
  403802:	f005 fe7d 	bl	409500 <__d2b>
  403806:	901a      	str	r0, [sp, #104]	; 0x68
  403808:	2800      	cmp	r0, #0
  40380a:	f000 8413 	beq.w	404034 <_strtod_r+0xcfc>
  40380e:	4658      	mov	r0, fp
  403810:	2101      	movs	r1, #1
  403812:	f005 fc15 	bl	409040 <__i2b>
  403816:	4607      	mov	r7, r0
  403818:	2800      	cmp	r0, #0
  40381a:	f000 82aa 	beq.w	403d72 <_strtod_r+0xa3a>
  40381e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403820:	2b00      	cmp	r3, #0
  403822:	f2c0 8111 	blt.w	403a48 <_strtod_r+0x710>
  403826:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40382a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40382c:	4499      	add	r9, r3
  40382e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403830:	991c      	ldr	r1, [sp, #112]	; 0x70
  403832:	1a9b      	subs	r3, r3, r2
  403834:	440b      	add	r3, r1
  403836:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40383a:	4293      	cmp	r3, r2
  40383c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  403840:	f280 80da 	bge.w	4039f8 <_strtod_r+0x6c0>
  403844:	1ad2      	subs	r2, r2, r3
  403846:	2a1f      	cmp	r2, #31
  403848:	ebc2 0a0a 	rsb	sl, r2, sl
  40384c:	f300 8101 	bgt.w	403a52 <_strtod_r+0x71a>
  403850:	f04f 0801 	mov.w	r8, #1
  403854:	fa08 f802 	lsl.w	r8, r8, r2
  403858:	2300      	movs	r3, #0
  40385a:	930c      	str	r3, [sp, #48]	; 0x30
  40385c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40385e:	4455      	add	r5, sl
  403860:	44ca      	add	sl, r9
  403862:	45ca      	cmp	sl, r9
  403864:	bfb4      	ite	lt
  403866:	4653      	movlt	r3, sl
  403868:	464b      	movge	r3, r9
  40386a:	4405      	add	r5, r0
  40386c:	42ab      	cmp	r3, r5
  40386e:	bfa8      	it	ge
  403870:	462b      	movge	r3, r5
  403872:	2b00      	cmp	r3, #0
  403874:	dd04      	ble.n	403880 <_strtod_r+0x548>
  403876:	ebc3 0a0a 	rsb	sl, r3, sl
  40387a:	1aed      	subs	r5, r5, r3
  40387c:	ebc3 0909 	rsb	r9, r3, r9
  403880:	990e      	ldr	r1, [sp, #56]	; 0x38
  403882:	b1b1      	cbz	r1, 4038b2 <_strtod_r+0x57a>
  403884:	4639      	mov	r1, r7
  403886:	4658      	mov	r0, fp
  403888:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40388a:	f005 fc81 	bl	409190 <__pow5mult>
  40388e:	4607      	mov	r7, r0
  403890:	2800      	cmp	r0, #0
  403892:	f000 826e 	beq.w	403d72 <_strtod_r+0xa3a>
  403896:	4658      	mov	r0, fp
  403898:	4639      	mov	r1, r7
  40389a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40389c:	f005 fbda 	bl	409054 <__multiply>
  4038a0:	4604      	mov	r4, r0
  4038a2:	2800      	cmp	r0, #0
  4038a4:	f000 8265 	beq.w	403d72 <_strtod_r+0xa3a>
  4038a8:	4658      	mov	r0, fp
  4038aa:	991a      	ldr	r1, [sp, #104]	; 0x68
  4038ac:	f005 fada 	bl	408e64 <_Bfree>
  4038b0:	941a      	str	r4, [sp, #104]	; 0x68
  4038b2:	f1ba 0f00 	cmp.w	sl, #0
  4038b6:	dd08      	ble.n	4038ca <_strtod_r+0x592>
  4038b8:	4652      	mov	r2, sl
  4038ba:	4658      	mov	r0, fp
  4038bc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4038be:	f005 fcb5 	bl	40922c <__lshift>
  4038c2:	901a      	str	r0, [sp, #104]	; 0x68
  4038c4:	2800      	cmp	r0, #0
  4038c6:	f000 83b5 	beq.w	404034 <_strtod_r+0xcfc>
  4038ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038cc:	b142      	cbz	r2, 4038e0 <_strtod_r+0x5a8>
  4038ce:	4631      	mov	r1, r6
  4038d0:	4658      	mov	r0, fp
  4038d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038d4:	f005 fc5c 	bl	409190 <__pow5mult>
  4038d8:	4606      	mov	r6, r0
  4038da:	2800      	cmp	r0, #0
  4038dc:	f000 8249 	beq.w	403d72 <_strtod_r+0xa3a>
  4038e0:	2d00      	cmp	r5, #0
  4038e2:	dd08      	ble.n	4038f6 <_strtod_r+0x5be>
  4038e4:	4631      	mov	r1, r6
  4038e6:	462a      	mov	r2, r5
  4038e8:	4658      	mov	r0, fp
  4038ea:	f005 fc9f 	bl	40922c <__lshift>
  4038ee:	4606      	mov	r6, r0
  4038f0:	2800      	cmp	r0, #0
  4038f2:	f000 823e 	beq.w	403d72 <_strtod_r+0xa3a>
  4038f6:	f1b9 0f00 	cmp.w	r9, #0
  4038fa:	dd08      	ble.n	40390e <_strtod_r+0x5d6>
  4038fc:	4639      	mov	r1, r7
  4038fe:	464a      	mov	r2, r9
  403900:	4658      	mov	r0, fp
  403902:	f005 fc93 	bl	40922c <__lshift>
  403906:	4607      	mov	r7, r0
  403908:	2800      	cmp	r0, #0
  40390a:	f000 8232 	beq.w	403d72 <_strtod_r+0xa3a>
  40390e:	4658      	mov	r0, fp
  403910:	991a      	ldr	r1, [sp, #104]	; 0x68
  403912:	4632      	mov	r2, r6
  403914:	f005 fd0c 	bl	409330 <__mdiff>
  403918:	9006      	str	r0, [sp, #24]
  40391a:	2800      	cmp	r0, #0
  40391c:	f000 8229 	beq.w	403d72 <_strtod_r+0xa3a>
  403920:	9906      	ldr	r1, [sp, #24]
  403922:	2300      	movs	r3, #0
  403924:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  403928:	60cb      	str	r3, [r1, #12]
  40392a:	4639      	mov	r1, r7
  40392c:	f005 fcdc 	bl	4092e8 <__mcmp>
  403930:	2800      	cmp	r0, #0
  403932:	f2c0 83cc 	blt.w	4040ce <_strtod_r+0xd96>
  403936:	f000 8389 	beq.w	40404c <_strtod_r+0xd14>
  40393a:	9806      	ldr	r0, [sp, #24]
  40393c:	4639      	mov	r1, r7
  40393e:	f005 fe3d 	bl	4095bc <__ratio>
  403942:	2200      	movs	r2, #0
  403944:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403948:	4604      	mov	r4, r0
  40394a:	460d      	mov	r5, r1
  40394c:	f006 fc50 	bl	40a1f0 <__aeabi_dcmple>
  403950:	2800      	cmp	r0, #0
  403952:	d065      	beq.n	403a20 <_strtod_r+0x6e8>
  403954:	f1ba 0f00 	cmp.w	sl, #0
  403958:	f000 808f 	beq.w	403a7a <_strtod_r+0x742>
  40395c:	4d2d      	ldr	r5, [pc, #180]	; (403a14 <_strtod_r+0x6dc>)
  40395e:	2400      	movs	r4, #0
  403960:	4622      	mov	r2, r4
  403962:	462b      	mov	r3, r5
  403964:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  403968:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40396c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 403a1c <_strtod_r+0x6e4>
  403970:	4b29      	ldr	r3, [pc, #164]	; (403a18 <_strtod_r+0x6e0>)
  403972:	ea09 0808 	and.w	r8, r9, r8
  403976:	4598      	cmp	r8, r3
  403978:	f000 81c0 	beq.w	403cfc <_strtod_r+0x9c4>
  40397c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40397e:	b182      	cbz	r2, 4039a2 <_strtod_r+0x66a>
  403980:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  403984:	d80d      	bhi.n	4039a2 <_strtod_r+0x66a>
  403986:	a320      	add	r3, pc, #128	; (adr r3, 403a08 <_strtod_r+0x6d0>)
  403988:	e9d3 2300 	ldrd	r2, r3, [r3]
  40398c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403990:	f006 fc2e 	bl	40a1f0 <__aeabi_dcmple>
  403994:	2800      	cmp	r0, #0
  403996:	f040 811d 	bne.w	403bd4 <_strtod_r+0x89c>
  40399a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40399e:	ebc8 0503 	rsb	r5, r8, r3
  4039a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039a6:	f005 fd2f 	bl	409408 <__ulp>
  4039aa:	4602      	mov	r2, r0
  4039ac:	460b      	mov	r3, r1
  4039ae:	4620      	mov	r0, r4
  4039b0:	4629      	mov	r1, r5
  4039b2:	f7fe fdfd 	bl	4025b0 <__aeabi_dmul>
  4039b6:	4602      	mov	r2, r0
  4039b8:	460b      	mov	r3, r1
  4039ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039be:	f7fe fc45 	bl	40224c <__adddf3>
  4039c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039c6:	9c03      	ldr	r4, [sp, #12]
  4039c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4039ca:	b921      	cbnz	r1, 4039d6 <_strtod_r+0x69e>
  4039cc:	4b13      	ldr	r3, [pc, #76]	; (403a1c <_strtod_r+0x6e4>)
  4039ce:	4023      	ands	r3, r4
  4039d0:	4598      	cmp	r8, r3
  4039d2:	f000 81ee 	beq.w	403db2 <_strtod_r+0xa7a>
  4039d6:	4658      	mov	r0, fp
  4039d8:	991a      	ldr	r1, [sp, #104]	; 0x68
  4039da:	f005 fa43 	bl	408e64 <_Bfree>
  4039de:	4658      	mov	r0, fp
  4039e0:	4631      	mov	r1, r6
  4039e2:	f005 fa3f 	bl	408e64 <_Bfree>
  4039e6:	4658      	mov	r0, fp
  4039e8:	4639      	mov	r1, r7
  4039ea:	f005 fa3b 	bl	408e64 <_Bfree>
  4039ee:	4658      	mov	r0, fp
  4039f0:	9906      	ldr	r1, [sp, #24]
  4039f2:	f005 fa37 	bl	408e64 <_Bfree>
  4039f6:	e6e5      	b.n	4037c4 <_strtod_r+0x48c>
  4039f8:	2300      	movs	r3, #0
  4039fa:	930c      	str	r3, [sp, #48]	; 0x30
  4039fc:	f04f 0801 	mov.w	r8, #1
  403a00:	e72c      	b.n	40385c <_strtod_r+0x524>
  403a02:	bf00      	nop
  403a04:	f3af 8000 	nop.w
  403a08:	ffc00000 	.word	0xffc00000
  403a0c:	41dfffff 	.word	0x41dfffff
  403a10:	0040ab10 	.word	0x0040ab10
  403a14:	3ff00000 	.word	0x3ff00000
  403a18:	7fe00000 	.word	0x7fe00000
  403a1c:	7ff00000 	.word	0x7ff00000
  403a20:	4620      	mov	r0, r4
  403a22:	4629      	mov	r1, r5
  403a24:	2200      	movs	r2, #0
  403a26:	4ba8      	ldr	r3, [pc, #672]	; (403cc8 <_strtod_r+0x990>)
  403a28:	f7fe fdc2 	bl	4025b0 <__aeabi_dmul>
  403a2c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403a30:	f1ba 0f00 	cmp.w	sl, #0
  403a34:	d11c      	bne.n	403a70 <_strtod_r+0x738>
  403a36:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403a3a:	9010      	str	r0, [sp, #64]	; 0x40
  403a3c:	9111      	str	r1, [sp, #68]	; 0x44
  403a3e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  403a42:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403a46:	e791      	b.n	40396c <_strtod_r+0x634>
  403a48:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a4a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403a4e:	1acd      	subs	r5, r1, r3
  403a50:	e6ed      	b.n	40382e <_strtod_r+0x4f6>
  403a52:	4c9e      	ldr	r4, [pc, #632]	; (403ccc <_strtod_r+0x994>)
  403a54:	f04f 0801 	mov.w	r8, #1
  403a58:	1ae4      	subs	r4, r4, r3
  403a5a:	fa08 f404 	lsl.w	r4, r8, r4
  403a5e:	940c      	str	r4, [sp, #48]	; 0x30
  403a60:	e6fc      	b.n	40385c <_strtod_r+0x524>
  403a62:	9519      	str	r5, [sp, #100]	; 0x64
  403a64:	2100      	movs	r1, #0
  403a66:	f1ba 0f00 	cmp.w	sl, #0
  403a6a:	f47f ad1f 	bne.w	4034ac <_strtod_r+0x174>
  403a6e:	e573      	b.n	403558 <_strtod_r+0x220>
  403a70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403a74:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  403a78:	e7e1      	b.n	403a3e <_strtod_r+0x706>
  403a7a:	9b02      	ldr	r3, [sp, #8]
  403a7c:	2b00      	cmp	r3, #0
  403a7e:	f040 8093 	bne.w	403ba8 <_strtod_r+0x870>
  403a82:	9803      	ldr	r0, [sp, #12]
  403a84:	f3c0 0313 	ubfx	r3, r0, #0, #20
  403a88:	4681      	mov	r9, r0
  403a8a:	2b00      	cmp	r3, #0
  403a8c:	f040 8092 	bne.w	403bb4 <_strtod_r+0x87c>
  403a90:	4620      	mov	r0, r4
  403a92:	4629      	mov	r1, r5
  403a94:	2200      	movs	r2, #0
  403a96:	4b8e      	ldr	r3, [pc, #568]	; (403cd0 <_strtod_r+0x998>)
  403a98:	f006 fba0 	bl	40a1dc <__aeabi_dcmplt>
  403a9c:	2800      	cmp	r0, #0
  403a9e:	f040 8356 	bne.w	40414e <_strtod_r+0xe16>
  403aa2:	4620      	mov	r0, r4
  403aa4:	4629      	mov	r1, r5
  403aa6:	2200      	movs	r2, #0
  403aa8:	4b87      	ldr	r3, [pc, #540]	; (403cc8 <_strtod_r+0x990>)
  403aaa:	f7fe fd81 	bl	4025b0 <__aeabi_dmul>
  403aae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403ab2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403ab6:	9016      	str	r0, [sp, #88]	; 0x58
  403ab8:	9117      	str	r1, [sp, #92]	; 0x5c
  403aba:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403abe:	e755      	b.n	40396c <_strtod_r+0x634>
  403ac0:	4640      	mov	r0, r8
  403ac2:	4643      	mov	r3, r8
  403ac4:	46b2      	mov	sl, r6
  403ac6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403aca:	2a09      	cmp	r2, #9
  403acc:	d825      	bhi.n	403b1a <_strtod_r+0x7e2>
  403ace:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403ad0:	3001      	adds	r0, #1
  403ad2:	2a00      	cmp	r2, #0
  403ad4:	f000 81af 	beq.w	403e36 <_strtod_r+0xafe>
  403ad8:	2801      	cmp	r0, #1
  403ada:	4403      	add	r3, r0
  403adc:	f000 81a0 	beq.w	403e20 <_strtod_r+0xae8>
  403ae0:	4450      	add	r0, sl
  403ae2:	3801      	subs	r0, #1
  403ae4:	e006      	b.n	403af4 <_strtod_r+0x7bc>
  403ae6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403aea:	ea4f 0949 	mov.w	r9, r9, lsl #1
  403aee:	4582      	cmp	sl, r0
  403af0:	f000 8197 	beq.w	403e22 <_strtod_r+0xaea>
  403af4:	f10a 0a01 	add.w	sl, sl, #1
  403af8:	f10a 31ff 	add.w	r1, sl, #4294967295
  403afc:	2908      	cmp	r1, #8
  403afe:	ddf2      	ble.n	403ae6 <_strtod_r+0x7ae>
  403b00:	f1ba 0f10 	cmp.w	sl, #16
  403b04:	bfdc      	itt	le
  403b06:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  403b0a:	007f      	lslle	r7, r7, #1
  403b0c:	e7ef      	b.n	403aee <_strtod_r+0x7b6>
  403b0e:	2200      	movs	r2, #0
  403b10:	9208      	str	r2, [sp, #32]
  403b12:	e5bc      	b.n	40368e <_strtod_r+0x356>
  403b14:	2100      	movs	r1, #0
  403b16:	9108      	str	r1, [sp, #32]
  403b18:	e5b6      	b.n	403688 <_strtod_r+0x350>
  403b1a:	2201      	movs	r2, #1
  403b1c:	920b      	str	r2, [sp, #44]	; 0x2c
  403b1e:	e4bc      	b.n	40349a <_strtod_r+0x162>
  403b20:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  403b24:	f300 8117 	bgt.w	403d56 <_strtod_r+0xa1e>
  403b28:	1124      	asrs	r4, r4, #4
  403b2a:	2c01      	cmp	r4, #1
  403b2c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 403cf8 <_strtod_r+0x9c0>
  403b30:	f340 832a 	ble.w	404188 <_strtod_r+0xe50>
  403b34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b38:	4645      	mov	r5, r8
  403b3a:	2700      	movs	r7, #0
  403b3c:	f014 0f01 	tst.w	r4, #1
  403b40:	f107 0701 	add.w	r7, r7, #1
  403b44:	ea4f 0464 	mov.w	r4, r4, asr #1
  403b48:	d003      	beq.n	403b52 <_strtod_r+0x81a>
  403b4a:	e9d5 2300 	ldrd	r2, r3, [r5]
  403b4e:	f7fe fd2f 	bl	4025b0 <__aeabi_dmul>
  403b52:	2c01      	cmp	r4, #1
  403b54:	f105 0508 	add.w	r5, r5, #8
  403b58:	dcf0      	bgt.n	403b3c <_strtod_r+0x804>
  403b5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b5e:	9903      	ldr	r1, [sp, #12]
  403b60:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  403b64:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  403b68:	9103      	str	r1, [sp, #12]
  403b6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b6e:	e9d7 0100 	ldrd	r0, r1, [r7]
  403b72:	f7fe fd1d 	bl	4025b0 <__aeabi_dmul>
  403b76:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b7a:	9a03      	ldr	r2, [sp, #12]
  403b7c:	9903      	ldr	r1, [sp, #12]
  403b7e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  403b82:	0d1b      	lsrs	r3, r3, #20
  403b84:	4a53      	ldr	r2, [pc, #332]	; (403cd4 <_strtod_r+0x99c>)
  403b86:	051b      	lsls	r3, r3, #20
  403b88:	4293      	cmp	r3, r2
  403b8a:	f200 80e4 	bhi.w	403d56 <_strtod_r+0xa1e>
  403b8e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  403b92:	4293      	cmp	r3, r2
  403b94:	f240 82d4 	bls.w	404140 <_strtod_r+0xe08>
  403b98:	4b4f      	ldr	r3, [pc, #316]	; (403cd8 <_strtod_r+0x9a0>)
  403b9a:	2000      	movs	r0, #0
  403b9c:	f04f 31ff 	mov.w	r1, #4294967295
  403ba0:	9303      	str	r3, [sp, #12]
  403ba2:	900a      	str	r0, [sp, #40]	; 0x28
  403ba4:	9102      	str	r1, [sp, #8]
  403ba6:	e5f3      	b.n	403790 <_strtod_r+0x458>
  403ba8:	9902      	ldr	r1, [sp, #8]
  403baa:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403bae:	2901      	cmp	r1, #1
  403bb0:	f000 81c9 	beq.w	403f46 <_strtod_r+0xc0e>
  403bb4:	4946      	ldr	r1, [pc, #280]	; (403cd0 <_strtod_r+0x998>)
  403bb6:	2000      	movs	r0, #0
  403bb8:	2400      	movs	r4, #0
  403bba:	4d48      	ldr	r5, [pc, #288]	; (403cdc <_strtod_r+0x9a4>)
  403bbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403bc0:	e6d4      	b.n	40396c <_strtod_r+0x634>
  403bc2:	9919      	ldr	r1, [sp, #100]	; 0x64
  403bc4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403bc8:	9106      	str	r1, [sp, #24]
  403bca:	460c      	mov	r4, r1
  403bcc:	f04f 0a00 	mov.w	sl, #0
  403bd0:	2001      	movs	r0, #1
  403bd2:	e77e      	b.n	403ad2 <_strtod_r+0x79a>
  403bd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403bd8:	f006 fb50 	bl	40a27c <__aeabi_d2uiz>
  403bdc:	2800      	cmp	r0, #0
  403bde:	f000 81ad 	beq.w	403f3c <_strtod_r+0xc04>
  403be2:	f7fe fc6f 	bl	4024c4 <__aeabi_ui2d>
  403be6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403bea:	f1ba 0f00 	cmp.w	sl, #0
  403bee:	f040 81a0 	bne.w	403f32 <_strtod_r+0xbfa>
  403bf2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403bf4:	990c      	ldr	r1, [sp, #48]	; 0x30
  403bf6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403bfa:	9114      	str	r1, [sp, #80]	; 0x50
  403bfc:	9215      	str	r2, [sp, #84]	; 0x54
  403bfe:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  403c02:	e6ca      	b.n	40399a <_strtod_r+0x662>
  403c04:	4836      	ldr	r0, [pc, #216]	; (403ce0 <_strtod_r+0x9a8>)
  403c06:	9919      	ldr	r1, [sp, #100]	; 0x64
  403c08:	e009      	b.n	403c1e <_strtod_r+0x8e6>
  403c0a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403c0e:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  403c12:	2c19      	cmp	r4, #25
  403c14:	bf98      	it	ls
  403c16:	3320      	addls	r3, #32
  403c18:	4293      	cmp	r3, r2
  403c1a:	f47f abdc 	bne.w	4033d6 <_strtod_r+0x9e>
  403c1e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  403c22:	2a00      	cmp	r2, #0
  403c24:	d1f1      	bne.n	403c0a <_strtod_r+0x8d2>
  403c26:	1c4b      	adds	r3, r1, #1
  403c28:	9319      	str	r3, [sp, #100]	; 0x64
  403c2a:	784b      	ldrb	r3, [r1, #1]
  403c2c:	2b28      	cmp	r3, #40	; 0x28
  403c2e:	f000 82e1 	beq.w	4041f4 <_strtod_r+0xebc>
  403c32:	4a2c      	ldr	r2, [pc, #176]	; (403ce4 <_strtod_r+0x9ac>)
  403c34:	2300      	movs	r3, #0
  403c36:	9203      	str	r2, [sp, #12]
  403c38:	9302      	str	r3, [sp, #8]
  403c3a:	e512      	b.n	403662 <_strtod_r+0x32a>
  403c3c:	482a      	ldr	r0, [pc, #168]	; (403ce8 <_strtod_r+0x9b0>)
  403c3e:	9919      	ldr	r1, [sp, #100]	; 0x64
  403c40:	e009      	b.n	403c56 <_strtod_r+0x91e>
  403c42:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403c46:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  403c4a:	2c19      	cmp	r4, #25
  403c4c:	bf98      	it	ls
  403c4e:	3320      	addls	r3, #32
  403c50:	4293      	cmp	r3, r2
  403c52:	f47f abc0 	bne.w	4033d6 <_strtod_r+0x9e>
  403c56:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  403c5a:	2a00      	cmp	r2, #0
  403c5c:	d1f1      	bne.n	403c42 <_strtod_r+0x90a>
  403c5e:	9119      	str	r1, [sp, #100]	; 0x64
  403c60:	4c22      	ldr	r4, [pc, #136]	; (403cec <_strtod_r+0x9b4>)
  403c62:	4608      	mov	r0, r1
  403c64:	e009      	b.n	403c7a <_strtod_r+0x942>
  403c66:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403c6a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  403c6e:	2d19      	cmp	r5, #25
  403c70:	bf98      	it	ls
  403c72:	3320      	addls	r3, #32
  403c74:	4293      	cmp	r3, r2
  403c76:	f040 8284 	bne.w	404182 <_strtod_r+0xe4a>
  403c7a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  403c7e:	2a00      	cmp	r2, #0
  403c80:	d1f1      	bne.n	403c66 <_strtod_r+0x92e>
  403c82:	3001      	adds	r0, #1
  403c84:	9019      	str	r0, [sp, #100]	; 0x64
  403c86:	4a1a      	ldr	r2, [pc, #104]	; (403cf0 <_strtod_r+0x9b8>)
  403c88:	2300      	movs	r3, #0
  403c8a:	9203      	str	r2, [sp, #12]
  403c8c:	9302      	str	r3, [sp, #8]
  403c8e:	e4e8      	b.n	403662 <_strtod_r+0x32a>
  403c90:	9907      	ldr	r1, [sp, #28]
  403c92:	ab1a      	add	r3, sp, #104	; 0x68
  403c94:	9101      	str	r1, [sp, #4]
  403c96:	9300      	str	r3, [sp, #0]
  403c98:	4658      	mov	r0, fp
  403c9a:	a919      	add	r1, sp, #100	; 0x64
  403c9c:	4a15      	ldr	r2, [pc, #84]	; (403cf4 <_strtod_r+0x9bc>)
  403c9e:	ab1b      	add	r3, sp, #108	; 0x6c
  403ca0:	f004 f90e 	bl	407ec0 <__gethex>
  403ca4:	f010 0507 	ands.w	r5, r0, #7
  403ca8:	4604      	mov	r4, r0
  403caa:	f43f acc9 	beq.w	403640 <_strtod_r+0x308>
  403cae:	2d06      	cmp	r5, #6
  403cb0:	f040 8157 	bne.w	403f62 <_strtod_r+0xc2a>
  403cb4:	3601      	adds	r6, #1
  403cb6:	2200      	movs	r2, #0
  403cb8:	9619      	str	r6, [sp, #100]	; 0x64
  403cba:	f04f 0800 	mov.w	r8, #0
  403cbe:	f04f 0900 	mov.w	r9, #0
  403cc2:	9207      	str	r2, [sp, #28]
  403cc4:	f7ff bb8e 	b.w	4033e4 <_strtod_r+0xac>
  403cc8:	3fe00000 	.word	0x3fe00000
  403ccc:	fffffbe3 	.word	0xfffffbe3
  403cd0:	3ff00000 	.word	0x3ff00000
  403cd4:	7ca00000 	.word	0x7ca00000
  403cd8:	7fefffff 	.word	0x7fefffff
  403cdc:	bff00000 	.word	0xbff00000
  403ce0:	0040a92b 	.word	0x0040a92b
  403ce4:	fff80000 	.word	0xfff80000
  403ce8:	0040a91f 	.word	0x0040a91f
  403cec:	0040a923 	.word	0x0040a923
  403cf0:	7ff00000 	.word	0x7ff00000
  403cf4:	0040a90c 	.word	0x0040a90c
  403cf8:	0040abd8 	.word	0x0040abd8
  403cfc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  403d00:	f8cd 900c 	str.w	r9, [sp, #12]
  403d04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d08:	f005 fb7e 	bl	409408 <__ulp>
  403d0c:	4602      	mov	r2, r0
  403d0e:	460b      	mov	r3, r1
  403d10:	4620      	mov	r0, r4
  403d12:	4629      	mov	r1, r5
  403d14:	f7fe fc4c 	bl	4025b0 <__aeabi_dmul>
  403d18:	4602      	mov	r2, r0
  403d1a:	460b      	mov	r3, r1
  403d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d20:	f7fe fa94 	bl	40224c <__adddf3>
  403d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d28:	9903      	ldr	r1, [sp, #12]
  403d2a:	4aad      	ldr	r2, [pc, #692]	; (403fe0 <_strtod_r+0xca8>)
  403d2c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403d30:	0d1b      	lsrs	r3, r3, #20
  403d32:	051b      	lsls	r3, r3, #20
  403d34:	4293      	cmp	r3, r2
  403d36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d3a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403d3e:	f240 80d6 	bls.w	403eee <_strtod_r+0xbb6>
  403d42:	4ba8      	ldr	r3, [pc, #672]	; (403fe4 <_strtod_r+0xcac>)
  403d44:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403d46:	4299      	cmp	r1, r3
  403d48:	d010      	beq.n	403d6c <_strtod_r+0xa34>
  403d4a:	4ba6      	ldr	r3, [pc, #664]	; (403fe4 <_strtod_r+0xcac>)
  403d4c:	f04f 30ff 	mov.w	r0, #4294967295
  403d50:	9303      	str	r3, [sp, #12]
  403d52:	9002      	str	r0, [sp, #8]
  403d54:	e63f      	b.n	4039d6 <_strtod_r+0x69e>
  403d56:	4ba4      	ldr	r3, [pc, #656]	; (403fe8 <_strtod_r+0xcb0>)
  403d58:	2000      	movs	r0, #0
  403d5a:	9303      	str	r3, [sp, #12]
  403d5c:	9002      	str	r0, [sp, #8]
  403d5e:	2322      	movs	r3, #34	; 0x22
  403d60:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403d64:	f8cb 3000 	str.w	r3, [fp]
  403d68:	f7ff bb3c 	b.w	4033e4 <_strtod_r+0xac>
  403d6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d6e:	3201      	adds	r2, #1
  403d70:	d1eb      	bne.n	403d4a <_strtod_r+0xa12>
  403d72:	46b2      	mov	sl, r6
  403d74:	991a      	ldr	r1, [sp, #104]	; 0x68
  403d76:	4a9c      	ldr	r2, [pc, #624]	; (403fe8 <_strtod_r+0xcb0>)
  403d78:	2322      	movs	r3, #34	; 0x22
  403d7a:	2000      	movs	r0, #0
  403d7c:	9203      	str	r2, [sp, #12]
  403d7e:	9002      	str	r0, [sp, #8]
  403d80:	f8cb 3000 	str.w	r3, [fp]
  403d84:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403d88:	4658      	mov	r0, fp
  403d8a:	f005 f86b 	bl	408e64 <_Bfree>
  403d8e:	4658      	mov	r0, fp
  403d90:	4651      	mov	r1, sl
  403d92:	f005 f867 	bl	408e64 <_Bfree>
  403d96:	4658      	mov	r0, fp
  403d98:	4639      	mov	r1, r7
  403d9a:	f005 f863 	bl	408e64 <_Bfree>
  403d9e:	4658      	mov	r0, fp
  403da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403da2:	f005 f85f 	bl	408e64 <_Bfree>
  403da6:	4658      	mov	r0, fp
  403da8:	9906      	ldr	r1, [sp, #24]
  403daa:	f005 f85b 	bl	408e64 <_Bfree>
  403dae:	f7ff bb19 	b.w	4033e4 <_strtod_r+0xac>
  403db2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403db6:	f006 fa39 	bl	40a22c <__aeabi_d2iz>
  403dba:	f7fe fb93 	bl	4024e4 <__aeabi_i2d>
  403dbe:	4602      	mov	r2, r0
  403dc0:	460b      	mov	r3, r1
  403dc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403dc6:	f7fe fa3f 	bl	402248 <__aeabi_dsub>
  403dca:	4680      	mov	r8, r0
  403dcc:	4689      	mov	r9, r1
  403dce:	f1ba 0f00 	cmp.w	sl, #0
  403dd2:	d111      	bne.n	403df8 <_strtod_r+0xac0>
  403dd4:	9a02      	ldr	r2, [sp, #8]
  403dd6:	b97a      	cbnz	r2, 403df8 <_strtod_r+0xac0>
  403dd8:	f3c4 0413 	ubfx	r4, r4, #0, #20
  403ddc:	b964      	cbnz	r4, 403df8 <_strtod_r+0xac0>
  403dde:	a37a      	add	r3, pc, #488	; (adr r3, 403fc8 <_strtod_r+0xc90>)
  403de0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403de4:	f006 f9fa 	bl	40a1dc <__aeabi_dcmplt>
  403de8:	2800      	cmp	r0, #0
  403dea:	f43f adf4 	beq.w	4039d6 <_strtod_r+0x69e>
  403dee:	46b2      	mov	sl, r6
  403df0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403df4:	991a      	ldr	r1, [sp, #104]	; 0x68
  403df6:	e7c7      	b.n	403d88 <_strtod_r+0xa50>
  403df8:	4640      	mov	r0, r8
  403dfa:	4649      	mov	r1, r9
  403dfc:	a374      	add	r3, pc, #464	; (adr r3, 403fd0 <_strtod_r+0xc98>)
  403dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e02:	f006 f9eb 	bl	40a1dc <__aeabi_dcmplt>
  403e06:	2800      	cmp	r0, #0
  403e08:	d1f1      	bne.n	403dee <_strtod_r+0xab6>
  403e0a:	4640      	mov	r0, r8
  403e0c:	4649      	mov	r1, r9
  403e0e:	a372      	add	r3, pc, #456	; (adr r3, 403fd8 <_strtod_r+0xca0>)
  403e10:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e14:	f006 fa00 	bl	40a218 <__aeabi_dcmpgt>
  403e18:	2800      	cmp	r0, #0
  403e1a:	f43f addc 	beq.w	4039d6 <_strtod_r+0x69e>
  403e1e:	e7e6      	b.n	403dee <_strtod_r+0xab6>
  403e20:	4650      	mov	r0, sl
  403e22:	2808      	cmp	r0, #8
  403e24:	f100 0a01 	add.w	sl, r0, #1
  403e28:	f300 8107 	bgt.w	40403a <_strtod_r+0xd02>
  403e2c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403e30:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  403e34:	2000      	movs	r0, #0
  403e36:	1c62      	adds	r2, r4, #1
  403e38:	9219      	str	r2, [sp, #100]	; 0x64
  403e3a:	7864      	ldrb	r4, [r4, #1]
  403e3c:	e643      	b.n	403ac6 <_strtod_r+0x78e>
  403e3e:	f43f aca5 	beq.w	40378c <_strtod_r+0x454>
  403e42:	f1c8 0400 	rsb	r4, r8, #0
  403e46:	f014 030f 	ands.w	r3, r4, #15
  403e4a:	d00a      	beq.n	403e62 <_strtod_r+0xb2a>
  403e4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e50:	4a66      	ldr	r2, [pc, #408]	; (403fec <_strtod_r+0xcb4>)
  403e52:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e56:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e5a:	f7fe fcd3 	bl	402804 <__aeabi_ddiv>
  403e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e62:	1124      	asrs	r4, r4, #4
  403e64:	f43f ac92 	beq.w	40378c <_strtod_r+0x454>
  403e68:	2c1f      	cmp	r4, #31
  403e6a:	dc34      	bgt.n	403ed6 <_strtod_r+0xb9e>
  403e6c:	f014 0f10 	tst.w	r4, #16
  403e70:	bf14      	ite	ne
  403e72:	236a      	movne	r3, #106	; 0x6a
  403e74:	2300      	moveq	r3, #0
  403e76:	2c00      	cmp	r4, #0
  403e78:	930a      	str	r3, [sp, #40]	; 0x28
  403e7a:	dd0e      	ble.n	403e9a <_strtod_r+0xb62>
  403e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e80:	4d5b      	ldr	r5, [pc, #364]	; (403ff0 <_strtod_r+0xcb8>)
  403e82:	07e3      	lsls	r3, r4, #31
  403e84:	d503      	bpl.n	403e8e <_strtod_r+0xb56>
  403e86:	e9d5 2300 	ldrd	r2, r3, [r5]
  403e8a:	f7fe fb91 	bl	4025b0 <__aeabi_dmul>
  403e8e:	1064      	asrs	r4, r4, #1
  403e90:	f105 0508 	add.w	r5, r5, #8
  403e94:	d1f5      	bne.n	403e82 <_strtod_r+0xb4a>
  403e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e9a:	980a      	ldr	r0, [sp, #40]	; 0x28
  403e9c:	b190      	cbz	r0, 403ec4 <_strtod_r+0xb8c>
  403e9e:	9903      	ldr	r1, [sp, #12]
  403ea0:	f3c1 530a 	ubfx	r3, r1, #20, #11
  403ea4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  403ea8:	2b00      	cmp	r3, #0
  403eaa:	460a      	mov	r2, r1
  403eac:	dd0a      	ble.n	403ec4 <_strtod_r+0xb8c>
  403eae:	2b1f      	cmp	r3, #31
  403eb0:	f340 81bc 	ble.w	40422c <_strtod_r+0xef4>
  403eb4:	2000      	movs	r0, #0
  403eb6:	2b34      	cmp	r3, #52	; 0x34
  403eb8:	9002      	str	r0, [sp, #8]
  403eba:	f340 81bf 	ble.w	40423c <_strtod_r+0xf04>
  403ebe:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  403ec2:	9103      	str	r1, [sp, #12]
  403ec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ec8:	2200      	movs	r2, #0
  403eca:	2300      	movs	r3, #0
  403ecc:	f006 f97c 	bl	40a1c8 <__aeabi_dcmpeq>
  403ed0:	2800      	cmp	r0, #0
  403ed2:	f43f ac5d 	beq.w	403790 <_strtod_r+0x458>
  403ed6:	2322      	movs	r3, #34	; 0x22
  403ed8:	f8cb 3000 	str.w	r3, [fp]
  403edc:	f04f 0800 	mov.w	r8, #0
  403ee0:	f04f 0900 	mov.w	r9, #0
  403ee4:	f7ff ba7e 	b.w	4033e4 <_strtod_r+0xac>
  403ee8:	f644 611f 	movw	r1, #19999	; 0x4e1f
  403eec:	e40d      	b.n	40370a <_strtod_r+0x3d2>
  403eee:	9903      	ldr	r1, [sp, #12]
  403ef0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  403ef4:	9403      	str	r4, [sp, #12]
  403ef6:	e567      	b.n	4039c8 <_strtod_r+0x690>
  403ef8:	9908      	ldr	r1, [sp, #32]
  403efa:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  403efe:	4299      	cmp	r1, r3
  403f00:	f73f ac2a 	bgt.w	403758 <_strtod_r+0x420>
  403f04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f08:	4c38      	ldr	r4, [pc, #224]	; (403fec <_strtod_r+0xcb4>)
  403f0a:	f1ca 050f 	rsb	r5, sl, #15
  403f0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  403f12:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f16:	f7fe fb4b 	bl	4025b0 <__aeabi_dmul>
  403f1a:	9a08      	ldr	r2, [sp, #32]
  403f1c:	1b55      	subs	r5, r2, r5
  403f1e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  403f22:	e9d4 2300 	ldrd	r2, r3, [r4]
  403f26:	f7fe fb43 	bl	4025b0 <__aeabi_dmul>
  403f2a:	4680      	mov	r8, r0
  403f2c:	4689      	mov	r9, r1
  403f2e:	f7ff ba59 	b.w	4033e4 <_strtod_r+0xac>
  403f32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403f36:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  403f3a:	e660      	b.n	403bfe <_strtod_r+0x8c6>
  403f3c:	492d      	ldr	r1, [pc, #180]	; (403ff4 <_strtod_r+0xcbc>)
  403f3e:	2000      	movs	r0, #0
  403f40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403f44:	e651      	b.n	403bea <_strtod_r+0x8b2>
  403f46:	464a      	mov	r2, r9
  403f48:	2a00      	cmp	r2, #0
  403f4a:	f47f ae33 	bne.w	403bb4 <_strtod_r+0x87c>
  403f4e:	46b2      	mov	sl, r6
  403f50:	2322      	movs	r3, #34	; 0x22
  403f52:	f8cb 3000 	str.w	r3, [fp]
  403f56:	991a      	ldr	r1, [sp, #104]	; 0x68
  403f58:	f04f 0800 	mov.w	r8, #0
  403f5c:	f04f 0900 	mov.w	r9, #0
  403f60:	e712      	b.n	403d88 <_strtod_r+0xa50>
  403f62:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403f64:	b13a      	cbz	r2, 403f76 <_strtod_r+0xc3e>
  403f66:	a81c      	add	r0, sp, #112	; 0x70
  403f68:	2135      	movs	r1, #53	; 0x35
  403f6a:	f005 fb4f 	bl	40960c <__copybits>
  403f6e:	4658      	mov	r0, fp
  403f70:	991a      	ldr	r1, [sp, #104]	; 0x68
  403f72:	f004 ff77 	bl	408e64 <_Bfree>
  403f76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403f78:	2d06      	cmp	r5, #6
  403f7a:	f63f ab6c 	bhi.w	403656 <_strtod_r+0x31e>
  403f7e:	a001      	add	r0, pc, #4	; (adr r0, 403f84 <_strtod_r+0xc4c>)
  403f80:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  403f84:	00403fb9 	.word	0x00403fb9
  403f88:	00403ff9 	.word	0x00403ff9
  403f8c:	00403fad 	.word	0x00403fad
  403f90:	00403fa1 	.word	0x00403fa1
  403f94:	0040364b 	.word	0x0040364b
  403f98:	00403ff9 	.word	0x00403ff9
  403f9c:	00403fb9 	.word	0x00403fb9
  403fa0:	4911      	ldr	r1, [pc, #68]	; (403fe8 <_strtod_r+0xcb0>)
  403fa2:	2200      	movs	r2, #0
  403fa4:	9103      	str	r1, [sp, #12]
  403fa6:	9202      	str	r2, [sp, #8]
  403fa8:	f7ff bb55 	b.w	403656 <_strtod_r+0x31e>
  403fac:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  403fae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403fb0:	9202      	str	r2, [sp, #8]
  403fb2:	9303      	str	r3, [sp, #12]
  403fb4:	f7ff bb4f 	b.w	403656 <_strtod_r+0x31e>
  403fb8:	2100      	movs	r1, #0
  403fba:	9103      	str	r1, [sp, #12]
  403fbc:	9102      	str	r1, [sp, #8]
  403fbe:	f7ff bb4a 	b.w	403656 <_strtod_r+0x31e>
  403fc2:	bf00      	nop
  403fc4:	f3af 8000 	nop.w
  403fc8:	94a03595 	.word	0x94a03595
  403fcc:	3fcfffff 	.word	0x3fcfffff
  403fd0:	94a03595 	.word	0x94a03595
  403fd4:	3fdfffff 	.word	0x3fdfffff
  403fd8:	35afe535 	.word	0x35afe535
  403fdc:	3fe00000 	.word	0x3fe00000
  403fe0:	7c9fffff 	.word	0x7c9fffff
  403fe4:	7fefffff 	.word	0x7fefffff
  403fe8:	7ff00000 	.word	0x7ff00000
  403fec:	0040ab10 	.word	0x0040ab10
  403ff0:	0040a948 	.word	0x0040a948
  403ff4:	3ff00000 	.word	0x3ff00000
  403ff8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  403ffa:	981c      	ldr	r0, [sp, #112]	; 0x70
  403ffc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404000:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  404004:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  404008:	9002      	str	r0, [sp, #8]
  40400a:	9203      	str	r2, [sp, #12]
  40400c:	f7ff bb23 	b.w	403656 <_strtod_r+0x31e>
  404010:	9b08      	ldr	r3, [sp, #32]
  404012:	3316      	adds	r3, #22
  404014:	f6ff aba0 	blt.w	403758 <_strtod_r+0x420>
  404018:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40401c:	4b8d      	ldr	r3, [pc, #564]	; (404254 <_strtod_r+0xf1c>)
  40401e:	9a08      	ldr	r2, [sp, #32]
  404020:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  404024:	e9da 2300 	ldrd	r2, r3, [sl]
  404028:	f7fe fbec 	bl	402804 <__aeabi_ddiv>
  40402c:	4680      	mov	r8, r0
  40402e:	4689      	mov	r9, r1
  404030:	f7ff b9d8 	b.w	4033e4 <_strtod_r+0xac>
  404034:	46b2      	mov	sl, r6
  404036:	4601      	mov	r1, r0
  404038:	e69d      	b.n	403d76 <_strtod_r+0xa3e>
  40403a:	f1ba 0f10 	cmp.w	sl, #16
  40403e:	bfdc      	itt	le
  404040:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  404044:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  404048:	2000      	movs	r0, #0
  40404a:	e6f4      	b.n	403e36 <_strtod_r+0xafe>
  40404c:	4655      	mov	r5, sl
  40404e:	46c4      	mov	ip, r8
  404050:	46b2      	mov	sl, r6
  404052:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404056:	2d00      	cmp	r5, #0
  404058:	f000 8082 	beq.w	404160 <_strtod_r+0xe28>
  40405c:	9a03      	ldr	r2, [sp, #12]
  40405e:	4b7e      	ldr	r3, [pc, #504]	; (404258 <_strtod_r+0xf20>)
  404060:	f3c2 0113 	ubfx	r1, r2, #0, #20
  404064:	4299      	cmp	r1, r3
  404066:	f000 80a3 	beq.w	4041b0 <_strtod_r+0xe78>
  40406a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40406c:	2b00      	cmp	r3, #0
  40406e:	f000 8083 	beq.w	404178 <_strtod_r+0xe40>
  404072:	9803      	ldr	r0, [sp, #12]
  404074:	4203      	tst	r3, r0
  404076:	d00f      	beq.n	404098 <_strtod_r+0xd60>
  404078:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40407c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40407e:	2d00      	cmp	r5, #0
  404080:	f000 8084 	beq.w	40418c <_strtod_r+0xe54>
  404084:	f7ff f936 	bl	4032f4 <sulp>
  404088:	4602      	mov	r2, r0
  40408a:	460b      	mov	r3, r1
  40408c:	4640      	mov	r0, r8
  40408e:	4649      	mov	r1, r9
  404090:	f7fe f8dc 	bl	40224c <__adddf3>
  404094:	4680      	mov	r8, r0
  404096:	4689      	mov	r9, r1
  404098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40409a:	b1b3      	cbz	r3, 4040ca <_strtod_r+0xd92>
  40409c:	486f      	ldr	r0, [pc, #444]	; (40425c <_strtod_r+0xf24>)
  40409e:	2200      	movs	r2, #0
  4040a0:	9013      	str	r0, [sp, #76]	; 0x4c
  4040a2:	9212      	str	r2, [sp, #72]	; 0x48
  4040a4:	4640      	mov	r0, r8
  4040a6:	4649      	mov	r1, r9
  4040a8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4040ac:	f7fe fa80 	bl	4025b0 <__aeabi_dmul>
  4040b0:	4680      	mov	r8, r0
  4040b2:	4689      	mov	r9, r1
  4040b4:	e9cd 8902 	strd	r8, r9, [sp, #8]
  4040b8:	9b03      	ldr	r3, [sp, #12]
  4040ba:	b933      	cbnz	r3, 4040ca <_strtod_r+0xd92>
  4040bc:	9802      	ldr	r0, [sp, #8]
  4040be:	b920      	cbnz	r0, 4040ca <_strtod_r+0xd92>
  4040c0:	2322      	movs	r3, #34	; 0x22
  4040c2:	991a      	ldr	r1, [sp, #104]	; 0x68
  4040c4:	f8cb 3000 	str.w	r3, [fp]
  4040c8:	e65e      	b.n	403d88 <_strtod_r+0xa50>
  4040ca:	991a      	ldr	r1, [sp, #104]	; 0x68
  4040cc:	e65c      	b.n	403d88 <_strtod_r+0xa50>
  4040ce:	4655      	mov	r5, sl
  4040d0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4040d4:	46b2      	mov	sl, r6
  4040d6:	2d00      	cmp	r5, #0
  4040d8:	d1de      	bne.n	404098 <_strtod_r+0xd60>
  4040da:	9a02      	ldr	r2, [sp, #8]
  4040dc:	2a00      	cmp	r2, #0
  4040de:	d1db      	bne.n	404098 <_strtod_r+0xd60>
  4040e0:	9803      	ldr	r0, [sp, #12]
  4040e2:	f3c0 0313 	ubfx	r3, r0, #0, #20
  4040e6:	4604      	mov	r4, r0
  4040e8:	2b00      	cmp	r3, #0
  4040ea:	d1d5      	bne.n	404098 <_strtod_r+0xd60>
  4040ec:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4040f0:	0d1b      	lsrs	r3, r3, #20
  4040f2:	051b      	lsls	r3, r3, #20
  4040f4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4040f8:	d9ce      	bls.n	404098 <_strtod_r+0xd60>
  4040fa:	9906      	ldr	r1, [sp, #24]
  4040fc:	694b      	ldr	r3, [r1, #20]
  4040fe:	b913      	cbnz	r3, 404106 <_strtod_r+0xdce>
  404100:	690b      	ldr	r3, [r1, #16]
  404102:	2b01      	cmp	r3, #1
  404104:	ddc8      	ble.n	404098 <_strtod_r+0xd60>
  404106:	9906      	ldr	r1, [sp, #24]
  404108:	2201      	movs	r2, #1
  40410a:	4658      	mov	r0, fp
  40410c:	f005 f88e 	bl	40922c <__lshift>
  404110:	4639      	mov	r1, r7
  404112:	9006      	str	r0, [sp, #24]
  404114:	f005 f8e8 	bl	4092e8 <__mcmp>
  404118:	2800      	cmp	r0, #0
  40411a:	ddbd      	ble.n	404098 <_strtod_r+0xd60>
  40411c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40411e:	2b00      	cmp	r3, #0
  404120:	d17a      	bne.n	404218 <_strtod_r+0xee0>
  404122:	4b4f      	ldr	r3, [pc, #316]	; (404260 <_strtod_r+0xf28>)
  404124:	4023      	ands	r3, r4
  404126:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40412a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40412e:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  404132:	f04f 31ff 	mov.w	r1, #4294967295
  404136:	9003      	str	r0, [sp, #12]
  404138:	9102      	str	r1, [sp, #8]
  40413a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40413e:	e7ab      	b.n	404098 <_strtod_r+0xd60>
  404140:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  404144:	2200      	movs	r2, #0
  404146:	9103      	str	r1, [sp, #12]
  404148:	920a      	str	r2, [sp, #40]	; 0x28
  40414a:	f7ff bb21 	b.w	403790 <_strtod_r+0x458>
  40414e:	4b45      	ldr	r3, [pc, #276]	; (404264 <_strtod_r+0xf2c>)
  404150:	4945      	ldr	r1, [pc, #276]	; (404268 <_strtod_r+0xf30>)
  404152:	2200      	movs	r2, #0
  404154:	2000      	movs	r0, #0
  404156:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40415a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40415e:	e4ac      	b.n	403aba <_strtod_r+0x782>
  404160:	9903      	ldr	r1, [sp, #12]
  404162:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404166:	460c      	mov	r4, r1
  404168:	2b00      	cmp	r3, #0
  40416a:	f47f af7e 	bne.w	40406a <_strtod_r+0xd32>
  40416e:	9a02      	ldr	r2, [sp, #8]
  404170:	2a00      	cmp	r2, #0
  404172:	f47f af7a 	bne.w	40406a <_strtod_r+0xd32>
  404176:	e7d1      	b.n	40411c <_strtod_r+0xde4>
  404178:	9902      	ldr	r1, [sp, #8]
  40417a:	ea1c 0f01 	tst.w	ip, r1
  40417e:	d08b      	beq.n	404098 <_strtod_r+0xd60>
  404180:	e77a      	b.n	404078 <_strtod_r+0xd40>
  404182:	3101      	adds	r1, #1
  404184:	9119      	str	r1, [sp, #100]	; 0x64
  404186:	e57e      	b.n	403c86 <_strtod_r+0x94e>
  404188:	2700      	movs	r7, #0
  40418a:	e4e8      	b.n	403b5e <_strtod_r+0x826>
  40418c:	f7ff f8b2 	bl	4032f4 <sulp>
  404190:	4602      	mov	r2, r0
  404192:	460b      	mov	r3, r1
  404194:	4640      	mov	r0, r8
  404196:	4649      	mov	r1, r9
  404198:	f7fe f856 	bl	402248 <__aeabi_dsub>
  40419c:	2200      	movs	r2, #0
  40419e:	2300      	movs	r3, #0
  4041a0:	4680      	mov	r8, r0
  4041a2:	4689      	mov	r9, r1
  4041a4:	f006 f810 	bl	40a1c8 <__aeabi_dcmpeq>
  4041a8:	2800      	cmp	r0, #0
  4041aa:	f47f aed1 	bne.w	403f50 <_strtod_r+0xc18>
  4041ae:	e773      	b.n	404098 <_strtod_r+0xd60>
  4041b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041b2:	9902      	ldr	r1, [sp, #8]
  4041b4:	b1db      	cbz	r3, 4041ee <_strtod_r+0xeb6>
  4041b6:	4b2a      	ldr	r3, [pc, #168]	; (404260 <_strtod_r+0xf28>)
  4041b8:	4013      	ands	r3, r2
  4041ba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  4041be:	d816      	bhi.n	4041ee <_strtod_r+0xeb6>
  4041c0:	0d1b      	lsrs	r3, r3, #20
  4041c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4041c6:	f04f 30ff 	mov.w	r0, #4294967295
  4041ca:	fa00 f303 	lsl.w	r3, r0, r3
  4041ce:	4299      	cmp	r1, r3
  4041d0:	f47f af4b 	bne.w	40406a <_strtod_r+0xd32>
  4041d4:	4b25      	ldr	r3, [pc, #148]	; (40426c <_strtod_r+0xf34>)
  4041d6:	429a      	cmp	r2, r3
  4041d8:	d038      	beq.n	40424c <_strtod_r+0xf14>
  4041da:	4b21      	ldr	r3, [pc, #132]	; (404260 <_strtod_r+0xf28>)
  4041dc:	2000      	movs	r0, #0
  4041de:	4013      	ands	r3, r2
  4041e0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4041e4:	9303      	str	r3, [sp, #12]
  4041e6:	9002      	str	r0, [sp, #8]
  4041e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4041ec:	e754      	b.n	404098 <_strtod_r+0xd60>
  4041ee:	f04f 33ff 	mov.w	r3, #4294967295
  4041f2:	e7ec      	b.n	4041ce <_strtod_r+0xe96>
  4041f4:	a819      	add	r0, sp, #100	; 0x64
  4041f6:	491e      	ldr	r1, [pc, #120]	; (404270 <_strtod_r+0xf38>)
  4041f8:	aa1c      	add	r2, sp, #112	; 0x70
  4041fa:	f004 f8f7 	bl	4083ec <__hexnan>
  4041fe:	2805      	cmp	r0, #5
  404200:	f47f ad17 	bne.w	403c32 <_strtod_r+0x8fa>
  404204:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404206:	991c      	ldr	r1, [sp, #112]	; 0x70
  404208:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40420c:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  404210:	9003      	str	r0, [sp, #12]
  404212:	9102      	str	r1, [sp, #8]
  404214:	f7ff ba25 	b.w	403662 <_strtod_r+0x32a>
  404218:	4b11      	ldr	r3, [pc, #68]	; (404260 <_strtod_r+0xf28>)
  40421a:	4023      	ands	r3, r4
  40421c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  404220:	d881      	bhi.n	404126 <_strtod_r+0xdee>
  404222:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  404226:	f63f af39 	bhi.w	40409c <_strtod_r+0xd64>
  40422a:	e691      	b.n	403f50 <_strtod_r+0xc18>
  40422c:	f04f 32ff 	mov.w	r2, #4294967295
  404230:	fa02 f303 	lsl.w	r3, r2, r3
  404234:	9a02      	ldr	r2, [sp, #8]
  404236:	4013      	ands	r3, r2
  404238:	9302      	str	r3, [sp, #8]
  40423a:	e643      	b.n	403ec4 <_strtod_r+0xb8c>
  40423c:	3b20      	subs	r3, #32
  40423e:	f04f 31ff 	mov.w	r1, #4294967295
  404242:	fa01 f303 	lsl.w	r3, r1, r3
  404246:	4013      	ands	r3, r2
  404248:	9303      	str	r3, [sp, #12]
  40424a:	e63b      	b.n	403ec4 <_strtod_r+0xb8c>
  40424c:	3101      	adds	r1, #1
  40424e:	d1c4      	bne.n	4041da <_strtod_r+0xea2>
  404250:	e590      	b.n	403d74 <_strtod_r+0xa3c>
  404252:	bf00      	nop
  404254:	0040ab10 	.word	0x0040ab10
  404258:	000fffff 	.word	0x000fffff
  40425c:	39500000 	.word	0x39500000
  404260:	7ff00000 	.word	0x7ff00000
  404264:	bfe00000 	.word	0xbfe00000
  404268:	3fe00000 	.word	0x3fe00000
  40426c:	7fefffff 	.word	0x7fefffff
  404270:	0040a930 	.word	0x0040a930
  404274:	f3af 8000 	nop.w

00404278 <strtof>:
  404278:	b538      	push	{r3, r4, r5, lr}
  40427a:	4b0a      	ldr	r3, [pc, #40]	; (4042a4 <strtof+0x2c>)
  40427c:	460a      	mov	r2, r1
  40427e:	4601      	mov	r1, r0
  404280:	6818      	ldr	r0, [r3, #0]
  404282:	f7ff f859 	bl	403338 <_strtod_r>
  404286:	4604      	mov	r4, r0
  404288:	460d      	mov	r5, r1
  40428a:	f005 fbf3 	bl	409a74 <__fpclassifyd>
  40428e:	b120      	cbz	r0, 40429a <strtof+0x22>
  404290:	4620      	mov	r0, r4
  404292:	4629      	mov	r1, r5
  404294:	f7fe fb9e 	bl	4029d4 <__aeabi_d2f>
  404298:	bd38      	pop	{r3, r4, r5, pc}
  40429a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40429e:	f005 bc23 	b.w	409ae8 <nanf>
  4042a2:	bf00      	nop
  4042a4:	20000520 	.word	0x20000520

004042a8 <_svfprintf_r>:
  4042a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042ac:	b0c9      	sub	sp, #292	; 0x124
  4042ae:	9310      	str	r3, [sp, #64]	; 0x40
  4042b0:	910c      	str	r1, [sp, #48]	; 0x30
  4042b2:	4691      	mov	r9, r2
  4042b4:	900d      	str	r0, [sp, #52]	; 0x34
  4042b6:	f004 f96d 	bl	408594 <_localeconv_r>
  4042ba:	6800      	ldr	r0, [r0, #0]
  4042bc:	9015      	str	r0, [sp, #84]	; 0x54
  4042be:	f005 fc59 	bl	409b74 <strlen>
  4042c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042c4:	9018      	str	r0, [sp, #96]	; 0x60
  4042c6:	89a3      	ldrh	r3, [r4, #12]
  4042c8:	061e      	lsls	r6, r3, #24
  4042ca:	d503      	bpl.n	4042d4 <_svfprintf_r+0x2c>
  4042cc:	6923      	ldr	r3, [r4, #16]
  4042ce:	2b00      	cmp	r3, #0
  4042d0:	f001 8081 	beq.w	4053d6 <_svfprintf_r+0x112e>
  4042d4:	ac38      	add	r4, sp, #224	; 0xe0
  4042d6:	46a4      	mov	ip, r4
  4042d8:	9408      	str	r4, [sp, #32]
  4042da:	942b      	str	r4, [sp, #172]	; 0xac
  4042dc:	2500      	movs	r5, #0
  4042de:	2400      	movs	r4, #0
  4042e0:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4042e4:	2300      	movs	r3, #0
  4042e6:	9311      	str	r3, [sp, #68]	; 0x44
  4042e8:	932d      	str	r3, [sp, #180]	; 0xb4
  4042ea:	932c      	str	r3, [sp, #176]	; 0xb0
  4042ec:	931a      	str	r3, [sp, #104]	; 0x68
  4042ee:	9319      	str	r3, [sp, #100]	; 0x64
  4042f0:	930e      	str	r3, [sp, #56]	; 0x38
  4042f2:	4666      	mov	r6, ip
  4042f4:	f899 3000 	ldrb.w	r3, [r9]
  4042f8:	2b00      	cmp	r3, #0
  4042fa:	f000 80f8 	beq.w	4044ee <_svfprintf_r+0x246>
  4042fe:	2b25      	cmp	r3, #37	; 0x25
  404300:	f000 80f5 	beq.w	4044ee <_svfprintf_r+0x246>
  404304:	f109 0201 	add.w	r2, r9, #1
  404308:	e001      	b.n	40430e <_svfprintf_r+0x66>
  40430a:	2b25      	cmp	r3, #37	; 0x25
  40430c:	d004      	beq.n	404318 <_svfprintf_r+0x70>
  40430e:	7813      	ldrb	r3, [r2, #0]
  404310:	4614      	mov	r4, r2
  404312:	3201      	adds	r2, #1
  404314:	2b00      	cmp	r3, #0
  404316:	d1f8      	bne.n	40430a <_svfprintf_r+0x62>
  404318:	ebc9 0504 	rsb	r5, r9, r4
  40431c:	b17d      	cbz	r5, 40433e <_svfprintf_r+0x96>
  40431e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404320:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404322:	3301      	adds	r3, #1
  404324:	442a      	add	r2, r5
  404326:	2b07      	cmp	r3, #7
  404328:	f8c6 9000 	str.w	r9, [r6]
  40432c:	6075      	str	r5, [r6, #4]
  40432e:	922d      	str	r2, [sp, #180]	; 0xb4
  404330:	932c      	str	r3, [sp, #176]	; 0xb0
  404332:	f300 80c2 	bgt.w	4044ba <_svfprintf_r+0x212>
  404336:	3608      	adds	r6, #8
  404338:	980e      	ldr	r0, [sp, #56]	; 0x38
  40433a:	4428      	add	r0, r5
  40433c:	900e      	str	r0, [sp, #56]	; 0x38
  40433e:	7823      	ldrb	r3, [r4, #0]
  404340:	2b00      	cmp	r3, #0
  404342:	f000 80c2 	beq.w	4044ca <_svfprintf_r+0x222>
  404346:	2300      	movs	r3, #0
  404348:	f894 8001 	ldrb.w	r8, [r4, #1]
  40434c:	461a      	mov	r2, r3
  40434e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404352:	930f      	str	r3, [sp, #60]	; 0x3c
  404354:	9309      	str	r3, [sp, #36]	; 0x24
  404356:	f104 0901 	add.w	r9, r4, #1
  40435a:	f04f 34ff 	mov.w	r4, #4294967295
  40435e:	940a      	str	r4, [sp, #40]	; 0x28
  404360:	f109 0901 	add.w	r9, r9, #1
  404364:	f1a8 0320 	sub.w	r3, r8, #32
  404368:	2b58      	cmp	r3, #88	; 0x58
  40436a:	f200 83c5 	bhi.w	404af8 <_svfprintf_r+0x850>
  40436e:	e8df f013 	tbh	[pc, r3, lsl #1]
  404372:	026a      	.short	0x026a
  404374:	03c303c3 	.word	0x03c303c3
  404378:	03c30271 	.word	0x03c30271
  40437c:	03c303c3 	.word	0x03c303c3
  404380:	03c303c3 	.word	0x03c303c3
  404384:	031403c3 	.word	0x031403c3
  404388:	03c30366 	.word	0x03c30366
  40438c:	00c0009d 	.word	0x00c0009d
  404390:	027803c3 	.word	0x027803c3
  404394:	027f027f 	.word	0x027f027f
  404398:	027f027f 	.word	0x027f027f
  40439c:	027f027f 	.word	0x027f027f
  4043a0:	027f027f 	.word	0x027f027f
  4043a4:	03c3027f 	.word	0x03c3027f
  4043a8:	03c303c3 	.word	0x03c303c3
  4043ac:	03c303c3 	.word	0x03c303c3
  4043b0:	03c303c3 	.word	0x03c303c3
  4043b4:	03c303c3 	.word	0x03c303c3
  4043b8:	029003c3 	.word	0x029003c3
  4043bc:	03c30371 	.word	0x03c30371
  4043c0:	03c30371 	.word	0x03c30371
  4043c4:	03c303c3 	.word	0x03c303c3
  4043c8:	036a03c3 	.word	0x036a03c3
  4043cc:	03c303c3 	.word	0x03c303c3
  4043d0:	03c30078 	.word	0x03c30078
  4043d4:	03c303c3 	.word	0x03c303c3
  4043d8:	03c303c3 	.word	0x03c303c3
  4043dc:	03c30059 	.word	0x03c30059
  4043e0:	02af03c3 	.word	0x02af03c3
  4043e4:	03c303c3 	.word	0x03c303c3
  4043e8:	03c303c3 	.word	0x03c303c3
  4043ec:	03c303c3 	.word	0x03c303c3
  4043f0:	03c303c3 	.word	0x03c303c3
  4043f4:	03c303c3 	.word	0x03c303c3
  4043f8:	03480337 	.word	0x03480337
  4043fc:	03710371 	.word	0x03710371
  404400:	02ff0371 	.word	0x02ff0371
  404404:	03c30348 	.word	0x03c30348
  404408:	030803c3 	.word	0x030803c3
  40440c:	02c503c3 	.word	0x02c503c3
  404410:	0320007c 	.word	0x0320007c
  404414:	03c303a3 	.word	0x03c303a3
  404418:	03c302d9 	.word	0x03c302d9
  40441c:	03c3005f 	.word	0x03c3005f
  404420:	00de03c3 	.word	0x00de03c3
  404424:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404428:	f04c 0c10 	orr.w	ip, ip, #16
  40442c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404430:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404432:	06a2      	lsls	r2, r4, #26
  404434:	f100 8354 	bmi.w	404ae0 <_svfprintf_r+0x838>
  404438:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40443a:	06e3      	lsls	r3, r4, #27
  40443c:	f100 85bd 	bmi.w	404fba <_svfprintf_r+0xd12>
  404440:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404444:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404448:	f000 85b7 	beq.w	404fba <_svfprintf_r+0xd12>
  40444c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404450:	2500      	movs	r5, #0
  404452:	f8bc 4000 	ldrh.w	r4, [ip]
  404456:	f10c 0c04 	add.w	ip, ip, #4
  40445a:	2301      	movs	r3, #1
  40445c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404460:	e08c      	b.n	40457c <_svfprintf_r+0x2d4>
  404462:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404464:	f045 0510 	orr.w	r5, r5, #16
  404468:	9509      	str	r5, [sp, #36]	; 0x24
  40446a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40446e:	f01c 0320 	ands.w	r3, ip, #32
  404472:	f040 832a 	bne.w	404aca <_svfprintf_r+0x822>
  404476:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40447a:	f01c 0210 	ands.w	r2, ip, #16
  40447e:	f040 85a4 	bne.w	404fca <_svfprintf_r+0xd22>
  404482:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404486:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40448a:	f000 859e 	beq.w	404fca <_svfprintf_r+0xd22>
  40448e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404492:	4613      	mov	r3, r2
  404494:	f8bc 4000 	ldrh.w	r4, [ip]
  404498:	f10c 0c04 	add.w	ip, ip, #4
  40449c:	2500      	movs	r5, #0
  40449e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4044a2:	e06b      	b.n	40457c <_svfprintf_r+0x2d4>
  4044a4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4044a6:	9310      	str	r3, [sp, #64]	; 0x40
  4044a8:	4264      	negs	r4, r4
  4044aa:	940f      	str	r4, [sp, #60]	; 0x3c
  4044ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4044ae:	f045 0504 	orr.w	r5, r5, #4
  4044b2:	9509      	str	r5, [sp, #36]	; 0x24
  4044b4:	f899 8000 	ldrb.w	r8, [r9]
  4044b8:	e752      	b.n	404360 <_svfprintf_r+0xb8>
  4044ba:	980d      	ldr	r0, [sp, #52]	; 0x34
  4044bc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4044be:	aa2b      	add	r2, sp, #172	; 0xac
  4044c0:	f005 fbe2 	bl	409c88 <__ssprint_r>
  4044c4:	b940      	cbnz	r0, 4044d8 <_svfprintf_r+0x230>
  4044c6:	ae38      	add	r6, sp, #224	; 0xe0
  4044c8:	e736      	b.n	404338 <_svfprintf_r+0x90>
  4044ca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4044cc:	b123      	cbz	r3, 4044d8 <_svfprintf_r+0x230>
  4044ce:	980d      	ldr	r0, [sp, #52]	; 0x34
  4044d0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4044d2:	aa2b      	add	r2, sp, #172	; 0xac
  4044d4:	f005 fbd8 	bl	409c88 <__ssprint_r>
  4044d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4044da:	980e      	ldr	r0, [sp, #56]	; 0x38
  4044dc:	89a3      	ldrh	r3, [r4, #12]
  4044de:	f013 0f40 	tst.w	r3, #64	; 0x40
  4044e2:	bf18      	it	ne
  4044e4:	f04f 30ff 	movne.w	r0, #4294967295
  4044e8:	b049      	add	sp, #292	; 0x124
  4044ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044ee:	464c      	mov	r4, r9
  4044f0:	e725      	b.n	40433e <_svfprintf_r+0x96>
  4044f2:	f899 8000 	ldrb.w	r8, [r9]
  4044f6:	f109 0001 	add.w	r0, r9, #1
  4044fa:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  4044fe:	f001 810c 	beq.w	40571a <_svfprintf_r+0x1472>
  404502:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404506:	2b09      	cmp	r3, #9
  404508:	bf98      	it	ls
  40450a:	2100      	movls	r1, #0
  40450c:	f201 806b 	bhi.w	4055e6 <_svfprintf_r+0x133e>
  404510:	f810 8b01 	ldrb.w	r8, [r0], #1
  404514:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404518:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40451c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404520:	2b09      	cmp	r3, #9
  404522:	d9f5      	bls.n	404510 <_svfprintf_r+0x268>
  404524:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  404528:	910a      	str	r1, [sp, #40]	; 0x28
  40452a:	4681      	mov	r9, r0
  40452c:	e71a      	b.n	404364 <_svfprintf_r+0xbc>
  40452e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404530:	4ca1      	ldr	r4, [pc, #644]	; (4047b8 <_svfprintf_r+0x510>)
  404532:	06af      	lsls	r7, r5, #26
  404534:	941a      	str	r4, [sp, #104]	; 0x68
  404536:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40453a:	f140 81d1 	bpl.w	4048e0 <_svfprintf_r+0x638>
  40453e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404542:	f10c 0307 	add.w	r3, ip, #7
  404546:	f023 0307 	bic.w	r3, r3, #7
  40454a:	f103 0408 	add.w	r4, r3, #8
  40454e:	9410      	str	r4, [sp, #64]	; 0x40
  404550:	e9d3 4500 	ldrd	r4, r5, [r3]
  404554:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404558:	f01c 0f01 	tst.w	ip, #1
  40455c:	f000 8462 	beq.w	404e24 <_svfprintf_r+0xb7c>
  404560:	ea54 0005 	orrs.w	r0, r4, r5
  404564:	f000 845e 	beq.w	404e24 <_svfprintf_r+0xb7c>
  404568:	2330      	movs	r3, #48	; 0x30
  40456a:	f04c 0c02 	orr.w	ip, ip, #2
  40456e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404572:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404576:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40457a:	2302      	movs	r3, #2
  40457c:	f04f 0a00 	mov.w	sl, #0
  404580:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404584:	990a      	ldr	r1, [sp, #40]	; 0x28
  404586:	2900      	cmp	r1, #0
  404588:	db05      	blt.n	404596 <_svfprintf_r+0x2ee>
  40458a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40458e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  404592:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404596:	ea54 0005 	orrs.w	r0, r4, r5
  40459a:	f040 82c5 	bne.w	404b28 <_svfprintf_r+0x880>
  40459e:	990a      	ldr	r1, [sp, #40]	; 0x28
  4045a0:	2900      	cmp	r1, #0
  4045a2:	f040 82c1 	bne.w	404b28 <_svfprintf_r+0x880>
  4045a6:	2b00      	cmp	r3, #0
  4045a8:	f040 8438 	bne.w	404e1c <_svfprintf_r+0xb74>
  4045ac:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4045b0:	f01c 0f01 	tst.w	ip, #1
  4045b4:	f000 8432 	beq.w	404e1c <_svfprintf_r+0xb74>
  4045b8:	af48      	add	r7, sp, #288	; 0x120
  4045ba:	2330      	movs	r3, #48	; 0x30
  4045bc:	9d08      	ldr	r5, [sp, #32]
  4045be:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4045c2:	1bec      	subs	r4, r5, r7
  4045c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  4045c8:	2500      	movs	r5, #0
  4045ca:	4564      	cmp	r4, ip
  4045cc:	bfa8      	it	ge
  4045ce:	46a4      	movge	ip, r4
  4045d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4045d4:	9514      	str	r5, [sp, #80]	; 0x50
  4045d6:	f1ba 0f00 	cmp.w	sl, #0
  4045da:	d002      	beq.n	4045e2 <_svfprintf_r+0x33a>
  4045dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045de:	3501      	adds	r5, #1
  4045e0:	950b      	str	r5, [sp, #44]	; 0x2c
  4045e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045e4:	f013 0302 	ands.w	r3, r3, #2
  4045e8:	9312      	str	r3, [sp, #72]	; 0x48
  4045ea:	d002      	beq.n	4045f2 <_svfprintf_r+0x34a>
  4045ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045ee:	3502      	adds	r5, #2
  4045f0:	950b      	str	r5, [sp, #44]	; 0x2c
  4045f2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4045f6:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  4045fa:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  4045fe:	f040 8290 	bne.w	404b22 <_svfprintf_r+0x87a>
  404602:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404604:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  404608:	ebcc 0b05 	rsb	fp, ip, r5
  40460c:	f1bb 0f00 	cmp.w	fp, #0
  404610:	f340 8287 	ble.w	404b22 <_svfprintf_r+0x87a>
  404614:	f1bb 0f10 	cmp.w	fp, #16
  404618:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40461a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40461c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 4047c0 <_svfprintf_r+0x518>
  404620:	dd2c      	ble.n	40467c <_svfprintf_r+0x3d4>
  404622:	971b      	str	r7, [sp, #108]	; 0x6c
  404624:	4630      	mov	r0, r6
  404626:	4657      	mov	r7, sl
  404628:	2510      	movs	r5, #16
  40462a:	46ca      	mov	sl, r9
  40462c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40462e:	46a1      	mov	r9, r4
  404630:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404632:	e006      	b.n	404642 <_svfprintf_r+0x39a>
  404634:	f1ab 0b10 	sub.w	fp, fp, #16
  404638:	f1bb 0f10 	cmp.w	fp, #16
  40463c:	f100 0008 	add.w	r0, r0, #8
  404640:	dd17      	ble.n	404672 <_svfprintf_r+0x3ca>
  404642:	3201      	adds	r2, #1
  404644:	3110      	adds	r1, #16
  404646:	2a07      	cmp	r2, #7
  404648:	912d      	str	r1, [sp, #180]	; 0xb4
  40464a:	922c      	str	r2, [sp, #176]	; 0xb0
  40464c:	6007      	str	r7, [r0, #0]
  40464e:	6045      	str	r5, [r0, #4]
  404650:	ddf0      	ble.n	404634 <_svfprintf_r+0x38c>
  404652:	4620      	mov	r0, r4
  404654:	4631      	mov	r1, r6
  404656:	aa2b      	add	r2, sp, #172	; 0xac
  404658:	f005 fb16 	bl	409c88 <__ssprint_r>
  40465c:	2800      	cmp	r0, #0
  40465e:	f47f af3b 	bne.w	4044d8 <_svfprintf_r+0x230>
  404662:	f1ab 0b10 	sub.w	fp, fp, #16
  404666:	f1bb 0f10 	cmp.w	fp, #16
  40466a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40466c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40466e:	a838      	add	r0, sp, #224	; 0xe0
  404670:	dce7      	bgt.n	404642 <_svfprintf_r+0x39a>
  404672:	464c      	mov	r4, r9
  404674:	46d1      	mov	r9, sl
  404676:	46ba      	mov	sl, r7
  404678:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40467a:	4606      	mov	r6, r0
  40467c:	3201      	adds	r2, #1
  40467e:	eb0b 0c01 	add.w	ip, fp, r1
  404682:	2a07      	cmp	r2, #7
  404684:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404688:	922c      	str	r2, [sp, #176]	; 0xb0
  40468a:	e886 0c00 	stmia.w	r6, {sl, fp}
  40468e:	f300 841a 	bgt.w	404ec6 <_svfprintf_r+0xc1e>
  404692:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404696:	3608      	adds	r6, #8
  404698:	f1ba 0f00 	cmp.w	sl, #0
  40469c:	d00f      	beq.n	4046be <_svfprintf_r+0x416>
  40469e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4046a0:	f10c 0c01 	add.w	ip, ip, #1
  4046a4:	3301      	adds	r3, #1
  4046a6:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  4046aa:	2201      	movs	r2, #1
  4046ac:	2b07      	cmp	r3, #7
  4046ae:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4046b2:	932c      	str	r3, [sp, #176]	; 0xb0
  4046b4:	e886 0006 	stmia.w	r6, {r1, r2}
  4046b8:	f300 83a4 	bgt.w	404e04 <_svfprintf_r+0xb5c>
  4046bc:	3608      	adds	r6, #8
  4046be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4046c0:	b173      	cbz	r3, 4046e0 <_svfprintf_r+0x438>
  4046c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4046c4:	f10c 0c02 	add.w	ip, ip, #2
  4046c8:	3301      	adds	r3, #1
  4046ca:	a924      	add	r1, sp, #144	; 0x90
  4046cc:	2202      	movs	r2, #2
  4046ce:	2b07      	cmp	r3, #7
  4046d0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4046d4:	932c      	str	r3, [sp, #176]	; 0xb0
  4046d6:	e886 0006 	stmia.w	r6, {r1, r2}
  4046da:	f300 8387 	bgt.w	404dec <_svfprintf_r+0xb44>
  4046de:	3608      	adds	r6, #8
  4046e0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  4046e2:	2d80      	cmp	r5, #128	; 0x80
  4046e4:	f000 82ca 	beq.w	404c7c <_svfprintf_r+0x9d4>
  4046e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4046ea:	ebc4 0a05 	rsb	sl, r4, r5
  4046ee:	f1ba 0f00 	cmp.w	sl, #0
  4046f2:	dd3b      	ble.n	40476c <_svfprintf_r+0x4c4>
  4046f4:	f1ba 0f10 	cmp.w	sl, #16
  4046f8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4046fa:	4d30      	ldr	r5, [pc, #192]	; (4047bc <_svfprintf_r+0x514>)
  4046fc:	dd2b      	ble.n	404756 <_svfprintf_r+0x4ae>
  4046fe:	940a      	str	r4, [sp, #40]	; 0x28
  404700:	4632      	mov	r2, r6
  404702:	f04f 0b10 	mov.w	fp, #16
  404706:	462e      	mov	r6, r5
  404708:	4661      	mov	r1, ip
  40470a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40470c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40470e:	e006      	b.n	40471e <_svfprintf_r+0x476>
  404710:	f1aa 0a10 	sub.w	sl, sl, #16
  404714:	f1ba 0f10 	cmp.w	sl, #16
  404718:	f102 0208 	add.w	r2, r2, #8
  40471c:	dd17      	ble.n	40474e <_svfprintf_r+0x4a6>
  40471e:	3301      	adds	r3, #1
  404720:	3110      	adds	r1, #16
  404722:	2b07      	cmp	r3, #7
  404724:	912d      	str	r1, [sp, #180]	; 0xb4
  404726:	932c      	str	r3, [sp, #176]	; 0xb0
  404728:	e882 0840 	stmia.w	r2, {r6, fp}
  40472c:	ddf0      	ble.n	404710 <_svfprintf_r+0x468>
  40472e:	4620      	mov	r0, r4
  404730:	4629      	mov	r1, r5
  404732:	aa2b      	add	r2, sp, #172	; 0xac
  404734:	f005 faa8 	bl	409c88 <__ssprint_r>
  404738:	2800      	cmp	r0, #0
  40473a:	f47f aecd 	bne.w	4044d8 <_svfprintf_r+0x230>
  40473e:	f1aa 0a10 	sub.w	sl, sl, #16
  404742:	f1ba 0f10 	cmp.w	sl, #16
  404746:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404748:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40474a:	aa38      	add	r2, sp, #224	; 0xe0
  40474c:	dce7      	bgt.n	40471e <_svfprintf_r+0x476>
  40474e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404750:	4635      	mov	r5, r6
  404752:	468c      	mov	ip, r1
  404754:	4616      	mov	r6, r2
  404756:	3301      	adds	r3, #1
  404758:	44d4      	add	ip, sl
  40475a:	2b07      	cmp	r3, #7
  40475c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404760:	932c      	str	r3, [sp, #176]	; 0xb0
  404762:	e886 0420 	stmia.w	r6, {r5, sl}
  404766:	f300 8335 	bgt.w	404dd4 <_svfprintf_r+0xb2c>
  40476a:	3608      	adds	r6, #8
  40476c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40476e:	05ed      	lsls	r5, r5, #23
  404770:	f100 8224 	bmi.w	404bbc <_svfprintf_r+0x914>
  404774:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404776:	44a4      	add	ip, r4
  404778:	3301      	adds	r3, #1
  40477a:	2b07      	cmp	r3, #7
  40477c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404780:	6037      	str	r7, [r6, #0]
  404782:	6074      	str	r4, [r6, #4]
  404784:	932c      	str	r3, [sp, #176]	; 0xb0
  404786:	f300 830f 	bgt.w	404da8 <_svfprintf_r+0xb00>
  40478a:	3608      	adds	r6, #8
  40478c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40478e:	0763      	lsls	r3, r4, #29
  404790:	d549      	bpl.n	404826 <_svfprintf_r+0x57e>
  404792:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404794:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404796:	1a2c      	subs	r4, r5, r0
  404798:	2c00      	cmp	r4, #0
  40479a:	dd44      	ble.n	404826 <_svfprintf_r+0x57e>
  40479c:	2c10      	cmp	r4, #16
  40479e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4047a0:	f8df a01c 	ldr.w	sl, [pc, #28]	; 4047c0 <_svfprintf_r+0x518>
  4047a4:	dd2b      	ble.n	4047fe <_svfprintf_r+0x556>
  4047a6:	4657      	mov	r7, sl
  4047a8:	2510      	movs	r5, #16
  4047aa:	4662      	mov	r2, ip
  4047ac:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4047b0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4047b4:	e00b      	b.n	4047ce <_svfprintf_r+0x526>
  4047b6:	bf00      	nop
  4047b8:	0040a9a4 	.word	0x0040a9a4
  4047bc:	0040a970 	.word	0x0040a970
  4047c0:	0040a9c4 	.word	0x0040a9c4
  4047c4:	3c10      	subs	r4, #16
  4047c6:	2c10      	cmp	r4, #16
  4047c8:	f106 0608 	add.w	r6, r6, #8
  4047cc:	dd15      	ble.n	4047fa <_svfprintf_r+0x552>
  4047ce:	3301      	adds	r3, #1
  4047d0:	3210      	adds	r2, #16
  4047d2:	2b07      	cmp	r3, #7
  4047d4:	922d      	str	r2, [sp, #180]	; 0xb4
  4047d6:	932c      	str	r3, [sp, #176]	; 0xb0
  4047d8:	6037      	str	r7, [r6, #0]
  4047da:	6075      	str	r5, [r6, #4]
  4047dc:	ddf2      	ble.n	4047c4 <_svfprintf_r+0x51c>
  4047de:	4650      	mov	r0, sl
  4047e0:	4641      	mov	r1, r8
  4047e2:	aa2b      	add	r2, sp, #172	; 0xac
  4047e4:	f005 fa50 	bl	409c88 <__ssprint_r>
  4047e8:	2800      	cmp	r0, #0
  4047ea:	f47f ae75 	bne.w	4044d8 <_svfprintf_r+0x230>
  4047ee:	3c10      	subs	r4, #16
  4047f0:	2c10      	cmp	r4, #16
  4047f2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4047f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4047f6:	ae38      	add	r6, sp, #224	; 0xe0
  4047f8:	dce9      	bgt.n	4047ce <_svfprintf_r+0x526>
  4047fa:	4694      	mov	ip, r2
  4047fc:	46ba      	mov	sl, r7
  4047fe:	3301      	adds	r3, #1
  404800:	44a4      	add	ip, r4
  404802:	2b07      	cmp	r3, #7
  404804:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404808:	932c      	str	r3, [sp, #176]	; 0xb0
  40480a:	f8c6 a000 	str.w	sl, [r6]
  40480e:	6074      	str	r4, [r6, #4]
  404810:	dd09      	ble.n	404826 <_svfprintf_r+0x57e>
  404812:	980d      	ldr	r0, [sp, #52]	; 0x34
  404814:	990c      	ldr	r1, [sp, #48]	; 0x30
  404816:	aa2b      	add	r2, sp, #172	; 0xac
  404818:	f005 fa36 	bl	409c88 <__ssprint_r>
  40481c:	2800      	cmp	r0, #0
  40481e:	f47f ae5b 	bne.w	4044d8 <_svfprintf_r+0x230>
  404822:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404826:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404828:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40482a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40482c:	42a8      	cmp	r0, r5
  40482e:	bfac      	ite	ge
  404830:	1824      	addge	r4, r4, r0
  404832:	1964      	addlt	r4, r4, r5
  404834:	940e      	str	r4, [sp, #56]	; 0x38
  404836:	f1bc 0f00 	cmp.w	ip, #0
  40483a:	f040 82c1 	bne.w	404dc0 <_svfprintf_r+0xb18>
  40483e:	2300      	movs	r3, #0
  404840:	932c      	str	r3, [sp, #176]	; 0xb0
  404842:	ae38      	add	r6, sp, #224	; 0xe0
  404844:	e556      	b.n	4042f4 <_svfprintf_r+0x4c>
  404846:	f899 8000 	ldrb.w	r8, [r9]
  40484a:	2a00      	cmp	r2, #0
  40484c:	f47f ad88 	bne.w	404360 <_svfprintf_r+0xb8>
  404850:	2220      	movs	r2, #32
  404852:	e585      	b.n	404360 <_svfprintf_r+0xb8>
  404854:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404856:	f045 0501 	orr.w	r5, r5, #1
  40485a:	9509      	str	r5, [sp, #36]	; 0x24
  40485c:	f899 8000 	ldrb.w	r8, [r9]
  404860:	e57e      	b.n	404360 <_svfprintf_r+0xb8>
  404862:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404864:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  404868:	9509      	str	r5, [sp, #36]	; 0x24
  40486a:	f899 8000 	ldrb.w	r8, [r9]
  40486e:	e577      	b.n	404360 <_svfprintf_r+0xb8>
  404870:	2400      	movs	r4, #0
  404872:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404876:	940f      	str	r4, [sp, #60]	; 0x3c
  404878:	4621      	mov	r1, r4
  40487a:	f819 8b01 	ldrb.w	r8, [r9], #1
  40487e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404882:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404886:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40488a:	2b09      	cmp	r3, #9
  40488c:	d9f5      	bls.n	40487a <_svfprintf_r+0x5d2>
  40488e:	910f      	str	r1, [sp, #60]	; 0x3c
  404890:	e568      	b.n	404364 <_svfprintf_r+0xbc>
  404892:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404896:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40489a:	f04c 0c10 	orr.w	ip, ip, #16
  40489e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4048a2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4048a4:	06a5      	lsls	r5, r4, #26
  4048a6:	f140 80b2 	bpl.w	404a0e <_svfprintf_r+0x766>
  4048aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4048ac:	1de9      	adds	r1, r5, #7
  4048ae:	f021 0107 	bic.w	r1, r1, #7
  4048b2:	e9d1 2300 	ldrd	r2, r3, [r1]
  4048b6:	3108      	adds	r1, #8
  4048b8:	9110      	str	r1, [sp, #64]	; 0x40
  4048ba:	4614      	mov	r4, r2
  4048bc:	461d      	mov	r5, r3
  4048be:	2a00      	cmp	r2, #0
  4048c0:	f173 0c00 	sbcs.w	ip, r3, #0
  4048c4:	f2c0 8394 	blt.w	404ff0 <_svfprintf_r+0xd48>
  4048c8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4048cc:	2301      	movs	r3, #1
  4048ce:	e659      	b.n	404584 <_svfprintf_r+0x2dc>
  4048d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4048d2:	4cb6      	ldr	r4, [pc, #728]	; (404bac <_svfprintf_r+0x904>)
  4048d4:	06af      	lsls	r7, r5, #26
  4048d6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4048da:	941a      	str	r4, [sp, #104]	; 0x68
  4048dc:	f53f ae2f 	bmi.w	40453e <_svfprintf_r+0x296>
  4048e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4048e2:	06ed      	lsls	r5, r5, #27
  4048e4:	f140 8443 	bpl.w	40516e <_svfprintf_r+0xec6>
  4048e8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4048ec:	2500      	movs	r5, #0
  4048ee:	f8dc 4000 	ldr.w	r4, [ip]
  4048f2:	f10c 0c04 	add.w	ip, ip, #4
  4048f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4048fa:	e62b      	b.n	404554 <_svfprintf_r+0x2ac>
  4048fc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404900:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404904:	f01c 0f20 	tst.w	ip, #32
  404908:	f000 8440 	beq.w	40518c <_svfprintf_r+0xee4>
  40490c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40490e:	6821      	ldr	r1, [r4, #0]
  404910:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404912:	17e5      	asrs	r5, r4, #31
  404914:	462b      	mov	r3, r5
  404916:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404918:	4622      	mov	r2, r4
  40491a:	3504      	adds	r5, #4
  40491c:	9510      	str	r5, [sp, #64]	; 0x40
  40491e:	e9c1 2300 	strd	r2, r3, [r1]
  404922:	e4e7      	b.n	4042f4 <_svfprintf_r+0x4c>
  404924:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404926:	f04f 0a00 	mov.w	sl, #0
  40492a:	6827      	ldr	r7, [r4, #0]
  40492c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404930:	1d25      	adds	r5, r4, #4
  404932:	2f00      	cmp	r7, #0
  404934:	f000 85e9 	beq.w	40550a <_svfprintf_r+0x1262>
  404938:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40493a:	4638      	mov	r0, r7
  40493c:	2c00      	cmp	r4, #0
  40493e:	f2c0 859b 	blt.w	405478 <_svfprintf_r+0x11d0>
  404942:	4651      	mov	r1, sl
  404944:	4622      	mov	r2, r4
  404946:	f004 f93d 	bl	408bc4 <memchr>
  40494a:	2800      	cmp	r0, #0
  40494c:	f000 8613 	beq.w	405576 <_svfprintf_r+0x12ce>
  404950:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404952:	1bc0      	subs	r0, r0, r7
  404954:	42a0      	cmp	r0, r4
  404956:	bfb8      	it	lt
  404958:	4604      	movlt	r4, r0
  40495a:	9510      	str	r5, [sp, #64]	; 0x40
  40495c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  404960:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  404964:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  404968:	950b      	str	r5, [sp, #44]	; 0x2c
  40496a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40496e:	e632      	b.n	4045d6 <_svfprintf_r+0x32e>
  404970:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404974:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  404978:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40497c:	f899 8000 	ldrb.w	r8, [r9]
  404980:	e4ee      	b.n	404360 <_svfprintf_r+0xb8>
  404982:	f899 8000 	ldrb.w	r8, [r9]
  404986:	464b      	mov	r3, r9
  404988:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40498c:	f000 847f 	beq.w	40528e <_svfprintf_r+0xfe6>
  404990:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404992:	f045 0510 	orr.w	r5, r5, #16
  404996:	9509      	str	r5, [sp, #36]	; 0x24
  404998:	e4e2      	b.n	404360 <_svfprintf_r+0xb8>
  40499a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40499c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40499e:	6824      	ldr	r4, [r4, #0]
  4049a0:	1d2b      	adds	r3, r5, #4
  4049a2:	2c00      	cmp	r4, #0
  4049a4:	940f      	str	r4, [sp, #60]	; 0x3c
  4049a6:	f6ff ad7d 	blt.w	4044a4 <_svfprintf_r+0x1fc>
  4049aa:	9310      	str	r3, [sp, #64]	; 0x40
  4049ac:	f899 8000 	ldrb.w	r8, [r9]
  4049b0:	e4d6      	b.n	404360 <_svfprintf_r+0xb8>
  4049b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4049b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4049ba:	487d      	ldr	r0, [pc, #500]	; (404bb0 <_svfprintf_r+0x908>)
  4049bc:	3504      	adds	r5, #4
  4049be:	681c      	ldr	r4, [r3, #0]
  4049c0:	f04f 0878 	mov.w	r8, #120	; 0x78
  4049c4:	2330      	movs	r3, #48	; 0x30
  4049c6:	f04c 0c02 	orr.w	ip, ip, #2
  4049ca:	9510      	str	r5, [sp, #64]	; 0x40
  4049cc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  4049d0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4049d4:	2500      	movs	r5, #0
  4049d6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  4049da:	901a      	str	r0, [sp, #104]	; 0x68
  4049dc:	2302      	movs	r3, #2
  4049de:	e5cd      	b.n	40457c <_svfprintf_r+0x2d4>
  4049e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4049e4:	681a      	ldr	r2, [r3, #0]
  4049e6:	2401      	movs	r4, #1
  4049e8:	2300      	movs	r3, #0
  4049ea:	3504      	adds	r5, #4
  4049ec:	469a      	mov	sl, r3
  4049ee:	940b      	str	r4, [sp, #44]	; 0x2c
  4049f0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  4049f4:	9510      	str	r5, [sp, #64]	; 0x40
  4049f6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4049fa:	930a      	str	r3, [sp, #40]	; 0x28
  4049fc:	9314      	str	r3, [sp, #80]	; 0x50
  4049fe:	af2e      	add	r7, sp, #184	; 0xb8
  404a00:	e5ef      	b.n	4045e2 <_svfprintf_r+0x33a>
  404a02:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404a04:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404a08:	06a5      	lsls	r5, r4, #26
  404a0a:	f53f af4e 	bmi.w	4048aa <_svfprintf_r+0x602>
  404a0e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a12:	f01c 0f10 	tst.w	ip, #16
  404a16:	f040 82df 	bne.w	404fd8 <_svfprintf_r+0xd30>
  404a1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a1e:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404a22:	f000 82d9 	beq.w	404fd8 <_svfprintf_r+0xd30>
  404a26:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404a2a:	f9bc 4000 	ldrsh.w	r4, [ip]
  404a2e:	f10c 0c04 	add.w	ip, ip, #4
  404a32:	17e5      	asrs	r5, r4, #31
  404a34:	4622      	mov	r2, r4
  404a36:	462b      	mov	r3, r5
  404a38:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404a3c:	e73f      	b.n	4048be <_svfprintf_r+0x616>
  404a3e:	f899 8000 	ldrb.w	r8, [r9]
  404a42:	222b      	movs	r2, #43	; 0x2b
  404a44:	e48c      	b.n	404360 <_svfprintf_r+0xb8>
  404a46:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a48:	f045 0508 	orr.w	r5, r5, #8
  404a4c:	9509      	str	r5, [sp, #36]	; 0x24
  404a4e:	f899 8000 	ldrb.w	r8, [r9]
  404a52:	e485      	b.n	404360 <_svfprintf_r+0xb8>
  404a54:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404a56:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404a5a:	1deb      	adds	r3, r5, #7
  404a5c:	f023 0307 	bic.w	r3, r3, #7
  404a60:	f103 0c08 	add.w	ip, r3, #8
  404a64:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404a68:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a6c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  404a70:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404a74:	f004 fffe 	bl	409a74 <__fpclassifyd>
  404a78:	2801      	cmp	r0, #1
  404a7a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404a7e:	f040 835c 	bne.w	40513a <_svfprintf_r+0xe92>
  404a82:	2200      	movs	r2, #0
  404a84:	2300      	movs	r3, #0
  404a86:	f005 fba9 	bl	40a1dc <__aeabi_dcmplt>
  404a8a:	2800      	cmp	r0, #0
  404a8c:	f040 8563 	bne.w	405556 <_svfprintf_r+0x12ae>
  404a90:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404a94:	2503      	movs	r5, #3
  404a96:	950b      	str	r5, [sp, #44]	; 0x2c
  404a98:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a9a:	4f46      	ldr	r7, [pc, #280]	; (404bb4 <_svfprintf_r+0x90c>)
  404a9c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404aa0:	4b45      	ldr	r3, [pc, #276]	; (404bb8 <_svfprintf_r+0x910>)
  404aa2:	2400      	movs	r4, #0
  404aa4:	9509      	str	r5, [sp, #36]	; 0x24
  404aa6:	2500      	movs	r5, #0
  404aa8:	940a      	str	r4, [sp, #40]	; 0x28
  404aaa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  404aae:	bfd8      	it	le
  404ab0:	461f      	movle	r7, r3
  404ab2:	2403      	movs	r4, #3
  404ab4:	9514      	str	r5, [sp, #80]	; 0x50
  404ab6:	e58e      	b.n	4045d6 <_svfprintf_r+0x32e>
  404ab8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404abc:	f04c 0c20 	orr.w	ip, ip, #32
  404ac0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404ac4:	f899 8000 	ldrb.w	r8, [r9]
  404ac8:	e44a      	b.n	404360 <_svfprintf_r+0xb8>
  404aca:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404acc:	1de3      	adds	r3, r4, #7
  404ace:	f023 0307 	bic.w	r3, r3, #7
  404ad2:	f103 0508 	add.w	r5, r3, #8
  404ad6:	9510      	str	r5, [sp, #64]	; 0x40
  404ad8:	e9d3 4500 	ldrd	r4, r5, [r3]
  404adc:	2300      	movs	r3, #0
  404ade:	e54d      	b.n	40457c <_svfprintf_r+0x2d4>
  404ae0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404ae2:	1deb      	adds	r3, r5, #7
  404ae4:	f023 0307 	bic.w	r3, r3, #7
  404ae8:	f103 0c08 	add.w	ip, r3, #8
  404aec:	e9d3 4500 	ldrd	r4, r5, [r3]
  404af0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404af4:	2301      	movs	r3, #1
  404af6:	e541      	b.n	40457c <_svfprintf_r+0x2d4>
  404af8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404afc:	f1b8 0f00 	cmp.w	r8, #0
  404b00:	f43f ace3 	beq.w	4044ca <_svfprintf_r+0x222>
  404b04:	2300      	movs	r3, #0
  404b06:	f04f 0c01 	mov.w	ip, #1
  404b0a:	469a      	mov	sl, r3
  404b0c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404b10:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  404b14:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404b18:	930a      	str	r3, [sp, #40]	; 0x28
  404b1a:	9314      	str	r3, [sp, #80]	; 0x50
  404b1c:	4664      	mov	r4, ip
  404b1e:	af2e      	add	r7, sp, #184	; 0xb8
  404b20:	e55f      	b.n	4045e2 <_svfprintf_r+0x33a>
  404b22:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404b26:	e5b7      	b.n	404698 <_svfprintf_r+0x3f0>
  404b28:	2b01      	cmp	r3, #1
  404b2a:	f000 80ec 	beq.w	404d06 <_svfprintf_r+0xa5e>
  404b2e:	2b02      	cmp	r3, #2
  404b30:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  404b34:	d118      	bne.n	404b68 <_svfprintf_r+0x8c0>
  404b36:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  404b3a:	4619      	mov	r1, r3
  404b3c:	f004 000f 	and.w	r0, r4, #15
  404b40:	0922      	lsrs	r2, r4, #4
  404b42:	f81c 0000 	ldrb.w	r0, [ip, r0]
  404b46:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  404b4a:	092b      	lsrs	r3, r5, #4
  404b4c:	7008      	strb	r0, [r1, #0]
  404b4e:	ea52 0003 	orrs.w	r0, r2, r3
  404b52:	460f      	mov	r7, r1
  404b54:	4614      	mov	r4, r2
  404b56:	461d      	mov	r5, r3
  404b58:	f101 31ff 	add.w	r1, r1, #4294967295
  404b5c:	d1ee      	bne.n	404b3c <_svfprintf_r+0x894>
  404b5e:	9d08      	ldr	r5, [sp, #32]
  404b60:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  404b64:	1bec      	subs	r4, r5, r7
  404b66:	e52d      	b.n	4045c4 <_svfprintf_r+0x31c>
  404b68:	08e0      	lsrs	r0, r4, #3
  404b6a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  404b6e:	f004 0207 	and.w	r2, r4, #7
  404b72:	08e9      	lsrs	r1, r5, #3
  404b74:	3230      	adds	r2, #48	; 0x30
  404b76:	ea50 0c01 	orrs.w	ip, r0, r1
  404b7a:	461f      	mov	r7, r3
  404b7c:	701a      	strb	r2, [r3, #0]
  404b7e:	4604      	mov	r4, r0
  404b80:	460d      	mov	r5, r1
  404b82:	f103 33ff 	add.w	r3, r3, #4294967295
  404b86:	d1ef      	bne.n	404b68 <_svfprintf_r+0x8c0>
  404b88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404b8a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  404b8e:	07e0      	lsls	r0, r4, #31
  404b90:	4639      	mov	r1, r7
  404b92:	f140 80c1 	bpl.w	404d18 <_svfprintf_r+0xa70>
  404b96:	2a30      	cmp	r2, #48	; 0x30
  404b98:	f000 80be 	beq.w	404d18 <_svfprintf_r+0xa70>
  404b9c:	9d08      	ldr	r5, [sp, #32]
  404b9e:	461f      	mov	r7, r3
  404ba0:	2330      	movs	r3, #48	; 0x30
  404ba2:	1bec      	subs	r4, r5, r7
  404ba4:	f801 3c01 	strb.w	r3, [r1, #-1]
  404ba8:	e50c      	b.n	4045c4 <_svfprintf_r+0x31c>
  404baa:	bf00      	nop
  404bac:	0040a990 	.word	0x0040a990
  404bb0:	0040a9a4 	.word	0x0040a9a4
  404bb4:	0040a984 	.word	0x0040a984
  404bb8:	0040a980 	.word	0x0040a980
  404bbc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  404bc0:	f340 80ad 	ble.w	404d1e <_svfprintf_r+0xa76>
  404bc4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404bc8:	2200      	movs	r2, #0
  404bca:	2300      	movs	r3, #0
  404bcc:	f8cd c01c 	str.w	ip, [sp, #28]
  404bd0:	f005 fafa 	bl	40a1c8 <__aeabi_dcmpeq>
  404bd4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  404bd8:	2800      	cmp	r0, #0
  404bda:	f000 8126 	beq.w	404e2a <_svfprintf_r+0xb82>
  404bde:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404be0:	49aa      	ldr	r1, [pc, #680]	; (404e8c <_svfprintf_r+0xbe4>)
  404be2:	3301      	adds	r3, #1
  404be4:	f10c 0c01 	add.w	ip, ip, #1
  404be8:	2201      	movs	r2, #1
  404bea:	2b07      	cmp	r3, #7
  404bec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404bf0:	932c      	str	r3, [sp, #176]	; 0xb0
  404bf2:	e886 0006 	stmia.w	r6, {r1, r2}
  404bf6:	f300 82ed 	bgt.w	4051d4 <_svfprintf_r+0xf2c>
  404bfa:	3608      	adds	r6, #8
  404bfc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404bfe:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404c00:	42a3      	cmp	r3, r4
  404c02:	db03      	blt.n	404c0c <_svfprintf_r+0x964>
  404c04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404c06:	07ec      	lsls	r4, r5, #31
  404c08:	f57f adc0 	bpl.w	40478c <_svfprintf_r+0x4e4>
  404c0c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c0e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  404c10:	3301      	adds	r3, #1
  404c12:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404c14:	44a4      	add	ip, r4
  404c16:	2b07      	cmp	r3, #7
  404c18:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404c1c:	6035      	str	r5, [r6, #0]
  404c1e:	6074      	str	r4, [r6, #4]
  404c20:	932c      	str	r3, [sp, #176]	; 0xb0
  404c22:	f300 833e 	bgt.w	4052a2 <_svfprintf_r+0xffa>
  404c26:	3608      	adds	r6, #8
  404c28:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404c2a:	1e6c      	subs	r4, r5, #1
  404c2c:	2c00      	cmp	r4, #0
  404c2e:	f77f adad 	ble.w	40478c <_svfprintf_r+0x4e4>
  404c32:	2c10      	cmp	r4, #16
  404c34:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c36:	4d96      	ldr	r5, [pc, #600]	; (404e90 <_svfprintf_r+0xbe8>)
  404c38:	f340 8197 	ble.w	404f6a <_svfprintf_r+0xcc2>
  404c3c:	2710      	movs	r7, #16
  404c3e:	4662      	mov	r2, ip
  404c40:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404c44:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  404c48:	e004      	b.n	404c54 <_svfprintf_r+0x9ac>
  404c4a:	3608      	adds	r6, #8
  404c4c:	3c10      	subs	r4, #16
  404c4e:	2c10      	cmp	r4, #16
  404c50:	f340 818a 	ble.w	404f68 <_svfprintf_r+0xcc0>
  404c54:	3301      	adds	r3, #1
  404c56:	3210      	adds	r2, #16
  404c58:	2b07      	cmp	r3, #7
  404c5a:	922d      	str	r2, [sp, #180]	; 0xb4
  404c5c:	932c      	str	r3, [sp, #176]	; 0xb0
  404c5e:	e886 00a0 	stmia.w	r6, {r5, r7}
  404c62:	ddf2      	ble.n	404c4a <_svfprintf_r+0x9a2>
  404c64:	4640      	mov	r0, r8
  404c66:	4651      	mov	r1, sl
  404c68:	aa2b      	add	r2, sp, #172	; 0xac
  404c6a:	f005 f80d 	bl	409c88 <__ssprint_r>
  404c6e:	2800      	cmp	r0, #0
  404c70:	f47f ac32 	bne.w	4044d8 <_svfprintf_r+0x230>
  404c74:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404c76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c78:	ae38      	add	r6, sp, #224	; 0xe0
  404c7a:	e7e7      	b.n	404c4c <_svfprintf_r+0x9a4>
  404c7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404c7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404c80:	ebc0 0a05 	rsb	sl, r0, r5
  404c84:	f1ba 0f00 	cmp.w	sl, #0
  404c88:	f77f ad2e 	ble.w	4046e8 <_svfprintf_r+0x440>
  404c8c:	f1ba 0f10 	cmp.w	sl, #16
  404c90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c92:	4d7f      	ldr	r5, [pc, #508]	; (404e90 <_svfprintf_r+0xbe8>)
  404c94:	dd2b      	ble.n	404cee <_svfprintf_r+0xa46>
  404c96:	9412      	str	r4, [sp, #72]	; 0x48
  404c98:	4632      	mov	r2, r6
  404c9a:	f04f 0b10 	mov.w	fp, #16
  404c9e:	462e      	mov	r6, r5
  404ca0:	4661      	mov	r1, ip
  404ca2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404ca4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404ca6:	e006      	b.n	404cb6 <_svfprintf_r+0xa0e>
  404ca8:	f1aa 0a10 	sub.w	sl, sl, #16
  404cac:	f1ba 0f10 	cmp.w	sl, #16
  404cb0:	f102 0208 	add.w	r2, r2, #8
  404cb4:	dd17      	ble.n	404ce6 <_svfprintf_r+0xa3e>
  404cb6:	3301      	adds	r3, #1
  404cb8:	3110      	adds	r1, #16
  404cba:	2b07      	cmp	r3, #7
  404cbc:	912d      	str	r1, [sp, #180]	; 0xb4
  404cbe:	932c      	str	r3, [sp, #176]	; 0xb0
  404cc0:	e882 0840 	stmia.w	r2, {r6, fp}
  404cc4:	ddf0      	ble.n	404ca8 <_svfprintf_r+0xa00>
  404cc6:	4620      	mov	r0, r4
  404cc8:	4629      	mov	r1, r5
  404cca:	aa2b      	add	r2, sp, #172	; 0xac
  404ccc:	f004 ffdc 	bl	409c88 <__ssprint_r>
  404cd0:	2800      	cmp	r0, #0
  404cd2:	f47f ac01 	bne.w	4044d8 <_svfprintf_r+0x230>
  404cd6:	f1aa 0a10 	sub.w	sl, sl, #16
  404cda:	f1ba 0f10 	cmp.w	sl, #16
  404cde:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404ce0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404ce2:	aa38      	add	r2, sp, #224	; 0xe0
  404ce4:	dce7      	bgt.n	404cb6 <_svfprintf_r+0xa0e>
  404ce6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  404ce8:	4635      	mov	r5, r6
  404cea:	468c      	mov	ip, r1
  404cec:	4616      	mov	r6, r2
  404cee:	3301      	adds	r3, #1
  404cf0:	44d4      	add	ip, sl
  404cf2:	2b07      	cmp	r3, #7
  404cf4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404cf8:	932c      	str	r3, [sp, #176]	; 0xb0
  404cfa:	e886 0420 	stmia.w	r6, {r5, sl}
  404cfe:	f300 820f 	bgt.w	405120 <_svfprintf_r+0xe78>
  404d02:	3608      	adds	r6, #8
  404d04:	e4f0      	b.n	4046e8 <_svfprintf_r+0x440>
  404d06:	2d00      	cmp	r5, #0
  404d08:	bf08      	it	eq
  404d0a:	2c0a      	cmpeq	r4, #10
  404d0c:	f080 8138 	bcs.w	404f80 <_svfprintf_r+0xcd8>
  404d10:	3430      	adds	r4, #48	; 0x30
  404d12:	af48      	add	r7, sp, #288	; 0x120
  404d14:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404d18:	9d08      	ldr	r5, [sp, #32]
  404d1a:	1bec      	subs	r4, r5, r7
  404d1c:	e452      	b.n	4045c4 <_svfprintf_r+0x31c>
  404d1e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404d20:	2c01      	cmp	r4, #1
  404d22:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404d24:	f340 81d2 	ble.w	4050cc <_svfprintf_r+0xe24>
  404d28:	3401      	adds	r4, #1
  404d2a:	f10c 0301 	add.w	r3, ip, #1
  404d2e:	2201      	movs	r2, #1
  404d30:	2c07      	cmp	r4, #7
  404d32:	932d      	str	r3, [sp, #180]	; 0xb4
  404d34:	6037      	str	r7, [r6, #0]
  404d36:	942c      	str	r4, [sp, #176]	; 0xb0
  404d38:	6072      	str	r2, [r6, #4]
  404d3a:	f300 81d8 	bgt.w	4050ee <_svfprintf_r+0xe46>
  404d3e:	3608      	adds	r6, #8
  404d40:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404d42:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  404d46:	3401      	adds	r4, #1
  404d48:	6035      	str	r5, [r6, #0]
  404d4a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  404d4c:	4498      	add	r8, r3
  404d4e:	2c07      	cmp	r4, #7
  404d50:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404d54:	942c      	str	r4, [sp, #176]	; 0xb0
  404d56:	6075      	str	r5, [r6, #4]
  404d58:	f300 81d5 	bgt.w	405106 <_svfprintf_r+0xe5e>
  404d5c:	3608      	adds	r6, #8
  404d5e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404d62:	2200      	movs	r2, #0
  404d64:	2300      	movs	r3, #0
  404d66:	f005 fa2f 	bl	40a1c8 <__aeabi_dcmpeq>
  404d6a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404d6c:	2800      	cmp	r0, #0
  404d6e:	f040 80b9 	bne.w	404ee4 <_svfprintf_r+0xc3c>
  404d72:	1e6b      	subs	r3, r5, #1
  404d74:	3401      	adds	r4, #1
  404d76:	3701      	adds	r7, #1
  404d78:	4498      	add	r8, r3
  404d7a:	2c07      	cmp	r4, #7
  404d7c:	942c      	str	r4, [sp, #176]	; 0xb0
  404d7e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404d82:	6037      	str	r7, [r6, #0]
  404d84:	6073      	str	r3, [r6, #4]
  404d86:	f300 80e2 	bgt.w	404f4e <_svfprintf_r+0xca6>
  404d8a:	3608      	adds	r6, #8
  404d8c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  404d90:	3401      	adds	r4, #1
  404d92:	9d19      	ldr	r5, [sp, #100]	; 0x64
  404d94:	44c4      	add	ip, r8
  404d96:	ab27      	add	r3, sp, #156	; 0x9c
  404d98:	2c07      	cmp	r4, #7
  404d9a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404d9e:	942c      	str	r4, [sp, #176]	; 0xb0
  404da0:	e886 0028 	stmia.w	r6, {r3, r5}
  404da4:	f77f acf1 	ble.w	40478a <_svfprintf_r+0x4e2>
  404da8:	980d      	ldr	r0, [sp, #52]	; 0x34
  404daa:	990c      	ldr	r1, [sp, #48]	; 0x30
  404dac:	aa2b      	add	r2, sp, #172	; 0xac
  404dae:	f004 ff6b 	bl	409c88 <__ssprint_r>
  404db2:	2800      	cmp	r0, #0
  404db4:	f47f ab90 	bne.w	4044d8 <_svfprintf_r+0x230>
  404db8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404dbc:	ae38      	add	r6, sp, #224	; 0xe0
  404dbe:	e4e5      	b.n	40478c <_svfprintf_r+0x4e4>
  404dc0:	980d      	ldr	r0, [sp, #52]	; 0x34
  404dc2:	990c      	ldr	r1, [sp, #48]	; 0x30
  404dc4:	aa2b      	add	r2, sp, #172	; 0xac
  404dc6:	f004 ff5f 	bl	409c88 <__ssprint_r>
  404dca:	2800      	cmp	r0, #0
  404dcc:	f43f ad37 	beq.w	40483e <_svfprintf_r+0x596>
  404dd0:	f7ff bb82 	b.w	4044d8 <_svfprintf_r+0x230>
  404dd4:	980d      	ldr	r0, [sp, #52]	; 0x34
  404dd6:	990c      	ldr	r1, [sp, #48]	; 0x30
  404dd8:	aa2b      	add	r2, sp, #172	; 0xac
  404dda:	f004 ff55 	bl	409c88 <__ssprint_r>
  404dde:	2800      	cmp	r0, #0
  404de0:	f47f ab7a 	bne.w	4044d8 <_svfprintf_r+0x230>
  404de4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404de8:	ae38      	add	r6, sp, #224	; 0xe0
  404dea:	e4bf      	b.n	40476c <_svfprintf_r+0x4c4>
  404dec:	980d      	ldr	r0, [sp, #52]	; 0x34
  404dee:	990c      	ldr	r1, [sp, #48]	; 0x30
  404df0:	aa2b      	add	r2, sp, #172	; 0xac
  404df2:	f004 ff49 	bl	409c88 <__ssprint_r>
  404df6:	2800      	cmp	r0, #0
  404df8:	f47f ab6e 	bne.w	4044d8 <_svfprintf_r+0x230>
  404dfc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404e00:	ae38      	add	r6, sp, #224	; 0xe0
  404e02:	e46d      	b.n	4046e0 <_svfprintf_r+0x438>
  404e04:	980d      	ldr	r0, [sp, #52]	; 0x34
  404e06:	990c      	ldr	r1, [sp, #48]	; 0x30
  404e08:	aa2b      	add	r2, sp, #172	; 0xac
  404e0a:	f004 ff3d 	bl	409c88 <__ssprint_r>
  404e0e:	2800      	cmp	r0, #0
  404e10:	f47f ab62 	bne.w	4044d8 <_svfprintf_r+0x230>
  404e14:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404e18:	ae38      	add	r6, sp, #224	; 0xe0
  404e1a:	e450      	b.n	4046be <_svfprintf_r+0x416>
  404e1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e1e:	af38      	add	r7, sp, #224	; 0xe0
  404e20:	f7ff bbd0 	b.w	4045c4 <_svfprintf_r+0x31c>
  404e24:	2302      	movs	r3, #2
  404e26:	f7ff bba9 	b.w	40457c <_svfprintf_r+0x2d4>
  404e2a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404e2c:	2b00      	cmp	r3, #0
  404e2e:	f340 81dd 	ble.w	4051ec <_svfprintf_r+0xf44>
  404e32:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404e34:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e36:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  404e3a:	42ac      	cmp	r4, r5
  404e3c:	bfa8      	it	ge
  404e3e:	462c      	movge	r4, r5
  404e40:	2c00      	cmp	r4, #0
  404e42:	44ba      	add	sl, r7
  404e44:	dd0b      	ble.n	404e5e <_svfprintf_r+0xbb6>
  404e46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404e48:	44a4      	add	ip, r4
  404e4a:	3301      	adds	r3, #1
  404e4c:	2b07      	cmp	r3, #7
  404e4e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404e52:	6037      	str	r7, [r6, #0]
  404e54:	6074      	str	r4, [r6, #4]
  404e56:	932c      	str	r3, [sp, #176]	; 0xb0
  404e58:	f300 831e 	bgt.w	405498 <_svfprintf_r+0x11f0>
  404e5c:	3608      	adds	r6, #8
  404e5e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e60:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  404e64:	1b2c      	subs	r4, r5, r4
  404e66:	2c00      	cmp	r4, #0
  404e68:	f340 80d7 	ble.w	40501a <_svfprintf_r+0xd72>
  404e6c:	2c10      	cmp	r4, #16
  404e6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404e70:	4d07      	ldr	r5, [pc, #28]	; (404e90 <_svfprintf_r+0xbe8>)
  404e72:	f340 81a3 	ble.w	4051bc <_svfprintf_r+0xf14>
  404e76:	970a      	str	r7, [sp, #40]	; 0x28
  404e78:	f04f 0810 	mov.w	r8, #16
  404e7c:	462f      	mov	r7, r5
  404e7e:	4662      	mov	r2, ip
  404e80:	4625      	mov	r5, r4
  404e82:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  404e86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404e88:	e009      	b.n	404e9e <_svfprintf_r+0xbf6>
  404e8a:	bf00      	nop
  404e8c:	0040a9c0 	.word	0x0040a9c0
  404e90:	0040a970 	.word	0x0040a970
  404e94:	3608      	adds	r6, #8
  404e96:	3d10      	subs	r5, #16
  404e98:	2d10      	cmp	r5, #16
  404e9a:	f340 818b 	ble.w	4051b4 <_svfprintf_r+0xf0c>
  404e9e:	3301      	adds	r3, #1
  404ea0:	3210      	adds	r2, #16
  404ea2:	2b07      	cmp	r3, #7
  404ea4:	922d      	str	r2, [sp, #180]	; 0xb4
  404ea6:	932c      	str	r3, [sp, #176]	; 0xb0
  404ea8:	e886 0180 	stmia.w	r6, {r7, r8}
  404eac:	ddf2      	ble.n	404e94 <_svfprintf_r+0xbec>
  404eae:	4658      	mov	r0, fp
  404eb0:	4621      	mov	r1, r4
  404eb2:	aa2b      	add	r2, sp, #172	; 0xac
  404eb4:	f004 fee8 	bl	409c88 <__ssprint_r>
  404eb8:	2800      	cmp	r0, #0
  404eba:	f47f ab0d 	bne.w	4044d8 <_svfprintf_r+0x230>
  404ebe:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404ec0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404ec2:	ae38      	add	r6, sp, #224	; 0xe0
  404ec4:	e7e7      	b.n	404e96 <_svfprintf_r+0xbee>
  404ec6:	980d      	ldr	r0, [sp, #52]	; 0x34
  404ec8:	990c      	ldr	r1, [sp, #48]	; 0x30
  404eca:	aa2b      	add	r2, sp, #172	; 0xac
  404ecc:	f004 fedc 	bl	409c88 <__ssprint_r>
  404ed0:	2800      	cmp	r0, #0
  404ed2:	f47f ab01 	bne.w	4044d8 <_svfprintf_r+0x230>
  404ed6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404eda:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404ede:	ae38      	add	r6, sp, #224	; 0xe0
  404ee0:	f7ff bbda 	b.w	404698 <_svfprintf_r+0x3f0>
  404ee4:	1e6f      	subs	r7, r5, #1
  404ee6:	2f00      	cmp	r7, #0
  404ee8:	f77f af50 	ble.w	404d8c <_svfprintf_r+0xae4>
  404eec:	2f10      	cmp	r7, #16
  404eee:	4dae      	ldr	r5, [pc, #696]	; (4051a8 <_svfprintf_r+0xf00>)
  404ef0:	dd23      	ble.n	404f3a <_svfprintf_r+0xc92>
  404ef2:	4643      	mov	r3, r8
  404ef4:	f04f 0a10 	mov.w	sl, #16
  404ef8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404efc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404f00:	e004      	b.n	404f0c <_svfprintf_r+0xc64>
  404f02:	3f10      	subs	r7, #16
  404f04:	2f10      	cmp	r7, #16
  404f06:	f106 0608 	add.w	r6, r6, #8
  404f0a:	dd15      	ble.n	404f38 <_svfprintf_r+0xc90>
  404f0c:	3401      	adds	r4, #1
  404f0e:	3310      	adds	r3, #16
  404f10:	2c07      	cmp	r4, #7
  404f12:	932d      	str	r3, [sp, #180]	; 0xb4
  404f14:	942c      	str	r4, [sp, #176]	; 0xb0
  404f16:	e886 0420 	stmia.w	r6, {r5, sl}
  404f1a:	ddf2      	ble.n	404f02 <_svfprintf_r+0xc5a>
  404f1c:	4640      	mov	r0, r8
  404f1e:	4659      	mov	r1, fp
  404f20:	aa2b      	add	r2, sp, #172	; 0xac
  404f22:	f004 feb1 	bl	409c88 <__ssprint_r>
  404f26:	2800      	cmp	r0, #0
  404f28:	f47f aad6 	bne.w	4044d8 <_svfprintf_r+0x230>
  404f2c:	3f10      	subs	r7, #16
  404f2e:	2f10      	cmp	r7, #16
  404f30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  404f32:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404f34:	ae38      	add	r6, sp, #224	; 0xe0
  404f36:	dce9      	bgt.n	404f0c <_svfprintf_r+0xc64>
  404f38:	4698      	mov	r8, r3
  404f3a:	3401      	adds	r4, #1
  404f3c:	44b8      	add	r8, r7
  404f3e:	2c07      	cmp	r4, #7
  404f40:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404f44:	942c      	str	r4, [sp, #176]	; 0xb0
  404f46:	e886 00a0 	stmia.w	r6, {r5, r7}
  404f4a:	f77f af1e 	ble.w	404d8a <_svfprintf_r+0xae2>
  404f4e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404f50:	990c      	ldr	r1, [sp, #48]	; 0x30
  404f52:	aa2b      	add	r2, sp, #172	; 0xac
  404f54:	f004 fe98 	bl	409c88 <__ssprint_r>
  404f58:	2800      	cmp	r0, #0
  404f5a:	f47f aabd 	bne.w	4044d8 <_svfprintf_r+0x230>
  404f5e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  404f62:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404f64:	ae38      	add	r6, sp, #224	; 0xe0
  404f66:	e711      	b.n	404d8c <_svfprintf_r+0xae4>
  404f68:	4694      	mov	ip, r2
  404f6a:	3301      	adds	r3, #1
  404f6c:	44a4      	add	ip, r4
  404f6e:	2b07      	cmp	r3, #7
  404f70:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404f74:	932c      	str	r3, [sp, #176]	; 0xb0
  404f76:	6035      	str	r5, [r6, #0]
  404f78:	6074      	str	r4, [r6, #4]
  404f7a:	f77f ac06 	ble.w	40478a <_svfprintf_r+0x4e2>
  404f7e:	e713      	b.n	404da8 <_svfprintf_r+0xb00>
  404f80:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  404f84:	4620      	mov	r0, r4
  404f86:	4629      	mov	r1, r5
  404f88:	220a      	movs	r2, #10
  404f8a:	2300      	movs	r3, #0
  404f8c:	f005 f996 	bl	40a2bc <__aeabi_uldivmod>
  404f90:	3230      	adds	r2, #48	; 0x30
  404f92:	f88b 2000 	strb.w	r2, [fp]
  404f96:	4620      	mov	r0, r4
  404f98:	4629      	mov	r1, r5
  404f9a:	220a      	movs	r2, #10
  404f9c:	2300      	movs	r3, #0
  404f9e:	f005 f98d 	bl	40a2bc <__aeabi_uldivmod>
  404fa2:	4604      	mov	r4, r0
  404fa4:	460d      	mov	r5, r1
  404fa6:	ea54 0c05 	orrs.w	ip, r4, r5
  404faa:	465f      	mov	r7, fp
  404fac:	f10b 3bff 	add.w	fp, fp, #4294967295
  404fb0:	d1e8      	bne.n	404f84 <_svfprintf_r+0xcdc>
  404fb2:	9d08      	ldr	r5, [sp, #32]
  404fb4:	1bec      	subs	r4, r5, r7
  404fb6:	f7ff bb05 	b.w	4045c4 <_svfprintf_r+0x31c>
  404fba:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404fbc:	2301      	movs	r3, #1
  404fbe:	682c      	ldr	r4, [r5, #0]
  404fc0:	3504      	adds	r5, #4
  404fc2:	9510      	str	r5, [sp, #64]	; 0x40
  404fc4:	2500      	movs	r5, #0
  404fc6:	f7ff bad9 	b.w	40457c <_svfprintf_r+0x2d4>
  404fca:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404fcc:	682c      	ldr	r4, [r5, #0]
  404fce:	3504      	adds	r5, #4
  404fd0:	9510      	str	r5, [sp, #64]	; 0x40
  404fd2:	2500      	movs	r5, #0
  404fd4:	f7ff bad2 	b.w	40457c <_svfprintf_r+0x2d4>
  404fd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404fda:	682c      	ldr	r4, [r5, #0]
  404fdc:	3504      	adds	r5, #4
  404fde:	9510      	str	r5, [sp, #64]	; 0x40
  404fe0:	17e5      	asrs	r5, r4, #31
  404fe2:	4622      	mov	r2, r4
  404fe4:	462b      	mov	r3, r5
  404fe6:	2a00      	cmp	r2, #0
  404fe8:	f173 0c00 	sbcs.w	ip, r3, #0
  404fec:	f6bf ac6c 	bge.w	4048c8 <_svfprintf_r+0x620>
  404ff0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404ff4:	4264      	negs	r4, r4
  404ff6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404ffa:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404ffe:	2301      	movs	r3, #1
  405000:	f7ff bac0 	b.w	404584 <_svfprintf_r+0x2dc>
  405004:	980d      	ldr	r0, [sp, #52]	; 0x34
  405006:	990c      	ldr	r1, [sp, #48]	; 0x30
  405008:	aa2b      	add	r2, sp, #172	; 0xac
  40500a:	f004 fe3d 	bl	409c88 <__ssprint_r>
  40500e:	2800      	cmp	r0, #0
  405010:	f47f aa62 	bne.w	4044d8 <_svfprintf_r+0x230>
  405014:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405018:	ae38      	add	r6, sp, #224	; 0xe0
  40501a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40501c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40501e:	442f      	add	r7, r5
  405020:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405022:	42ac      	cmp	r4, r5
  405024:	db42      	blt.n	4050ac <_svfprintf_r+0xe04>
  405026:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405028:	07e9      	lsls	r1, r5, #31
  40502a:	d43f      	bmi.n	4050ac <_svfprintf_r+0xe04>
  40502c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40502e:	ebc7 050a 	rsb	r5, r7, sl
  405032:	1b04      	subs	r4, r0, r4
  405034:	42ac      	cmp	r4, r5
  405036:	bfb8      	it	lt
  405038:	4625      	movlt	r5, r4
  40503a:	2d00      	cmp	r5, #0
  40503c:	dd0b      	ble.n	405056 <_svfprintf_r+0xdae>
  40503e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405040:	44ac      	add	ip, r5
  405042:	3301      	adds	r3, #1
  405044:	2b07      	cmp	r3, #7
  405046:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40504a:	6037      	str	r7, [r6, #0]
  40504c:	6075      	str	r5, [r6, #4]
  40504e:	932c      	str	r3, [sp, #176]	; 0xb0
  405050:	f300 824c 	bgt.w	4054ec <_svfprintf_r+0x1244>
  405054:	3608      	adds	r6, #8
  405056:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40505a:	1b64      	subs	r4, r4, r5
  40505c:	2c00      	cmp	r4, #0
  40505e:	f77f ab95 	ble.w	40478c <_svfprintf_r+0x4e4>
  405062:	2c10      	cmp	r4, #16
  405064:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405066:	4d50      	ldr	r5, [pc, #320]	; (4051a8 <_svfprintf_r+0xf00>)
  405068:	f77f af7f 	ble.w	404f6a <_svfprintf_r+0xcc2>
  40506c:	2710      	movs	r7, #16
  40506e:	4662      	mov	r2, ip
  405070:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405074:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405078:	e004      	b.n	405084 <_svfprintf_r+0xddc>
  40507a:	3608      	adds	r6, #8
  40507c:	3c10      	subs	r4, #16
  40507e:	2c10      	cmp	r4, #16
  405080:	f77f af72 	ble.w	404f68 <_svfprintf_r+0xcc0>
  405084:	3301      	adds	r3, #1
  405086:	3210      	adds	r2, #16
  405088:	2b07      	cmp	r3, #7
  40508a:	922d      	str	r2, [sp, #180]	; 0xb4
  40508c:	932c      	str	r3, [sp, #176]	; 0xb0
  40508e:	e886 00a0 	stmia.w	r6, {r5, r7}
  405092:	ddf2      	ble.n	40507a <_svfprintf_r+0xdd2>
  405094:	4640      	mov	r0, r8
  405096:	4651      	mov	r1, sl
  405098:	aa2b      	add	r2, sp, #172	; 0xac
  40509a:	f004 fdf5 	bl	409c88 <__ssprint_r>
  40509e:	2800      	cmp	r0, #0
  4050a0:	f47f aa1a 	bne.w	4044d8 <_svfprintf_r+0x230>
  4050a4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4050a6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4050a8:	ae38      	add	r6, sp, #224	; 0xe0
  4050aa:	e7e7      	b.n	40507c <_svfprintf_r+0xdd4>
  4050ac:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4050ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4050b0:	44ac      	add	ip, r5
  4050b2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4050b4:	3301      	adds	r3, #1
  4050b6:	6035      	str	r5, [r6, #0]
  4050b8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4050ba:	2b07      	cmp	r3, #7
  4050bc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4050c0:	6075      	str	r5, [r6, #4]
  4050c2:	932c      	str	r3, [sp, #176]	; 0xb0
  4050c4:	f300 81f4 	bgt.w	4054b0 <_svfprintf_r+0x1208>
  4050c8:	3608      	adds	r6, #8
  4050ca:	e7af      	b.n	40502c <_svfprintf_r+0xd84>
  4050cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4050ce:	07ea      	lsls	r2, r5, #31
  4050d0:	f53f ae2a 	bmi.w	404d28 <_svfprintf_r+0xa80>
  4050d4:	3401      	adds	r4, #1
  4050d6:	f10c 0801 	add.w	r8, ip, #1
  4050da:	2301      	movs	r3, #1
  4050dc:	2c07      	cmp	r4, #7
  4050de:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4050e2:	942c      	str	r4, [sp, #176]	; 0xb0
  4050e4:	6037      	str	r7, [r6, #0]
  4050e6:	6073      	str	r3, [r6, #4]
  4050e8:	f77f ae4f 	ble.w	404d8a <_svfprintf_r+0xae2>
  4050ec:	e72f      	b.n	404f4e <_svfprintf_r+0xca6>
  4050ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  4050f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050f2:	aa2b      	add	r2, sp, #172	; 0xac
  4050f4:	f004 fdc8 	bl	409c88 <__ssprint_r>
  4050f8:	2800      	cmp	r0, #0
  4050fa:	f47f a9ed 	bne.w	4044d8 <_svfprintf_r+0x230>
  4050fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  405100:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405102:	ae38      	add	r6, sp, #224	; 0xe0
  405104:	e61c      	b.n	404d40 <_svfprintf_r+0xa98>
  405106:	980d      	ldr	r0, [sp, #52]	; 0x34
  405108:	990c      	ldr	r1, [sp, #48]	; 0x30
  40510a:	aa2b      	add	r2, sp, #172	; 0xac
  40510c:	f004 fdbc 	bl	409c88 <__ssprint_r>
  405110:	2800      	cmp	r0, #0
  405112:	f47f a9e1 	bne.w	4044d8 <_svfprintf_r+0x230>
  405116:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40511a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40511c:	ae38      	add	r6, sp, #224	; 0xe0
  40511e:	e61e      	b.n	404d5e <_svfprintf_r+0xab6>
  405120:	980d      	ldr	r0, [sp, #52]	; 0x34
  405122:	990c      	ldr	r1, [sp, #48]	; 0x30
  405124:	aa2b      	add	r2, sp, #172	; 0xac
  405126:	f004 fdaf 	bl	409c88 <__ssprint_r>
  40512a:	2800      	cmp	r0, #0
  40512c:	f47f a9d4 	bne.w	4044d8 <_svfprintf_r+0x230>
  405130:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405134:	ae38      	add	r6, sp, #224	; 0xe0
  405136:	f7ff bad7 	b.w	4046e8 <_svfprintf_r+0x440>
  40513a:	f004 fc9b 	bl	409a74 <__fpclassifyd>
  40513e:	2800      	cmp	r0, #0
  405140:	f040 80bb 	bne.w	4052ba <_svfprintf_r+0x1012>
  405144:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405146:	4f19      	ldr	r7, [pc, #100]	; (4051ac <_svfprintf_r+0xf04>)
  405148:	4b19      	ldr	r3, [pc, #100]	; (4051b0 <_svfprintf_r+0xf08>)
  40514a:	f04f 0c03 	mov.w	ip, #3
  40514e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  405152:	9409      	str	r4, [sp, #36]	; 0x24
  405154:	900a      	str	r0, [sp, #40]	; 0x28
  405156:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40515a:	9014      	str	r0, [sp, #80]	; 0x50
  40515c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405160:	bfd8      	it	le
  405162:	461f      	movle	r7, r3
  405164:	4664      	mov	r4, ip
  405166:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40516a:	f7ff ba34 	b.w	4045d6 <_svfprintf_r+0x32e>
  40516e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405170:	0664      	lsls	r4, r4, #25
  405172:	f140 8150 	bpl.w	405416 <_svfprintf_r+0x116e>
  405176:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40517a:	2500      	movs	r5, #0
  40517c:	f8bc 4000 	ldrh.w	r4, [ip]
  405180:	f10c 0c04 	add.w	ip, ip, #4
  405184:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405188:	f7ff b9e4 	b.w	404554 <_svfprintf_r+0x2ac>
  40518c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405190:	f01c 0f10 	tst.w	ip, #16
  405194:	f000 8146 	beq.w	405424 <_svfprintf_r+0x117c>
  405198:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40519a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40519c:	6823      	ldr	r3, [r4, #0]
  40519e:	3404      	adds	r4, #4
  4051a0:	9410      	str	r4, [sp, #64]	; 0x40
  4051a2:	601d      	str	r5, [r3, #0]
  4051a4:	f7ff b8a6 	b.w	4042f4 <_svfprintf_r+0x4c>
  4051a8:	0040a970 	.word	0x0040a970
  4051ac:	0040a98c 	.word	0x0040a98c
  4051b0:	0040a988 	.word	0x0040a988
  4051b4:	462c      	mov	r4, r5
  4051b6:	463d      	mov	r5, r7
  4051b8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4051ba:	4694      	mov	ip, r2
  4051bc:	3301      	adds	r3, #1
  4051be:	44a4      	add	ip, r4
  4051c0:	2b07      	cmp	r3, #7
  4051c2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4051c6:	932c      	str	r3, [sp, #176]	; 0xb0
  4051c8:	6035      	str	r5, [r6, #0]
  4051ca:	6074      	str	r4, [r6, #4]
  4051cc:	f73f af1a 	bgt.w	405004 <_svfprintf_r+0xd5c>
  4051d0:	3608      	adds	r6, #8
  4051d2:	e722      	b.n	40501a <_svfprintf_r+0xd72>
  4051d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4051d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4051d8:	aa2b      	add	r2, sp, #172	; 0xac
  4051da:	f004 fd55 	bl	409c88 <__ssprint_r>
  4051de:	2800      	cmp	r0, #0
  4051e0:	f47f a97a 	bne.w	4044d8 <_svfprintf_r+0x230>
  4051e4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4051e8:	ae38      	add	r6, sp, #224	; 0xe0
  4051ea:	e507      	b.n	404bfc <_svfprintf_r+0x954>
  4051ec:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4051ee:	49b7      	ldr	r1, [pc, #732]	; (4054cc <_svfprintf_r+0x1224>)
  4051f0:	3201      	adds	r2, #1
  4051f2:	f10c 0c01 	add.w	ip, ip, #1
  4051f6:	2001      	movs	r0, #1
  4051f8:	2a07      	cmp	r2, #7
  4051fa:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4051fe:	922c      	str	r2, [sp, #176]	; 0xb0
  405200:	6031      	str	r1, [r6, #0]
  405202:	6070      	str	r0, [r6, #4]
  405204:	f300 80f7 	bgt.w	4053f6 <_svfprintf_r+0x114e>
  405208:	3608      	adds	r6, #8
  40520a:	461c      	mov	r4, r3
  40520c:	b92c      	cbnz	r4, 40521a <_svfprintf_r+0xf72>
  40520e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405210:	b91d      	cbnz	r5, 40521a <_svfprintf_r+0xf72>
  405212:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405214:	07e8      	lsls	r0, r5, #31
  405216:	f57f aab9 	bpl.w	40478c <_svfprintf_r+0x4e4>
  40521a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40521c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40521e:	9918      	ldr	r1, [sp, #96]	; 0x60
  405220:	3301      	adds	r3, #1
  405222:	6035      	str	r5, [r6, #0]
  405224:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405226:	4461      	add	r1, ip
  405228:	2b07      	cmp	r3, #7
  40522a:	912d      	str	r1, [sp, #180]	; 0xb4
  40522c:	6075      	str	r5, [r6, #4]
  40522e:	932c      	str	r3, [sp, #176]	; 0xb0
  405230:	f300 81de 	bgt.w	4055f0 <_svfprintf_r+0x1348>
  405234:	f106 0208 	add.w	r2, r6, #8
  405238:	4264      	negs	r4, r4
  40523a:	2c00      	cmp	r4, #0
  40523c:	f340 810b 	ble.w	405456 <_svfprintf_r+0x11ae>
  405240:	2c10      	cmp	r4, #16
  405242:	4da3      	ldr	r5, [pc, #652]	; (4054d0 <_svfprintf_r+0x1228>)
  405244:	f340 8148 	ble.w	4054d8 <_svfprintf_r+0x1230>
  405248:	46a3      	mov	fp, r4
  40524a:	2610      	movs	r6, #16
  40524c:	460c      	mov	r4, r1
  40524e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405252:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405256:	e006      	b.n	405266 <_svfprintf_r+0xfbe>
  405258:	3208      	adds	r2, #8
  40525a:	f1ab 0b10 	sub.w	fp, fp, #16
  40525e:	f1bb 0f10 	cmp.w	fp, #16
  405262:	f340 8137 	ble.w	4054d4 <_svfprintf_r+0x122c>
  405266:	3301      	adds	r3, #1
  405268:	3410      	adds	r4, #16
  40526a:	2b07      	cmp	r3, #7
  40526c:	942d      	str	r4, [sp, #180]	; 0xb4
  40526e:	932c      	str	r3, [sp, #176]	; 0xb0
  405270:	e882 0060 	stmia.w	r2, {r5, r6}
  405274:	ddf0      	ble.n	405258 <_svfprintf_r+0xfb0>
  405276:	4640      	mov	r0, r8
  405278:	4651      	mov	r1, sl
  40527a:	aa2b      	add	r2, sp, #172	; 0xac
  40527c:	f004 fd04 	bl	409c88 <__ssprint_r>
  405280:	2800      	cmp	r0, #0
  405282:	f47f a929 	bne.w	4044d8 <_svfprintf_r+0x230>
  405286:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  405288:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40528a:	aa38      	add	r2, sp, #224	; 0xe0
  40528c:	e7e5      	b.n	40525a <_svfprintf_r+0xfb2>
  40528e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405290:	f109 0901 	add.w	r9, r9, #1
  405294:	f044 0420 	orr.w	r4, r4, #32
  405298:	9409      	str	r4, [sp, #36]	; 0x24
  40529a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40529e:	f7ff b85f 	b.w	404360 <_svfprintf_r+0xb8>
  4052a2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052a4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052a6:	aa2b      	add	r2, sp, #172	; 0xac
  4052a8:	f004 fcee 	bl	409c88 <__ssprint_r>
  4052ac:	2800      	cmp	r0, #0
  4052ae:	f47f a913 	bne.w	4044d8 <_svfprintf_r+0x230>
  4052b2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052b6:	ae38      	add	r6, sp, #224	; 0xe0
  4052b8:	e4b6      	b.n	404c28 <_svfprintf_r+0x980>
  4052ba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4052bc:	f028 0a20 	bic.w	sl, r8, #32
  4052c0:	3501      	adds	r5, #1
  4052c2:	f000 80a5 	beq.w	405410 <_svfprintf_r+0x1168>
  4052c6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4052ca:	d104      	bne.n	4052d6 <_svfprintf_r+0x102e>
  4052cc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4052ce:	2d00      	cmp	r5, #0
  4052d0:	bf08      	it	eq
  4052d2:	2501      	moveq	r5, #1
  4052d4:	950a      	str	r5, [sp, #40]	; 0x28
  4052d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4052da:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4052de:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4052e2:	2b00      	cmp	r3, #0
  4052e4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4052e8:	f2c0 819c 	blt.w	405624 <_svfprintf_r+0x137c>
  4052ec:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4052f0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4052f4:	f04f 0b00 	mov.w	fp, #0
  4052f8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4052fc:	f000 819b 	beq.w	405636 <_svfprintf_r+0x138e>
  405300:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  405304:	f000 81a9 	beq.w	40565a <_svfprintf_r+0x13b2>
  405308:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40530c:	bf0a      	itet	eq
  40530e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  405310:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405312:	1c65      	addeq	r5, r4, #1
  405314:	2002      	movs	r0, #2
  405316:	a925      	add	r1, sp, #148	; 0x94
  405318:	aa26      	add	r2, sp, #152	; 0x98
  40531a:	ab29      	add	r3, sp, #164	; 0xa4
  40531c:	e88d 0021 	stmia.w	sp, {r0, r5}
  405320:	9203      	str	r2, [sp, #12]
  405322:	9304      	str	r3, [sp, #16]
  405324:	9102      	str	r1, [sp, #8]
  405326:	980d      	ldr	r0, [sp, #52]	; 0x34
  405328:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40532c:	f001 f9dc 	bl	4066e8 <_dtoa_r>
  405330:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405334:	4607      	mov	r7, r0
  405336:	d002      	beq.n	40533e <_svfprintf_r+0x1096>
  405338:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40533c:	d105      	bne.n	40534a <_svfprintf_r+0x10a2>
  40533e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405342:	f01c 0f01 	tst.w	ip, #1
  405346:	f000 819c 	beq.w	405682 <_svfprintf_r+0x13da>
  40534a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40534e:	eb07 0405 	add.w	r4, r7, r5
  405352:	f000 811c 	beq.w	40558e <_svfprintf_r+0x12e6>
  405356:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40535a:	2200      	movs	r2, #0
  40535c:	2300      	movs	r3, #0
  40535e:	f004 ff33 	bl	40a1c8 <__aeabi_dcmpeq>
  405362:	2800      	cmp	r0, #0
  405364:	f040 8105 	bne.w	405572 <_svfprintf_r+0x12ca>
  405368:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40536a:	429c      	cmp	r4, r3
  40536c:	d906      	bls.n	40537c <_svfprintf_r+0x10d4>
  40536e:	2130      	movs	r1, #48	; 0x30
  405370:	1c5a      	adds	r2, r3, #1
  405372:	9229      	str	r2, [sp, #164]	; 0xa4
  405374:	7019      	strb	r1, [r3, #0]
  405376:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405378:	429c      	cmp	r4, r3
  40537a:	d8f9      	bhi.n	405370 <_svfprintf_r+0x10c8>
  40537c:	1bdb      	subs	r3, r3, r7
  40537e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  405382:	9311      	str	r3, [sp, #68]	; 0x44
  405384:	f000 80ed 	beq.w	405562 <_svfprintf_r+0x12ba>
  405388:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40538c:	f340 81f2 	ble.w	405774 <_svfprintf_r+0x14cc>
  405390:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405394:	f000 8168 	beq.w	405668 <_svfprintf_r+0x13c0>
  405398:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40539a:	9414      	str	r4, [sp, #80]	; 0x50
  40539c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40539e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4053a0:	42ac      	cmp	r4, r5
  4053a2:	f300 8132 	bgt.w	40560a <_svfprintf_r+0x1362>
  4053a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4053aa:	f01c 0f01 	tst.w	ip, #1
  4053ae:	f040 81ad 	bne.w	40570c <_svfprintf_r+0x1464>
  4053b2:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4053b6:	462c      	mov	r4, r5
  4053b8:	f04f 0867 	mov.w	r8, #103	; 0x67
  4053bc:	f1bb 0f00 	cmp.w	fp, #0
  4053c0:	f040 80b2 	bne.w	405528 <_svfprintf_r+0x1280>
  4053c4:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4053c6:	930b      	str	r3, [sp, #44]	; 0x2c
  4053c8:	9509      	str	r5, [sp, #36]	; 0x24
  4053ca:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4053ce:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4053d2:	f7ff b900 	b.w	4045d6 <_svfprintf_r+0x32e>
  4053d6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053d8:	2140      	movs	r1, #64	; 0x40
  4053da:	f003 f957 	bl	40868c <_malloc_r>
  4053de:	6020      	str	r0, [r4, #0]
  4053e0:	6120      	str	r0, [r4, #16]
  4053e2:	2800      	cmp	r0, #0
  4053e4:	f000 81bf 	beq.w	405766 <_svfprintf_r+0x14be>
  4053e8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4053ec:	2340      	movs	r3, #64	; 0x40
  4053ee:	f8cc 3014 	str.w	r3, [ip, #20]
  4053f2:	f7fe bf6f 	b.w	4042d4 <_svfprintf_r+0x2c>
  4053f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053f8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053fa:	aa2b      	add	r2, sp, #172	; 0xac
  4053fc:	f004 fc44 	bl	409c88 <__ssprint_r>
  405400:	2800      	cmp	r0, #0
  405402:	f47f a869 	bne.w	4044d8 <_svfprintf_r+0x230>
  405406:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405408:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40540c:	ae38      	add	r6, sp, #224	; 0xe0
  40540e:	e6fd      	b.n	40520c <_svfprintf_r+0xf64>
  405410:	2406      	movs	r4, #6
  405412:	940a      	str	r4, [sp, #40]	; 0x28
  405414:	e75f      	b.n	4052d6 <_svfprintf_r+0x102e>
  405416:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405418:	682c      	ldr	r4, [r5, #0]
  40541a:	3504      	adds	r5, #4
  40541c:	9510      	str	r5, [sp, #64]	; 0x40
  40541e:	2500      	movs	r5, #0
  405420:	f7ff b898 	b.w	404554 <_svfprintf_r+0x2ac>
  405424:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405428:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40542c:	f000 8087 	beq.w	40553e <_svfprintf_r+0x1296>
  405430:	9c10      	ldr	r4, [sp, #64]	; 0x40
  405432:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405434:	6823      	ldr	r3, [r4, #0]
  405436:	3404      	adds	r4, #4
  405438:	9410      	str	r4, [sp, #64]	; 0x40
  40543a:	801d      	strh	r5, [r3, #0]
  40543c:	f7fe bf5a 	b.w	4042f4 <_svfprintf_r+0x4c>
  405440:	980d      	ldr	r0, [sp, #52]	; 0x34
  405442:	990c      	ldr	r1, [sp, #48]	; 0x30
  405444:	aa2b      	add	r2, sp, #172	; 0xac
  405446:	f004 fc1f 	bl	409c88 <__ssprint_r>
  40544a:	2800      	cmp	r0, #0
  40544c:	f47f a844 	bne.w	4044d8 <_svfprintf_r+0x230>
  405450:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405452:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405454:	aa38      	add	r2, sp, #224	; 0xe0
  405456:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40545a:	3301      	adds	r3, #1
  40545c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40545e:	448c      	add	ip, r1
  405460:	2b07      	cmp	r3, #7
  405462:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405466:	932c      	str	r3, [sp, #176]	; 0xb0
  405468:	6017      	str	r7, [r2, #0]
  40546a:	6054      	str	r4, [r2, #4]
  40546c:	f73f ac9c 	bgt.w	404da8 <_svfprintf_r+0xb00>
  405470:	f102 0608 	add.w	r6, r2, #8
  405474:	f7ff b98a 	b.w	40478c <_svfprintf_r+0x4e4>
  405478:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40547c:	f004 fb7a 	bl	409b74 <strlen>
  405480:	9510      	str	r5, [sp, #64]	; 0x40
  405482:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405484:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  405488:	4604      	mov	r4, r0
  40548a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40548e:	9514      	str	r5, [sp, #80]	; 0x50
  405490:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405494:	f7ff b89f 	b.w	4045d6 <_svfprintf_r+0x32e>
  405498:	980d      	ldr	r0, [sp, #52]	; 0x34
  40549a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40549c:	aa2b      	add	r2, sp, #172	; 0xac
  40549e:	f004 fbf3 	bl	409c88 <__ssprint_r>
  4054a2:	2800      	cmp	r0, #0
  4054a4:	f47f a818 	bne.w	4044d8 <_svfprintf_r+0x230>
  4054a8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4054ac:	ae38      	add	r6, sp, #224	; 0xe0
  4054ae:	e4d6      	b.n	404e5e <_svfprintf_r+0xbb6>
  4054b0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4054b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4054b4:	aa2b      	add	r2, sp, #172	; 0xac
  4054b6:	f004 fbe7 	bl	409c88 <__ssprint_r>
  4054ba:	2800      	cmp	r0, #0
  4054bc:	f47f a80c 	bne.w	4044d8 <_svfprintf_r+0x230>
  4054c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054c2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4054c6:	ae38      	add	r6, sp, #224	; 0xe0
  4054c8:	e5b0      	b.n	40502c <_svfprintf_r+0xd84>
  4054ca:	bf00      	nop
  4054cc:	0040a9c0 	.word	0x0040a9c0
  4054d0:	0040a970 	.word	0x0040a970
  4054d4:	4621      	mov	r1, r4
  4054d6:	465c      	mov	r4, fp
  4054d8:	3301      	adds	r3, #1
  4054da:	4421      	add	r1, r4
  4054dc:	2b07      	cmp	r3, #7
  4054de:	912d      	str	r1, [sp, #180]	; 0xb4
  4054e0:	932c      	str	r3, [sp, #176]	; 0xb0
  4054e2:	6015      	str	r5, [r2, #0]
  4054e4:	6054      	str	r4, [r2, #4]
  4054e6:	dcab      	bgt.n	405440 <_svfprintf_r+0x1198>
  4054e8:	3208      	adds	r2, #8
  4054ea:	e7b4      	b.n	405456 <_svfprintf_r+0x11ae>
  4054ec:	980d      	ldr	r0, [sp, #52]	; 0x34
  4054ee:	990c      	ldr	r1, [sp, #48]	; 0x30
  4054f0:	aa2b      	add	r2, sp, #172	; 0xac
  4054f2:	f004 fbc9 	bl	409c88 <__ssprint_r>
  4054f6:	2800      	cmp	r0, #0
  4054f8:	f47e afee 	bne.w	4044d8 <_svfprintf_r+0x230>
  4054fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054fe:	9911      	ldr	r1, [sp, #68]	; 0x44
  405500:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405504:	1b0c      	subs	r4, r1, r4
  405506:	ae38      	add	r6, sp, #224	; 0xe0
  405508:	e5a5      	b.n	405056 <_svfprintf_r+0xdae>
  40550a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40550c:	46ba      	mov	sl, r7
  40550e:	2c06      	cmp	r4, #6
  405510:	bf28      	it	cs
  405512:	2406      	movcs	r4, #6
  405514:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  405518:	970a      	str	r7, [sp, #40]	; 0x28
  40551a:	9714      	str	r7, [sp, #80]	; 0x50
  40551c:	9510      	str	r5, [sp, #64]	; 0x40
  40551e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405522:	4f97      	ldr	r7, [pc, #604]	; (405780 <_svfprintf_r+0x14d8>)
  405524:	f7ff b857 	b.w	4045d6 <_svfprintf_r+0x32e>
  405528:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40552a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40552e:	9509      	str	r5, [sp, #36]	; 0x24
  405530:	2500      	movs	r5, #0
  405532:	930b      	str	r3, [sp, #44]	; 0x2c
  405534:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405538:	950a      	str	r5, [sp, #40]	; 0x28
  40553a:	f7ff b84f 	b.w	4045dc <_svfprintf_r+0x334>
  40553e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405542:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405544:	f8dc 3000 	ldr.w	r3, [ip]
  405548:	f10c 0c04 	add.w	ip, ip, #4
  40554c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405550:	601c      	str	r4, [r3, #0]
  405552:	f7fe becf 	b.w	4042f4 <_svfprintf_r+0x4c>
  405556:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40555a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40555e:	f7ff ba99 	b.w	404a94 <_svfprintf_r+0x7ec>
  405562:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405564:	1cdc      	adds	r4, r3, #3
  405566:	db19      	blt.n	40559c <_svfprintf_r+0x12f4>
  405568:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40556a:	429c      	cmp	r4, r3
  40556c:	db16      	blt.n	40559c <_svfprintf_r+0x12f4>
  40556e:	9314      	str	r3, [sp, #80]	; 0x50
  405570:	e714      	b.n	40539c <_svfprintf_r+0x10f4>
  405572:	4623      	mov	r3, r4
  405574:	e702      	b.n	40537c <_svfprintf_r+0x10d4>
  405576:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40557a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40557e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405580:	9510      	str	r5, [sp, #64]	; 0x40
  405582:	900a      	str	r0, [sp, #40]	; 0x28
  405584:	9014      	str	r0, [sp, #80]	; 0x50
  405586:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40558a:	f7ff b824 	b.w	4045d6 <_svfprintf_r+0x32e>
  40558e:	783b      	ldrb	r3, [r7, #0]
  405590:	2b30      	cmp	r3, #48	; 0x30
  405592:	f000 80ad 	beq.w	4056f0 <_svfprintf_r+0x1448>
  405596:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405598:	442c      	add	r4, r5
  40559a:	e6dc      	b.n	405356 <_svfprintf_r+0x10ae>
  40559c:	f1a8 0802 	sub.w	r8, r8, #2
  4055a0:	1e59      	subs	r1, r3, #1
  4055a2:	2900      	cmp	r1, #0
  4055a4:	9125      	str	r1, [sp, #148]	; 0x94
  4055a6:	bfba      	itte	lt
  4055a8:	4249      	neglt	r1, r1
  4055aa:	232d      	movlt	r3, #45	; 0x2d
  4055ac:	232b      	movge	r3, #43	; 0x2b
  4055ae:	2909      	cmp	r1, #9
  4055b0:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  4055b4:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  4055b8:	dc65      	bgt.n	405686 <_svfprintf_r+0x13de>
  4055ba:	2330      	movs	r3, #48	; 0x30
  4055bc:	3130      	adds	r1, #48	; 0x30
  4055be:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  4055c2:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  4055c6:	ab28      	add	r3, sp, #160	; 0xa0
  4055c8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4055ca:	aa27      	add	r2, sp, #156	; 0x9c
  4055cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4055ce:	1a9a      	subs	r2, r3, r2
  4055d0:	2d01      	cmp	r5, #1
  4055d2:	9219      	str	r2, [sp, #100]	; 0x64
  4055d4:	4414      	add	r4, r2
  4055d6:	f340 80b7 	ble.w	405748 <_svfprintf_r+0x14a0>
  4055da:	3401      	adds	r4, #1
  4055dc:	2500      	movs	r5, #0
  4055de:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4055e2:	9514      	str	r5, [sp, #80]	; 0x50
  4055e4:	e6ea      	b.n	4053bc <_svfprintf_r+0x1114>
  4055e6:	2400      	movs	r4, #0
  4055e8:	4681      	mov	r9, r0
  4055ea:	940a      	str	r4, [sp, #40]	; 0x28
  4055ec:	f7fe beba 	b.w	404364 <_svfprintf_r+0xbc>
  4055f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4055f2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4055f4:	aa2b      	add	r2, sp, #172	; 0xac
  4055f6:	f004 fb47 	bl	409c88 <__ssprint_r>
  4055fa:	2800      	cmp	r0, #0
  4055fc:	f47e af6c 	bne.w	4044d8 <_svfprintf_r+0x230>
  405600:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405602:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405604:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405606:	aa38      	add	r2, sp, #224	; 0xe0
  405608:	e616      	b.n	405238 <_svfprintf_r+0xf90>
  40560a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40560c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40560e:	2c00      	cmp	r4, #0
  405610:	bfd4      	ite	le
  405612:	f1c4 0402 	rsble	r4, r4, #2
  405616:	2401      	movgt	r4, #1
  405618:	442c      	add	r4, r5
  40561a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40561e:	f04f 0867 	mov.w	r8, #103	; 0x67
  405622:	e6cb      	b.n	4053bc <_svfprintf_r+0x1114>
  405624:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405626:	9816      	ldr	r0, [sp, #88]	; 0x58
  405628:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40562c:	9020      	str	r0, [sp, #128]	; 0x80
  40562e:	9121      	str	r1, [sp, #132]	; 0x84
  405630:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  405634:	e660      	b.n	4052f8 <_svfprintf_r+0x1050>
  405636:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405638:	2003      	movs	r0, #3
  40563a:	a925      	add	r1, sp, #148	; 0x94
  40563c:	aa26      	add	r2, sp, #152	; 0x98
  40563e:	ab29      	add	r3, sp, #164	; 0xa4
  405640:	9501      	str	r5, [sp, #4]
  405642:	9000      	str	r0, [sp, #0]
  405644:	9203      	str	r2, [sp, #12]
  405646:	9304      	str	r3, [sp, #16]
  405648:	9102      	str	r1, [sp, #8]
  40564a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40564c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405650:	f001 f84a 	bl	4066e8 <_dtoa_r>
  405654:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405656:	4607      	mov	r7, r0
  405658:	e677      	b.n	40534a <_svfprintf_r+0x10a2>
  40565a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40565c:	2003      	movs	r0, #3
  40565e:	a925      	add	r1, sp, #148	; 0x94
  405660:	aa26      	add	r2, sp, #152	; 0x98
  405662:	ab29      	add	r3, sp, #164	; 0xa4
  405664:	9401      	str	r4, [sp, #4]
  405666:	e7ec      	b.n	405642 <_svfprintf_r+0x139a>
  405668:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40566a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40566c:	2d00      	cmp	r5, #0
  40566e:	9514      	str	r5, [sp, #80]	; 0x50
  405670:	dd63      	ble.n	40573a <_svfprintf_r+0x1492>
  405672:	bbb4      	cbnz	r4, 4056e2 <_svfprintf_r+0x143a>
  405674:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405676:	07e8      	lsls	r0, r5, #31
  405678:	d433      	bmi.n	4056e2 <_svfprintf_r+0x143a>
  40567a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40567c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405680:	e69c      	b.n	4053bc <_svfprintf_r+0x1114>
  405682:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405684:	e67a      	b.n	40537c <_svfprintf_r+0x10d4>
  405686:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40568a:	4d3e      	ldr	r5, [pc, #248]	; (405784 <_svfprintf_r+0x14dc>)
  40568c:	17cb      	asrs	r3, r1, #31
  40568e:	fb85 5001 	smull	r5, r0, r5, r1
  405692:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  405696:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40569a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40569e:	2809      	cmp	r0, #9
  4056a0:	4613      	mov	r3, r2
  4056a2:	f101 0230 	add.w	r2, r1, #48	; 0x30
  4056a6:	701a      	strb	r2, [r3, #0]
  4056a8:	4601      	mov	r1, r0
  4056aa:	f103 32ff 	add.w	r2, r3, #4294967295
  4056ae:	dcec      	bgt.n	40568a <_svfprintf_r+0x13e2>
  4056b0:	f100 0130 	add.w	r1, r0, #48	; 0x30
  4056b4:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  4056b8:	b2c9      	uxtb	r1, r1
  4056ba:	4294      	cmp	r4, r2
  4056bc:	f803 1c01 	strb.w	r1, [r3, #-1]
  4056c0:	d95a      	bls.n	405778 <_svfprintf_r+0x14d0>
  4056c2:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  4056c6:	461a      	mov	r2, r3
  4056c8:	e001      	b.n	4056ce <_svfprintf_r+0x1426>
  4056ca:	f812 1b01 	ldrb.w	r1, [r2], #1
  4056ce:	42a2      	cmp	r2, r4
  4056d0:	f800 1f01 	strb.w	r1, [r0, #1]!
  4056d4:	d1f9      	bne.n	4056ca <_svfprintf_r+0x1422>
  4056d6:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  4056da:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  4056de:	3bf6      	subs	r3, #246	; 0xf6
  4056e0:	e772      	b.n	4055c8 <_svfprintf_r+0x1320>
  4056e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4056e4:	1c6c      	adds	r4, r5, #1
  4056e6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4056e8:	442c      	add	r4, r5
  4056ea:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4056ee:	e665      	b.n	4053bc <_svfprintf_r+0x1114>
  4056f0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  4056f4:	2200      	movs	r2, #0
  4056f6:	2300      	movs	r3, #0
  4056f8:	f004 fd66 	bl	40a1c8 <__aeabi_dcmpeq>
  4056fc:	2800      	cmp	r0, #0
  4056fe:	f47f af4a 	bne.w	405596 <_svfprintf_r+0x12ee>
  405702:	f1c5 0501 	rsb	r5, r5, #1
  405706:	9525      	str	r5, [sp, #148]	; 0x94
  405708:	442c      	add	r4, r5
  40570a:	e624      	b.n	405356 <_svfprintf_r+0x10ae>
  40570c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40570e:	f04f 0867 	mov.w	r8, #103	; 0x67
  405712:	1c6c      	adds	r4, r5, #1
  405714:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405718:	e650      	b.n	4053bc <_svfprintf_r+0x1114>
  40571a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40571c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405720:	682d      	ldr	r5, [r5, #0]
  405722:	f10c 0304 	add.w	r3, ip, #4
  405726:	2d00      	cmp	r5, #0
  405728:	f899 8001 	ldrb.w	r8, [r9, #1]
  40572c:	950a      	str	r5, [sp, #40]	; 0x28
  40572e:	9310      	str	r3, [sp, #64]	; 0x40
  405730:	4681      	mov	r9, r0
  405732:	f6be ae15 	bge.w	404360 <_svfprintf_r+0xb8>
  405736:	f7fe be10 	b.w	40435a <_svfprintf_r+0xb2>
  40573a:	b97c      	cbnz	r4, 40575c <_svfprintf_r+0x14b4>
  40573c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40573e:	07e9      	lsls	r1, r5, #31
  405740:	d40c      	bmi.n	40575c <_svfprintf_r+0x14b4>
  405742:	2301      	movs	r3, #1
  405744:	461c      	mov	r4, r3
  405746:	e639      	b.n	4053bc <_svfprintf_r+0x1114>
  405748:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40574c:	f01c 0301 	ands.w	r3, ip, #1
  405750:	f47f af43 	bne.w	4055da <_svfprintf_r+0x1332>
  405754:	9314      	str	r3, [sp, #80]	; 0x50
  405756:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40575a:	e62f      	b.n	4053bc <_svfprintf_r+0x1114>
  40575c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40575e:	1cac      	adds	r4, r5, #2
  405760:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405764:	e62a      	b.n	4053bc <_svfprintf_r+0x1114>
  405766:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  405768:	230c      	movs	r3, #12
  40576a:	602b      	str	r3, [r5, #0]
  40576c:	f04f 30ff 	mov.w	r0, #4294967295
  405770:	f7fe beba 	b.w	4044e8 <_svfprintf_r+0x240>
  405774:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405776:	e713      	b.n	4055a0 <_svfprintf_r+0x12f8>
  405778:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40577c:	e724      	b.n	4055c8 <_svfprintf_r+0x1320>
  40577e:	bf00      	nop
  405780:	0040a9b8 	.word	0x0040a9b8
  405784:	66666667 	.word	0x66666667

00405788 <__sprint_r.part.0>:
  405788:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40578a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40578e:	049c      	lsls	r4, r3, #18
  405790:	460e      	mov	r6, r1
  405792:	4680      	mov	r8, r0
  405794:	4691      	mov	r9, r2
  405796:	d52a      	bpl.n	4057ee <__sprint_r.part.0+0x66>
  405798:	6893      	ldr	r3, [r2, #8]
  40579a:	6812      	ldr	r2, [r2, #0]
  40579c:	f102 0a08 	add.w	sl, r2, #8
  4057a0:	b31b      	cbz	r3, 4057ea <__sprint_r.part.0+0x62>
  4057a2:	e91a 00a0 	ldmdb	sl, {r5, r7}
  4057a6:	08bf      	lsrs	r7, r7, #2
  4057a8:	d017      	beq.n	4057da <__sprint_r.part.0+0x52>
  4057aa:	3d04      	subs	r5, #4
  4057ac:	2400      	movs	r4, #0
  4057ae:	e001      	b.n	4057b4 <__sprint_r.part.0+0x2c>
  4057b0:	42a7      	cmp	r7, r4
  4057b2:	d010      	beq.n	4057d6 <__sprint_r.part.0+0x4e>
  4057b4:	4640      	mov	r0, r8
  4057b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4057ba:	4632      	mov	r2, r6
  4057bc:	f002 f806 	bl	4077cc <_fputwc_r>
  4057c0:	1c43      	adds	r3, r0, #1
  4057c2:	f104 0401 	add.w	r4, r4, #1
  4057c6:	d1f3      	bne.n	4057b0 <__sprint_r.part.0+0x28>
  4057c8:	2300      	movs	r3, #0
  4057ca:	f8c9 3008 	str.w	r3, [r9, #8]
  4057ce:	f8c9 3004 	str.w	r3, [r9, #4]
  4057d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4057da:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  4057de:	f8c9 3008 	str.w	r3, [r9, #8]
  4057e2:	f10a 0a08 	add.w	sl, sl, #8
  4057e6:	2b00      	cmp	r3, #0
  4057e8:	d1db      	bne.n	4057a2 <__sprint_r.part.0+0x1a>
  4057ea:	2000      	movs	r0, #0
  4057ec:	e7ec      	b.n	4057c8 <__sprint_r.part.0+0x40>
  4057ee:	f002 f967 	bl	407ac0 <__sfvwrite_r>
  4057f2:	2300      	movs	r3, #0
  4057f4:	f8c9 3008 	str.w	r3, [r9, #8]
  4057f8:	f8c9 3004 	str.w	r3, [r9, #4]
  4057fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405800 <_vfiprintf_r>:
  405800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405804:	b0b1      	sub	sp, #196	; 0xc4
  405806:	461c      	mov	r4, r3
  405808:	9102      	str	r1, [sp, #8]
  40580a:	4690      	mov	r8, r2
  40580c:	9308      	str	r3, [sp, #32]
  40580e:	9006      	str	r0, [sp, #24]
  405810:	b118      	cbz	r0, 40581a <_vfiprintf_r+0x1a>
  405812:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405814:	2b00      	cmp	r3, #0
  405816:	f000 80e8 	beq.w	4059ea <_vfiprintf_r+0x1ea>
  40581a:	9d02      	ldr	r5, [sp, #8]
  40581c:	89ab      	ldrh	r3, [r5, #12]
  40581e:	b29a      	uxth	r2, r3
  405820:	0490      	lsls	r0, r2, #18
  405822:	d407      	bmi.n	405834 <_vfiprintf_r+0x34>
  405824:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  405826:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40582a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40582e:	81ab      	strh	r3, [r5, #12]
  405830:	b29a      	uxth	r2, r3
  405832:	6669      	str	r1, [r5, #100]	; 0x64
  405834:	0711      	lsls	r1, r2, #28
  405836:	f140 80b7 	bpl.w	4059a8 <_vfiprintf_r+0x1a8>
  40583a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40583e:	f8db 3010 	ldr.w	r3, [fp, #16]
  405842:	2b00      	cmp	r3, #0
  405844:	f000 80b0 	beq.w	4059a8 <_vfiprintf_r+0x1a8>
  405848:	f002 021a 	and.w	r2, r2, #26
  40584c:	2a0a      	cmp	r2, #10
  40584e:	f000 80b7 	beq.w	4059c0 <_vfiprintf_r+0x1c0>
  405852:	2300      	movs	r3, #0
  405854:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  405858:	930a      	str	r3, [sp, #40]	; 0x28
  40585a:	9315      	str	r3, [sp, #84]	; 0x54
  40585c:	9314      	str	r3, [sp, #80]	; 0x50
  40585e:	9309      	str	r3, [sp, #36]	; 0x24
  405860:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  405864:	464e      	mov	r6, r9
  405866:	f898 3000 	ldrb.w	r3, [r8]
  40586a:	2b00      	cmp	r3, #0
  40586c:	f000 84c8 	beq.w	406200 <_vfiprintf_r+0xa00>
  405870:	2b25      	cmp	r3, #37	; 0x25
  405872:	f000 84c5 	beq.w	406200 <_vfiprintf_r+0xa00>
  405876:	f108 0201 	add.w	r2, r8, #1
  40587a:	e001      	b.n	405880 <_vfiprintf_r+0x80>
  40587c:	2b25      	cmp	r3, #37	; 0x25
  40587e:	d004      	beq.n	40588a <_vfiprintf_r+0x8a>
  405880:	7813      	ldrb	r3, [r2, #0]
  405882:	4614      	mov	r4, r2
  405884:	3201      	adds	r2, #1
  405886:	2b00      	cmp	r3, #0
  405888:	d1f8      	bne.n	40587c <_vfiprintf_r+0x7c>
  40588a:	ebc8 0504 	rsb	r5, r8, r4
  40588e:	b195      	cbz	r5, 4058b6 <_vfiprintf_r+0xb6>
  405890:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405892:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405894:	3301      	adds	r3, #1
  405896:	442a      	add	r2, r5
  405898:	2b07      	cmp	r3, #7
  40589a:	f8c6 8000 	str.w	r8, [r6]
  40589e:	6075      	str	r5, [r6, #4]
  4058a0:	9215      	str	r2, [sp, #84]	; 0x54
  4058a2:	9314      	str	r3, [sp, #80]	; 0x50
  4058a4:	dd7b      	ble.n	40599e <_vfiprintf_r+0x19e>
  4058a6:	2a00      	cmp	r2, #0
  4058a8:	f040 84d5 	bne.w	406256 <_vfiprintf_r+0xa56>
  4058ac:	9809      	ldr	r0, [sp, #36]	; 0x24
  4058ae:	9214      	str	r2, [sp, #80]	; 0x50
  4058b0:	4428      	add	r0, r5
  4058b2:	464e      	mov	r6, r9
  4058b4:	9009      	str	r0, [sp, #36]	; 0x24
  4058b6:	7823      	ldrb	r3, [r4, #0]
  4058b8:	2b00      	cmp	r3, #0
  4058ba:	f000 83ed 	beq.w	406098 <_vfiprintf_r+0x898>
  4058be:	2100      	movs	r1, #0
  4058c0:	f04f 0200 	mov.w	r2, #0
  4058c4:	f04f 3cff 	mov.w	ip, #4294967295
  4058c8:	7863      	ldrb	r3, [r4, #1]
  4058ca:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  4058ce:	9104      	str	r1, [sp, #16]
  4058d0:	468a      	mov	sl, r1
  4058d2:	f104 0801 	add.w	r8, r4, #1
  4058d6:	4608      	mov	r0, r1
  4058d8:	4665      	mov	r5, ip
  4058da:	f108 0801 	add.w	r8, r8, #1
  4058de:	f1a3 0220 	sub.w	r2, r3, #32
  4058e2:	2a58      	cmp	r2, #88	; 0x58
  4058e4:	f200 82d9 	bhi.w	405e9a <_vfiprintf_r+0x69a>
  4058e8:	e8df f012 	tbh	[pc, r2, lsl #1]
  4058ec:	02d702cb 	.word	0x02d702cb
  4058f0:	02d202d7 	.word	0x02d202d7
  4058f4:	02d702d7 	.word	0x02d702d7
  4058f8:	02d702d7 	.word	0x02d702d7
  4058fc:	02d702d7 	.word	0x02d702d7
  405900:	028f0282 	.word	0x028f0282
  405904:	008402d7 	.word	0x008402d7
  405908:	02d70293 	.word	0x02d70293
  40590c:	0196012b 	.word	0x0196012b
  405910:	01960196 	.word	0x01960196
  405914:	01960196 	.word	0x01960196
  405918:	01960196 	.word	0x01960196
  40591c:	01960196 	.word	0x01960196
  405920:	02d702d7 	.word	0x02d702d7
  405924:	02d702d7 	.word	0x02d702d7
  405928:	02d702d7 	.word	0x02d702d7
  40592c:	02d702d7 	.word	0x02d702d7
  405930:	02d702d7 	.word	0x02d702d7
  405934:	02d70130 	.word	0x02d70130
  405938:	02d702d7 	.word	0x02d702d7
  40593c:	02d702d7 	.word	0x02d702d7
  405940:	02d702d7 	.word	0x02d702d7
  405944:	02d702d7 	.word	0x02d702d7
  405948:	017b02d7 	.word	0x017b02d7
  40594c:	02d702d7 	.word	0x02d702d7
  405950:	02d702d7 	.word	0x02d702d7
  405954:	01a402d7 	.word	0x01a402d7
  405958:	02d702d7 	.word	0x02d702d7
  40595c:	02d701bf 	.word	0x02d701bf
  405960:	02d702d7 	.word	0x02d702d7
  405964:	02d702d7 	.word	0x02d702d7
  405968:	02d702d7 	.word	0x02d702d7
  40596c:	02d702d7 	.word	0x02d702d7
  405970:	01e402d7 	.word	0x01e402d7
  405974:	02d701fa 	.word	0x02d701fa
  405978:	02d702d7 	.word	0x02d702d7
  40597c:	01fa0216 	.word	0x01fa0216
  405980:	02d702d7 	.word	0x02d702d7
  405984:	02d7021b 	.word	0x02d7021b
  405988:	00890228 	.word	0x00890228
  40598c:	027d0266 	.word	0x027d0266
  405990:	023a02d7 	.word	0x023a02d7
  405994:	011902d7 	.word	0x011902d7
  405998:	02d702d7 	.word	0x02d702d7
  40599c:	02af      	.short	0x02af
  40599e:	3608      	adds	r6, #8
  4059a0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4059a2:	4428      	add	r0, r5
  4059a4:	9009      	str	r0, [sp, #36]	; 0x24
  4059a6:	e786      	b.n	4058b6 <_vfiprintf_r+0xb6>
  4059a8:	9806      	ldr	r0, [sp, #24]
  4059aa:	9902      	ldr	r1, [sp, #8]
  4059ac:	f000 fd90 	bl	4064d0 <__swsetup_r>
  4059b0:	b9b0      	cbnz	r0, 4059e0 <_vfiprintf_r+0x1e0>
  4059b2:	9d02      	ldr	r5, [sp, #8]
  4059b4:	89aa      	ldrh	r2, [r5, #12]
  4059b6:	f002 021a 	and.w	r2, r2, #26
  4059ba:	2a0a      	cmp	r2, #10
  4059bc:	f47f af49 	bne.w	405852 <_vfiprintf_r+0x52>
  4059c0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4059c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4059c8:	2b00      	cmp	r3, #0
  4059ca:	f6ff af42 	blt.w	405852 <_vfiprintf_r+0x52>
  4059ce:	9806      	ldr	r0, [sp, #24]
  4059d0:	4659      	mov	r1, fp
  4059d2:	4642      	mov	r2, r8
  4059d4:	4623      	mov	r3, r4
  4059d6:	f000 fd3d 	bl	406454 <__sbprintf>
  4059da:	b031      	add	sp, #196	; 0xc4
  4059dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059e0:	f04f 30ff 	mov.w	r0, #4294967295
  4059e4:	b031      	add	sp, #196	; 0xc4
  4059e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059ea:	f001 fe59 	bl	4076a0 <__sinit>
  4059ee:	e714      	b.n	40581a <_vfiprintf_r+0x1a>
  4059f0:	4240      	negs	r0, r0
  4059f2:	9308      	str	r3, [sp, #32]
  4059f4:	f04a 0a04 	orr.w	sl, sl, #4
  4059f8:	f898 3000 	ldrb.w	r3, [r8]
  4059fc:	e76d      	b.n	4058da <_vfiprintf_r+0xda>
  4059fe:	f01a 0320 	ands.w	r3, sl, #32
  405a02:	9004      	str	r0, [sp, #16]
  405a04:	46ac      	mov	ip, r5
  405a06:	f000 80f4 	beq.w	405bf2 <_vfiprintf_r+0x3f2>
  405a0a:	f8dd b020 	ldr.w	fp, [sp, #32]
  405a0e:	f10b 0307 	add.w	r3, fp, #7
  405a12:	f023 0307 	bic.w	r3, r3, #7
  405a16:	f103 0408 	add.w	r4, r3, #8
  405a1a:	9408      	str	r4, [sp, #32]
  405a1c:	e9d3 4500 	ldrd	r4, r5, [r3]
  405a20:	2300      	movs	r3, #0
  405a22:	f04f 0000 	mov.w	r0, #0
  405a26:	2100      	movs	r1, #0
  405a28:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  405a2c:	f8cd c014 	str.w	ip, [sp, #20]
  405a30:	9107      	str	r1, [sp, #28]
  405a32:	f1bc 0f00 	cmp.w	ip, #0
  405a36:	bfa8      	it	ge
  405a38:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405a3c:	ea54 0205 	orrs.w	r2, r4, r5
  405a40:	f040 80ad 	bne.w	405b9e <_vfiprintf_r+0x39e>
  405a44:	f1bc 0f00 	cmp.w	ip, #0
  405a48:	f040 80a9 	bne.w	405b9e <_vfiprintf_r+0x39e>
  405a4c:	2b00      	cmp	r3, #0
  405a4e:	f040 83c0 	bne.w	4061d2 <_vfiprintf_r+0x9d2>
  405a52:	f01a 0f01 	tst.w	sl, #1
  405a56:	f000 83bc 	beq.w	4061d2 <_vfiprintf_r+0x9d2>
  405a5a:	2330      	movs	r3, #48	; 0x30
  405a5c:	af30      	add	r7, sp, #192	; 0xc0
  405a5e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405a62:	ebc7 0409 	rsb	r4, r7, r9
  405a66:	9405      	str	r4, [sp, #20]
  405a68:	f8dd b014 	ldr.w	fp, [sp, #20]
  405a6c:	9c07      	ldr	r4, [sp, #28]
  405a6e:	45e3      	cmp	fp, ip
  405a70:	bfb8      	it	lt
  405a72:	46e3      	movlt	fp, ip
  405a74:	f8cd b00c 	str.w	fp, [sp, #12]
  405a78:	b11c      	cbz	r4, 405a82 <_vfiprintf_r+0x282>
  405a7a:	f10b 0b01 	add.w	fp, fp, #1
  405a7e:	f8cd b00c 	str.w	fp, [sp, #12]
  405a82:	f01a 0502 	ands.w	r5, sl, #2
  405a86:	9507      	str	r5, [sp, #28]
  405a88:	d005      	beq.n	405a96 <_vfiprintf_r+0x296>
  405a8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405a8e:	f10b 0b02 	add.w	fp, fp, #2
  405a92:	f8cd b00c 	str.w	fp, [sp, #12]
  405a96:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  405a9a:	930b      	str	r3, [sp, #44]	; 0x2c
  405a9c:	f040 821b 	bne.w	405ed6 <_vfiprintf_r+0x6d6>
  405aa0:	9d04      	ldr	r5, [sp, #16]
  405aa2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405aa6:	ebcb 0405 	rsb	r4, fp, r5
  405aaa:	2c00      	cmp	r4, #0
  405aac:	f340 8213 	ble.w	405ed6 <_vfiprintf_r+0x6d6>
  405ab0:	2c10      	cmp	r4, #16
  405ab2:	f340 8489 	ble.w	4063c8 <_vfiprintf_r+0xbc8>
  405ab6:	4dbe      	ldr	r5, [pc, #760]	; (405db0 <_vfiprintf_r+0x5b0>)
  405ab8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405aba:	462b      	mov	r3, r5
  405abc:	9814      	ldr	r0, [sp, #80]	; 0x50
  405abe:	4625      	mov	r5, r4
  405ac0:	f04f 0b10 	mov.w	fp, #16
  405ac4:	4664      	mov	r4, ip
  405ac6:	46b4      	mov	ip, r6
  405ac8:	461e      	mov	r6, r3
  405aca:	e006      	b.n	405ada <_vfiprintf_r+0x2da>
  405acc:	1c83      	adds	r3, r0, #2
  405ace:	f10c 0c08 	add.w	ip, ip, #8
  405ad2:	4608      	mov	r0, r1
  405ad4:	3d10      	subs	r5, #16
  405ad6:	2d10      	cmp	r5, #16
  405ad8:	dd11      	ble.n	405afe <_vfiprintf_r+0x2fe>
  405ada:	1c41      	adds	r1, r0, #1
  405adc:	3210      	adds	r2, #16
  405ade:	2907      	cmp	r1, #7
  405ae0:	9215      	str	r2, [sp, #84]	; 0x54
  405ae2:	e88c 0840 	stmia.w	ip, {r6, fp}
  405ae6:	9114      	str	r1, [sp, #80]	; 0x50
  405ae8:	ddf0      	ble.n	405acc <_vfiprintf_r+0x2cc>
  405aea:	2a00      	cmp	r2, #0
  405aec:	f040 81e6 	bne.w	405ebc <_vfiprintf_r+0x6bc>
  405af0:	3d10      	subs	r5, #16
  405af2:	2d10      	cmp	r5, #16
  405af4:	f04f 0301 	mov.w	r3, #1
  405af8:	4610      	mov	r0, r2
  405afa:	46cc      	mov	ip, r9
  405afc:	dced      	bgt.n	405ada <_vfiprintf_r+0x2da>
  405afe:	4631      	mov	r1, r6
  405b00:	4666      	mov	r6, ip
  405b02:	46a4      	mov	ip, r4
  405b04:	462c      	mov	r4, r5
  405b06:	460d      	mov	r5, r1
  405b08:	4422      	add	r2, r4
  405b0a:	2b07      	cmp	r3, #7
  405b0c:	9215      	str	r2, [sp, #84]	; 0x54
  405b0e:	6035      	str	r5, [r6, #0]
  405b10:	6074      	str	r4, [r6, #4]
  405b12:	9314      	str	r3, [sp, #80]	; 0x50
  405b14:	f300 836d 	bgt.w	4061f2 <_vfiprintf_r+0x9f2>
  405b18:	3608      	adds	r6, #8
  405b1a:	1c59      	adds	r1, r3, #1
  405b1c:	e1de      	b.n	405edc <_vfiprintf_r+0x6dc>
  405b1e:	f01a 0f20 	tst.w	sl, #32
  405b22:	9004      	str	r0, [sp, #16]
  405b24:	46ac      	mov	ip, r5
  405b26:	f000 808d 	beq.w	405c44 <_vfiprintf_r+0x444>
  405b2a:	9d08      	ldr	r5, [sp, #32]
  405b2c:	1deb      	adds	r3, r5, #7
  405b2e:	f023 0307 	bic.w	r3, r3, #7
  405b32:	f103 0b08 	add.w	fp, r3, #8
  405b36:	e9d3 4500 	ldrd	r4, r5, [r3]
  405b3a:	f8cd b020 	str.w	fp, [sp, #32]
  405b3e:	2301      	movs	r3, #1
  405b40:	e76f      	b.n	405a22 <_vfiprintf_r+0x222>
  405b42:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  405b46:	f898 3000 	ldrb.w	r3, [r8]
  405b4a:	e6c6      	b.n	4058da <_vfiprintf_r+0xda>
  405b4c:	f04a 0a10 	orr.w	sl, sl, #16
  405b50:	f01a 0f20 	tst.w	sl, #32
  405b54:	9004      	str	r0, [sp, #16]
  405b56:	46ac      	mov	ip, r5
  405b58:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405b5c:	f000 80c8 	beq.w	405cf0 <_vfiprintf_r+0x4f0>
  405b60:	9c08      	ldr	r4, [sp, #32]
  405b62:	1de1      	adds	r1, r4, #7
  405b64:	f021 0107 	bic.w	r1, r1, #7
  405b68:	e9d1 2300 	ldrd	r2, r3, [r1]
  405b6c:	3108      	adds	r1, #8
  405b6e:	9108      	str	r1, [sp, #32]
  405b70:	4614      	mov	r4, r2
  405b72:	461d      	mov	r5, r3
  405b74:	2a00      	cmp	r2, #0
  405b76:	f173 0b00 	sbcs.w	fp, r3, #0
  405b7a:	f2c0 83ce 	blt.w	40631a <_vfiprintf_r+0xb1a>
  405b7e:	f1bc 0f00 	cmp.w	ip, #0
  405b82:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405b86:	bfa8      	it	ge
  405b88:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405b8c:	ea54 0205 	orrs.w	r2, r4, r5
  405b90:	9007      	str	r0, [sp, #28]
  405b92:	f8cd c014 	str.w	ip, [sp, #20]
  405b96:	f04f 0301 	mov.w	r3, #1
  405b9a:	f43f af53 	beq.w	405a44 <_vfiprintf_r+0x244>
  405b9e:	2b01      	cmp	r3, #1
  405ba0:	f000 8319 	beq.w	4061d6 <_vfiprintf_r+0x9d6>
  405ba4:	2b02      	cmp	r3, #2
  405ba6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  405baa:	f040 824c 	bne.w	406046 <_vfiprintf_r+0x846>
  405bae:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405bb2:	4619      	mov	r1, r3
  405bb4:	f004 000f 	and.w	r0, r4, #15
  405bb8:	0922      	lsrs	r2, r4, #4
  405bba:	f81b 0000 	ldrb.w	r0, [fp, r0]
  405bbe:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405bc2:	092b      	lsrs	r3, r5, #4
  405bc4:	7008      	strb	r0, [r1, #0]
  405bc6:	ea52 0003 	orrs.w	r0, r2, r3
  405bca:	460f      	mov	r7, r1
  405bcc:	4614      	mov	r4, r2
  405bce:	461d      	mov	r5, r3
  405bd0:	f101 31ff 	add.w	r1, r1, #4294967295
  405bd4:	d1ee      	bne.n	405bb4 <_vfiprintf_r+0x3b4>
  405bd6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405bda:	ebc7 0309 	rsb	r3, r7, r9
  405bde:	9305      	str	r3, [sp, #20]
  405be0:	e742      	b.n	405a68 <_vfiprintf_r+0x268>
  405be2:	f04a 0a10 	orr.w	sl, sl, #16
  405be6:	f01a 0320 	ands.w	r3, sl, #32
  405bea:	9004      	str	r0, [sp, #16]
  405bec:	46ac      	mov	ip, r5
  405bee:	f47f af0c 	bne.w	405a0a <_vfiprintf_r+0x20a>
  405bf2:	f01a 0210 	ands.w	r2, sl, #16
  405bf6:	f040 8311 	bne.w	40621c <_vfiprintf_r+0xa1c>
  405bfa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  405bfe:	f000 830d 	beq.w	40621c <_vfiprintf_r+0xa1c>
  405c02:	f8dd b020 	ldr.w	fp, [sp, #32]
  405c06:	4613      	mov	r3, r2
  405c08:	f8bb 4000 	ldrh.w	r4, [fp]
  405c0c:	f10b 0b04 	add.w	fp, fp, #4
  405c10:	2500      	movs	r5, #0
  405c12:	f8cd b020 	str.w	fp, [sp, #32]
  405c16:	e704      	b.n	405a22 <_vfiprintf_r+0x222>
  405c18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c1c:	2000      	movs	r0, #0
  405c1e:	f818 3b01 	ldrb.w	r3, [r8], #1
  405c22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405c26:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  405c2a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c2e:	2a09      	cmp	r2, #9
  405c30:	d9f5      	bls.n	405c1e <_vfiprintf_r+0x41e>
  405c32:	e654      	b.n	4058de <_vfiprintf_r+0xde>
  405c34:	f04a 0a10 	orr.w	sl, sl, #16
  405c38:	f01a 0f20 	tst.w	sl, #32
  405c3c:	9004      	str	r0, [sp, #16]
  405c3e:	46ac      	mov	ip, r5
  405c40:	f47f af73 	bne.w	405b2a <_vfiprintf_r+0x32a>
  405c44:	f01a 0f10 	tst.w	sl, #16
  405c48:	f040 82ef 	bne.w	40622a <_vfiprintf_r+0xa2a>
  405c4c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405c50:	f000 82eb 	beq.w	40622a <_vfiprintf_r+0xa2a>
  405c54:	f8dd b020 	ldr.w	fp, [sp, #32]
  405c58:	2500      	movs	r5, #0
  405c5a:	f8bb 4000 	ldrh.w	r4, [fp]
  405c5e:	f10b 0b04 	add.w	fp, fp, #4
  405c62:	2301      	movs	r3, #1
  405c64:	f8cd b020 	str.w	fp, [sp, #32]
  405c68:	e6db      	b.n	405a22 <_vfiprintf_r+0x222>
  405c6a:	46ac      	mov	ip, r5
  405c6c:	4d51      	ldr	r5, [pc, #324]	; (405db4 <_vfiprintf_r+0x5b4>)
  405c6e:	f01a 0f20 	tst.w	sl, #32
  405c72:	9004      	str	r0, [sp, #16]
  405c74:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405c78:	950a      	str	r5, [sp, #40]	; 0x28
  405c7a:	f000 80f0 	beq.w	405e5e <_vfiprintf_r+0x65e>
  405c7e:	9d08      	ldr	r5, [sp, #32]
  405c80:	1dea      	adds	r2, r5, #7
  405c82:	f022 0207 	bic.w	r2, r2, #7
  405c86:	f102 0b08 	add.w	fp, r2, #8
  405c8a:	f8cd b020 	str.w	fp, [sp, #32]
  405c8e:	e9d2 4500 	ldrd	r4, r5, [r2]
  405c92:	f01a 0f01 	tst.w	sl, #1
  405c96:	f000 82aa 	beq.w	4061ee <_vfiprintf_r+0x9ee>
  405c9a:	ea54 0b05 	orrs.w	fp, r4, r5
  405c9e:	f000 82a6 	beq.w	4061ee <_vfiprintf_r+0x9ee>
  405ca2:	2230      	movs	r2, #48	; 0x30
  405ca4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405ca8:	f04a 0a02 	orr.w	sl, sl, #2
  405cac:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405cb0:	2302      	movs	r3, #2
  405cb2:	e6b6      	b.n	405a22 <_vfiprintf_r+0x222>
  405cb4:	9b08      	ldr	r3, [sp, #32]
  405cb6:	f8dd b020 	ldr.w	fp, [sp, #32]
  405cba:	681b      	ldr	r3, [r3, #0]
  405cbc:	2401      	movs	r4, #1
  405cbe:	f04f 0500 	mov.w	r5, #0
  405cc2:	f10b 0b04 	add.w	fp, fp, #4
  405cc6:	9004      	str	r0, [sp, #16]
  405cc8:	9403      	str	r4, [sp, #12]
  405cca:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  405cce:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405cd2:	f8cd b020 	str.w	fp, [sp, #32]
  405cd6:	9405      	str	r4, [sp, #20]
  405cd8:	af16      	add	r7, sp, #88	; 0x58
  405cda:	f04f 0c00 	mov.w	ip, #0
  405cde:	e6d0      	b.n	405a82 <_vfiprintf_r+0x282>
  405ce0:	f01a 0f20 	tst.w	sl, #32
  405ce4:	9004      	str	r0, [sp, #16]
  405ce6:	46ac      	mov	ip, r5
  405ce8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405cec:	f47f af38 	bne.w	405b60 <_vfiprintf_r+0x360>
  405cf0:	f01a 0f10 	tst.w	sl, #16
  405cf4:	f040 82a7 	bne.w	406246 <_vfiprintf_r+0xa46>
  405cf8:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405cfc:	f000 82a3 	beq.w	406246 <_vfiprintf_r+0xa46>
  405d00:	f8dd b020 	ldr.w	fp, [sp, #32]
  405d04:	f9bb 4000 	ldrsh.w	r4, [fp]
  405d08:	f10b 0b04 	add.w	fp, fp, #4
  405d0c:	17e5      	asrs	r5, r4, #31
  405d0e:	4622      	mov	r2, r4
  405d10:	462b      	mov	r3, r5
  405d12:	f8cd b020 	str.w	fp, [sp, #32]
  405d16:	e72d      	b.n	405b74 <_vfiprintf_r+0x374>
  405d18:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  405d1c:	f898 3000 	ldrb.w	r3, [r8]
  405d20:	e5db      	b.n	4058da <_vfiprintf_r+0xda>
  405d22:	f898 3000 	ldrb.w	r3, [r8]
  405d26:	4642      	mov	r2, r8
  405d28:	2b6c      	cmp	r3, #108	; 0x6c
  405d2a:	bf03      	ittte	eq
  405d2c:	f108 0801 	addeq.w	r8, r8, #1
  405d30:	f04a 0a20 	orreq.w	sl, sl, #32
  405d34:	7853      	ldrbeq	r3, [r2, #1]
  405d36:	f04a 0a10 	orrne.w	sl, sl, #16
  405d3a:	e5ce      	b.n	4058da <_vfiprintf_r+0xda>
  405d3c:	f01a 0f20 	tst.w	sl, #32
  405d40:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405d44:	f000 82f7 	beq.w	406336 <_vfiprintf_r+0xb36>
  405d48:	9c08      	ldr	r4, [sp, #32]
  405d4a:	6821      	ldr	r1, [r4, #0]
  405d4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405d4e:	17e5      	asrs	r5, r4, #31
  405d50:	462b      	mov	r3, r5
  405d52:	9d08      	ldr	r5, [sp, #32]
  405d54:	4622      	mov	r2, r4
  405d56:	3504      	adds	r5, #4
  405d58:	9508      	str	r5, [sp, #32]
  405d5a:	e9c1 2300 	strd	r2, r3, [r1]
  405d5e:	e582      	b.n	405866 <_vfiprintf_r+0x66>
  405d60:	9c08      	ldr	r4, [sp, #32]
  405d62:	46ac      	mov	ip, r5
  405d64:	6827      	ldr	r7, [r4, #0]
  405d66:	f04f 0500 	mov.w	r5, #0
  405d6a:	9004      	str	r0, [sp, #16]
  405d6c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  405d70:	3404      	adds	r4, #4
  405d72:	2f00      	cmp	r7, #0
  405d74:	f000 8332 	beq.w	4063dc <_vfiprintf_r+0xbdc>
  405d78:	f1bc 0f00 	cmp.w	ip, #0
  405d7c:	4638      	mov	r0, r7
  405d7e:	f2c0 8307 	blt.w	406390 <_vfiprintf_r+0xb90>
  405d82:	4662      	mov	r2, ip
  405d84:	2100      	movs	r1, #0
  405d86:	f8cd c004 	str.w	ip, [sp, #4]
  405d8a:	f002 ff1b 	bl	408bc4 <memchr>
  405d8e:	f8dd c004 	ldr.w	ip, [sp, #4]
  405d92:	2800      	cmp	r0, #0
  405d94:	f000 833a 	beq.w	40640c <_vfiprintf_r+0xc0c>
  405d98:	1bc0      	subs	r0, r0, r7
  405d9a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  405d9e:	4560      	cmp	r0, ip
  405da0:	bfa8      	it	ge
  405da2:	4660      	movge	r0, ip
  405da4:	9005      	str	r0, [sp, #20]
  405da6:	9408      	str	r4, [sp, #32]
  405da8:	9507      	str	r5, [sp, #28]
  405daa:	f04f 0c00 	mov.w	ip, #0
  405dae:	e65b      	b.n	405a68 <_vfiprintf_r+0x268>
  405db0:	0040a9e4 	.word	0x0040a9e4
  405db4:	0040a990 	.word	0x0040a990
  405db8:	9b08      	ldr	r3, [sp, #32]
  405dba:	f8dd b020 	ldr.w	fp, [sp, #32]
  405dbe:	9004      	str	r0, [sp, #16]
  405dc0:	48b2      	ldr	r0, [pc, #712]	; (40608c <_vfiprintf_r+0x88c>)
  405dc2:	681c      	ldr	r4, [r3, #0]
  405dc4:	2230      	movs	r2, #48	; 0x30
  405dc6:	2378      	movs	r3, #120	; 0x78
  405dc8:	f10b 0b04 	add.w	fp, fp, #4
  405dcc:	46ac      	mov	ip, r5
  405dce:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405dd2:	f04a 0a02 	orr.w	sl, sl, #2
  405dd6:	f8cd b020 	str.w	fp, [sp, #32]
  405dda:	2500      	movs	r5, #0
  405ddc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405de0:	900a      	str	r0, [sp, #40]	; 0x28
  405de2:	2302      	movs	r3, #2
  405de4:	e61d      	b.n	405a22 <_vfiprintf_r+0x222>
  405de6:	f04a 0a20 	orr.w	sl, sl, #32
  405dea:	f898 3000 	ldrb.w	r3, [r8]
  405dee:	e574      	b.n	4058da <_vfiprintf_r+0xda>
  405df0:	f8dd b020 	ldr.w	fp, [sp, #32]
  405df4:	f8db 0000 	ldr.w	r0, [fp]
  405df8:	f10b 0304 	add.w	r3, fp, #4
  405dfc:	2800      	cmp	r0, #0
  405dfe:	f6ff adf7 	blt.w	4059f0 <_vfiprintf_r+0x1f0>
  405e02:	9308      	str	r3, [sp, #32]
  405e04:	f898 3000 	ldrb.w	r3, [r8]
  405e08:	e567      	b.n	4058da <_vfiprintf_r+0xda>
  405e0a:	f898 3000 	ldrb.w	r3, [r8]
  405e0e:	212b      	movs	r1, #43	; 0x2b
  405e10:	e563      	b.n	4058da <_vfiprintf_r+0xda>
  405e12:	f898 3000 	ldrb.w	r3, [r8]
  405e16:	f108 0401 	add.w	r4, r8, #1
  405e1a:	2b2a      	cmp	r3, #42	; 0x2a
  405e1c:	f000 8305 	beq.w	40642a <_vfiprintf_r+0xc2a>
  405e20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405e24:	2a09      	cmp	r2, #9
  405e26:	bf98      	it	ls
  405e28:	2500      	movls	r5, #0
  405e2a:	f200 82fa 	bhi.w	406422 <_vfiprintf_r+0xc22>
  405e2e:	f814 3b01 	ldrb.w	r3, [r4], #1
  405e32:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  405e36:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405e3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405e3e:	2a09      	cmp	r2, #9
  405e40:	d9f5      	bls.n	405e2e <_vfiprintf_r+0x62e>
  405e42:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  405e46:	46a0      	mov	r8, r4
  405e48:	e549      	b.n	4058de <_vfiprintf_r+0xde>
  405e4a:	4c90      	ldr	r4, [pc, #576]	; (40608c <_vfiprintf_r+0x88c>)
  405e4c:	f01a 0f20 	tst.w	sl, #32
  405e50:	9004      	str	r0, [sp, #16]
  405e52:	46ac      	mov	ip, r5
  405e54:	940a      	str	r4, [sp, #40]	; 0x28
  405e56:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405e5a:	f47f af10 	bne.w	405c7e <_vfiprintf_r+0x47e>
  405e5e:	f01a 0f10 	tst.w	sl, #16
  405e62:	f040 81ea 	bne.w	40623a <_vfiprintf_r+0xa3a>
  405e66:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405e6a:	f000 81e6 	beq.w	40623a <_vfiprintf_r+0xa3a>
  405e6e:	f8dd b020 	ldr.w	fp, [sp, #32]
  405e72:	2500      	movs	r5, #0
  405e74:	f8bb 4000 	ldrh.w	r4, [fp]
  405e78:	f10b 0b04 	add.w	fp, fp, #4
  405e7c:	f8cd b020 	str.w	fp, [sp, #32]
  405e80:	e707      	b.n	405c92 <_vfiprintf_r+0x492>
  405e82:	f898 3000 	ldrb.w	r3, [r8]
  405e86:	2900      	cmp	r1, #0
  405e88:	f47f ad27 	bne.w	4058da <_vfiprintf_r+0xda>
  405e8c:	2120      	movs	r1, #32
  405e8e:	e524      	b.n	4058da <_vfiprintf_r+0xda>
  405e90:	f04a 0a01 	orr.w	sl, sl, #1
  405e94:	f898 3000 	ldrb.w	r3, [r8]
  405e98:	e51f      	b.n	4058da <_vfiprintf_r+0xda>
  405e9a:	9004      	str	r0, [sp, #16]
  405e9c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405ea0:	2b00      	cmp	r3, #0
  405ea2:	f000 80f9 	beq.w	406098 <_vfiprintf_r+0x898>
  405ea6:	2501      	movs	r5, #1
  405ea8:	f04f 0b00 	mov.w	fp, #0
  405eac:	9503      	str	r5, [sp, #12]
  405eae:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405eb2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  405eb6:	9505      	str	r5, [sp, #20]
  405eb8:	af16      	add	r7, sp, #88	; 0x58
  405eba:	e70e      	b.n	405cda <_vfiprintf_r+0x4da>
  405ebc:	9806      	ldr	r0, [sp, #24]
  405ebe:	9902      	ldr	r1, [sp, #8]
  405ec0:	aa13      	add	r2, sp, #76	; 0x4c
  405ec2:	f7ff fc61 	bl	405788 <__sprint_r.part.0>
  405ec6:	2800      	cmp	r0, #0
  405ec8:	f040 80ed 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  405ecc:	9814      	ldr	r0, [sp, #80]	; 0x50
  405ece:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405ed0:	1c43      	adds	r3, r0, #1
  405ed2:	46cc      	mov	ip, r9
  405ed4:	e5fe      	b.n	405ad4 <_vfiprintf_r+0x2d4>
  405ed6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405ed8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405eda:	1c59      	adds	r1, r3, #1
  405edc:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405ee0:	b168      	cbz	r0, 405efe <_vfiprintf_r+0x6fe>
  405ee2:	3201      	adds	r2, #1
  405ee4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  405ee8:	2301      	movs	r3, #1
  405eea:	2907      	cmp	r1, #7
  405eec:	9215      	str	r2, [sp, #84]	; 0x54
  405eee:	9114      	str	r1, [sp, #80]	; 0x50
  405ef0:	e886 0009 	stmia.w	r6, {r0, r3}
  405ef4:	f300 8160 	bgt.w	4061b8 <_vfiprintf_r+0x9b8>
  405ef8:	460b      	mov	r3, r1
  405efa:	3608      	adds	r6, #8
  405efc:	3101      	adds	r1, #1
  405efe:	9c07      	ldr	r4, [sp, #28]
  405f00:	b164      	cbz	r4, 405f1c <_vfiprintf_r+0x71c>
  405f02:	3202      	adds	r2, #2
  405f04:	a812      	add	r0, sp, #72	; 0x48
  405f06:	2302      	movs	r3, #2
  405f08:	2907      	cmp	r1, #7
  405f0a:	9215      	str	r2, [sp, #84]	; 0x54
  405f0c:	9114      	str	r1, [sp, #80]	; 0x50
  405f0e:	e886 0009 	stmia.w	r6, {r0, r3}
  405f12:	f300 8157 	bgt.w	4061c4 <_vfiprintf_r+0x9c4>
  405f16:	460b      	mov	r3, r1
  405f18:	3608      	adds	r6, #8
  405f1a:	3101      	adds	r1, #1
  405f1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405f1e:	2d80      	cmp	r5, #128	; 0x80
  405f20:	f000 8101 	beq.w	406126 <_vfiprintf_r+0x926>
  405f24:	9d05      	ldr	r5, [sp, #20]
  405f26:	ebc5 040c 	rsb	r4, r5, ip
  405f2a:	2c00      	cmp	r4, #0
  405f2c:	dd2f      	ble.n	405f8e <_vfiprintf_r+0x78e>
  405f2e:	2c10      	cmp	r4, #16
  405f30:	4d57      	ldr	r5, [pc, #348]	; (406090 <_vfiprintf_r+0x890>)
  405f32:	dd22      	ble.n	405f7a <_vfiprintf_r+0x77a>
  405f34:	4630      	mov	r0, r6
  405f36:	f04f 0b10 	mov.w	fp, #16
  405f3a:	462e      	mov	r6, r5
  405f3c:	4625      	mov	r5, r4
  405f3e:	9c06      	ldr	r4, [sp, #24]
  405f40:	e006      	b.n	405f50 <_vfiprintf_r+0x750>
  405f42:	f103 0c02 	add.w	ip, r3, #2
  405f46:	3008      	adds	r0, #8
  405f48:	460b      	mov	r3, r1
  405f4a:	3d10      	subs	r5, #16
  405f4c:	2d10      	cmp	r5, #16
  405f4e:	dd10      	ble.n	405f72 <_vfiprintf_r+0x772>
  405f50:	1c59      	adds	r1, r3, #1
  405f52:	3210      	adds	r2, #16
  405f54:	2907      	cmp	r1, #7
  405f56:	9215      	str	r2, [sp, #84]	; 0x54
  405f58:	e880 0840 	stmia.w	r0, {r6, fp}
  405f5c:	9114      	str	r1, [sp, #80]	; 0x50
  405f5e:	ddf0      	ble.n	405f42 <_vfiprintf_r+0x742>
  405f60:	2a00      	cmp	r2, #0
  405f62:	d163      	bne.n	40602c <_vfiprintf_r+0x82c>
  405f64:	3d10      	subs	r5, #16
  405f66:	2d10      	cmp	r5, #16
  405f68:	f04f 0c01 	mov.w	ip, #1
  405f6c:	4613      	mov	r3, r2
  405f6e:	4648      	mov	r0, r9
  405f70:	dcee      	bgt.n	405f50 <_vfiprintf_r+0x750>
  405f72:	462c      	mov	r4, r5
  405f74:	4661      	mov	r1, ip
  405f76:	4635      	mov	r5, r6
  405f78:	4606      	mov	r6, r0
  405f7a:	4422      	add	r2, r4
  405f7c:	2907      	cmp	r1, #7
  405f7e:	9215      	str	r2, [sp, #84]	; 0x54
  405f80:	6035      	str	r5, [r6, #0]
  405f82:	6074      	str	r4, [r6, #4]
  405f84:	9114      	str	r1, [sp, #80]	; 0x50
  405f86:	f300 80c1 	bgt.w	40610c <_vfiprintf_r+0x90c>
  405f8a:	3608      	adds	r6, #8
  405f8c:	3101      	adds	r1, #1
  405f8e:	9d05      	ldr	r5, [sp, #20]
  405f90:	2907      	cmp	r1, #7
  405f92:	442a      	add	r2, r5
  405f94:	9215      	str	r2, [sp, #84]	; 0x54
  405f96:	6037      	str	r7, [r6, #0]
  405f98:	6075      	str	r5, [r6, #4]
  405f9a:	9114      	str	r1, [sp, #80]	; 0x50
  405f9c:	f340 80c1 	ble.w	406122 <_vfiprintf_r+0x922>
  405fa0:	2a00      	cmp	r2, #0
  405fa2:	f040 8130 	bne.w	406206 <_vfiprintf_r+0xa06>
  405fa6:	9214      	str	r2, [sp, #80]	; 0x50
  405fa8:	464e      	mov	r6, r9
  405faa:	f01a 0f04 	tst.w	sl, #4
  405fae:	f000 808b 	beq.w	4060c8 <_vfiprintf_r+0x8c8>
  405fb2:	9d04      	ldr	r5, [sp, #16]
  405fb4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405fb8:	ebcb 0405 	rsb	r4, fp, r5
  405fbc:	2c00      	cmp	r4, #0
  405fbe:	f340 8083 	ble.w	4060c8 <_vfiprintf_r+0x8c8>
  405fc2:	2c10      	cmp	r4, #16
  405fc4:	f340 821e 	ble.w	406404 <_vfiprintf_r+0xc04>
  405fc8:	9914      	ldr	r1, [sp, #80]	; 0x50
  405fca:	4d32      	ldr	r5, [pc, #200]	; (406094 <_vfiprintf_r+0x894>)
  405fcc:	2710      	movs	r7, #16
  405fce:	f8dd a018 	ldr.w	sl, [sp, #24]
  405fd2:	f8dd b008 	ldr.w	fp, [sp, #8]
  405fd6:	e005      	b.n	405fe4 <_vfiprintf_r+0x7e4>
  405fd8:	1c88      	adds	r0, r1, #2
  405fda:	3608      	adds	r6, #8
  405fdc:	4619      	mov	r1, r3
  405fde:	3c10      	subs	r4, #16
  405fe0:	2c10      	cmp	r4, #16
  405fe2:	dd10      	ble.n	406006 <_vfiprintf_r+0x806>
  405fe4:	1c4b      	adds	r3, r1, #1
  405fe6:	3210      	adds	r2, #16
  405fe8:	2b07      	cmp	r3, #7
  405fea:	9215      	str	r2, [sp, #84]	; 0x54
  405fec:	e886 00a0 	stmia.w	r6, {r5, r7}
  405ff0:	9314      	str	r3, [sp, #80]	; 0x50
  405ff2:	ddf1      	ble.n	405fd8 <_vfiprintf_r+0x7d8>
  405ff4:	2a00      	cmp	r2, #0
  405ff6:	d17d      	bne.n	4060f4 <_vfiprintf_r+0x8f4>
  405ff8:	3c10      	subs	r4, #16
  405ffa:	2c10      	cmp	r4, #16
  405ffc:	f04f 0001 	mov.w	r0, #1
  406000:	4611      	mov	r1, r2
  406002:	464e      	mov	r6, r9
  406004:	dcee      	bgt.n	405fe4 <_vfiprintf_r+0x7e4>
  406006:	4422      	add	r2, r4
  406008:	2807      	cmp	r0, #7
  40600a:	9215      	str	r2, [sp, #84]	; 0x54
  40600c:	6035      	str	r5, [r6, #0]
  40600e:	6074      	str	r4, [r6, #4]
  406010:	9014      	str	r0, [sp, #80]	; 0x50
  406012:	dd59      	ble.n	4060c8 <_vfiprintf_r+0x8c8>
  406014:	2a00      	cmp	r2, #0
  406016:	d14f      	bne.n	4060b8 <_vfiprintf_r+0x8b8>
  406018:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40601a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40601e:	9d04      	ldr	r5, [sp, #16]
  406020:	45ab      	cmp	fp, r5
  406022:	bfac      	ite	ge
  406024:	445c      	addge	r4, fp
  406026:	1964      	addlt	r4, r4, r5
  406028:	9409      	str	r4, [sp, #36]	; 0x24
  40602a:	e05e      	b.n	4060ea <_vfiprintf_r+0x8ea>
  40602c:	4620      	mov	r0, r4
  40602e:	9902      	ldr	r1, [sp, #8]
  406030:	aa13      	add	r2, sp, #76	; 0x4c
  406032:	f7ff fba9 	bl	405788 <__sprint_r.part.0>
  406036:	2800      	cmp	r0, #0
  406038:	d135      	bne.n	4060a6 <_vfiprintf_r+0x8a6>
  40603a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40603c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40603e:	f103 0c01 	add.w	ip, r3, #1
  406042:	4648      	mov	r0, r9
  406044:	e781      	b.n	405f4a <_vfiprintf_r+0x74a>
  406046:	08e0      	lsrs	r0, r4, #3
  406048:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40604c:	f004 0207 	and.w	r2, r4, #7
  406050:	08e9      	lsrs	r1, r5, #3
  406052:	3230      	adds	r2, #48	; 0x30
  406054:	ea50 0b01 	orrs.w	fp, r0, r1
  406058:	461f      	mov	r7, r3
  40605a:	701a      	strb	r2, [r3, #0]
  40605c:	4604      	mov	r4, r0
  40605e:	460d      	mov	r5, r1
  406060:	f103 33ff 	add.w	r3, r3, #4294967295
  406064:	d1ef      	bne.n	406046 <_vfiprintf_r+0x846>
  406066:	f01a 0f01 	tst.w	sl, #1
  40606a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40606e:	4639      	mov	r1, r7
  406070:	f000 80b9 	beq.w	4061e6 <_vfiprintf_r+0x9e6>
  406074:	2a30      	cmp	r2, #48	; 0x30
  406076:	f43f acf4 	beq.w	405a62 <_vfiprintf_r+0x262>
  40607a:	461f      	mov	r7, r3
  40607c:	ebc7 0509 	rsb	r5, r7, r9
  406080:	2330      	movs	r3, #48	; 0x30
  406082:	9505      	str	r5, [sp, #20]
  406084:	f801 3c01 	strb.w	r3, [r1, #-1]
  406088:	e4ee      	b.n	405a68 <_vfiprintf_r+0x268>
  40608a:	bf00      	nop
  40608c:	0040a9a4 	.word	0x0040a9a4
  406090:	0040a9d4 	.word	0x0040a9d4
  406094:	0040a9e4 	.word	0x0040a9e4
  406098:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40609a:	b123      	cbz	r3, 4060a6 <_vfiprintf_r+0x8a6>
  40609c:	9806      	ldr	r0, [sp, #24]
  40609e:	9902      	ldr	r1, [sp, #8]
  4060a0:	aa13      	add	r2, sp, #76	; 0x4c
  4060a2:	f7ff fb71 	bl	405788 <__sprint_r.part.0>
  4060a6:	9c02      	ldr	r4, [sp, #8]
  4060a8:	89a3      	ldrh	r3, [r4, #12]
  4060aa:	065b      	lsls	r3, r3, #25
  4060ac:	f53f ac98 	bmi.w	4059e0 <_vfiprintf_r+0x1e0>
  4060b0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4060b2:	b031      	add	sp, #196	; 0xc4
  4060b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060b8:	9806      	ldr	r0, [sp, #24]
  4060ba:	9902      	ldr	r1, [sp, #8]
  4060bc:	aa13      	add	r2, sp, #76	; 0x4c
  4060be:	f7ff fb63 	bl	405788 <__sprint_r.part.0>
  4060c2:	2800      	cmp	r0, #0
  4060c4:	d1ef      	bne.n	4060a6 <_vfiprintf_r+0x8a6>
  4060c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4060c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4060ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4060ce:	9d04      	ldr	r5, [sp, #16]
  4060d0:	45ab      	cmp	fp, r5
  4060d2:	bfac      	ite	ge
  4060d4:	445c      	addge	r4, fp
  4060d6:	1964      	addlt	r4, r4, r5
  4060d8:	9409      	str	r4, [sp, #36]	; 0x24
  4060da:	b132      	cbz	r2, 4060ea <_vfiprintf_r+0x8ea>
  4060dc:	9806      	ldr	r0, [sp, #24]
  4060de:	9902      	ldr	r1, [sp, #8]
  4060e0:	aa13      	add	r2, sp, #76	; 0x4c
  4060e2:	f7ff fb51 	bl	405788 <__sprint_r.part.0>
  4060e6:	2800      	cmp	r0, #0
  4060e8:	d1dd      	bne.n	4060a6 <_vfiprintf_r+0x8a6>
  4060ea:	2000      	movs	r0, #0
  4060ec:	9014      	str	r0, [sp, #80]	; 0x50
  4060ee:	464e      	mov	r6, r9
  4060f0:	f7ff bbb9 	b.w	405866 <_vfiprintf_r+0x66>
  4060f4:	4650      	mov	r0, sl
  4060f6:	4659      	mov	r1, fp
  4060f8:	aa13      	add	r2, sp, #76	; 0x4c
  4060fa:	f7ff fb45 	bl	405788 <__sprint_r.part.0>
  4060fe:	2800      	cmp	r0, #0
  406100:	d1d1      	bne.n	4060a6 <_vfiprintf_r+0x8a6>
  406102:	9914      	ldr	r1, [sp, #80]	; 0x50
  406104:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406106:	1c48      	adds	r0, r1, #1
  406108:	464e      	mov	r6, r9
  40610a:	e768      	b.n	405fde <_vfiprintf_r+0x7de>
  40610c:	2a00      	cmp	r2, #0
  40610e:	f040 80f7 	bne.w	406300 <_vfiprintf_r+0xb00>
  406112:	9c05      	ldr	r4, [sp, #20]
  406114:	2301      	movs	r3, #1
  406116:	9720      	str	r7, [sp, #128]	; 0x80
  406118:	9421      	str	r4, [sp, #132]	; 0x84
  40611a:	9415      	str	r4, [sp, #84]	; 0x54
  40611c:	4622      	mov	r2, r4
  40611e:	9314      	str	r3, [sp, #80]	; 0x50
  406120:	464e      	mov	r6, r9
  406122:	3608      	adds	r6, #8
  406124:	e741      	b.n	405faa <_vfiprintf_r+0x7aa>
  406126:	9d04      	ldr	r5, [sp, #16]
  406128:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40612c:	ebcb 0405 	rsb	r4, fp, r5
  406130:	2c00      	cmp	r4, #0
  406132:	f77f aef7 	ble.w	405f24 <_vfiprintf_r+0x724>
  406136:	2c10      	cmp	r4, #16
  406138:	4da6      	ldr	r5, [pc, #664]	; (4063d4 <_vfiprintf_r+0xbd4>)
  40613a:	f340 8170 	ble.w	40641e <_vfiprintf_r+0xc1e>
  40613e:	4629      	mov	r1, r5
  406140:	f04f 0b10 	mov.w	fp, #16
  406144:	4625      	mov	r5, r4
  406146:	4664      	mov	r4, ip
  406148:	46b4      	mov	ip, r6
  40614a:	460e      	mov	r6, r1
  40614c:	e006      	b.n	40615c <_vfiprintf_r+0x95c>
  40614e:	1c98      	adds	r0, r3, #2
  406150:	f10c 0c08 	add.w	ip, ip, #8
  406154:	460b      	mov	r3, r1
  406156:	3d10      	subs	r5, #16
  406158:	2d10      	cmp	r5, #16
  40615a:	dd0f      	ble.n	40617c <_vfiprintf_r+0x97c>
  40615c:	1c59      	adds	r1, r3, #1
  40615e:	3210      	adds	r2, #16
  406160:	2907      	cmp	r1, #7
  406162:	9215      	str	r2, [sp, #84]	; 0x54
  406164:	e88c 0840 	stmia.w	ip, {r6, fp}
  406168:	9114      	str	r1, [sp, #80]	; 0x50
  40616a:	ddf0      	ble.n	40614e <_vfiprintf_r+0x94e>
  40616c:	b9ba      	cbnz	r2, 40619e <_vfiprintf_r+0x99e>
  40616e:	3d10      	subs	r5, #16
  406170:	2d10      	cmp	r5, #16
  406172:	f04f 0001 	mov.w	r0, #1
  406176:	4613      	mov	r3, r2
  406178:	46cc      	mov	ip, r9
  40617a:	dcef      	bgt.n	40615c <_vfiprintf_r+0x95c>
  40617c:	4633      	mov	r3, r6
  40617e:	4666      	mov	r6, ip
  406180:	46a4      	mov	ip, r4
  406182:	462c      	mov	r4, r5
  406184:	461d      	mov	r5, r3
  406186:	4422      	add	r2, r4
  406188:	2807      	cmp	r0, #7
  40618a:	9215      	str	r2, [sp, #84]	; 0x54
  40618c:	6035      	str	r5, [r6, #0]
  40618e:	6074      	str	r4, [r6, #4]
  406190:	9014      	str	r0, [sp, #80]	; 0x50
  406192:	f300 80af 	bgt.w	4062f4 <_vfiprintf_r+0xaf4>
  406196:	3608      	adds	r6, #8
  406198:	1c41      	adds	r1, r0, #1
  40619a:	4603      	mov	r3, r0
  40619c:	e6c2      	b.n	405f24 <_vfiprintf_r+0x724>
  40619e:	9806      	ldr	r0, [sp, #24]
  4061a0:	9902      	ldr	r1, [sp, #8]
  4061a2:	aa13      	add	r2, sp, #76	; 0x4c
  4061a4:	f7ff faf0 	bl	405788 <__sprint_r.part.0>
  4061a8:	2800      	cmp	r0, #0
  4061aa:	f47f af7c 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  4061ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4061b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4061b2:	1c58      	adds	r0, r3, #1
  4061b4:	46cc      	mov	ip, r9
  4061b6:	e7ce      	b.n	406156 <_vfiprintf_r+0x956>
  4061b8:	2a00      	cmp	r2, #0
  4061ba:	d179      	bne.n	4062b0 <_vfiprintf_r+0xab0>
  4061bc:	4619      	mov	r1, r3
  4061be:	464e      	mov	r6, r9
  4061c0:	4613      	mov	r3, r2
  4061c2:	e69c      	b.n	405efe <_vfiprintf_r+0x6fe>
  4061c4:	2a00      	cmp	r2, #0
  4061c6:	f040 8084 	bne.w	4062d2 <_vfiprintf_r+0xad2>
  4061ca:	2101      	movs	r1, #1
  4061cc:	4613      	mov	r3, r2
  4061ce:	464e      	mov	r6, r9
  4061d0:	e6a4      	b.n	405f1c <_vfiprintf_r+0x71c>
  4061d2:	464f      	mov	r7, r9
  4061d4:	e448      	b.n	405a68 <_vfiprintf_r+0x268>
  4061d6:	2d00      	cmp	r5, #0
  4061d8:	bf08      	it	eq
  4061da:	2c0a      	cmpeq	r4, #10
  4061dc:	d246      	bcs.n	40626c <_vfiprintf_r+0xa6c>
  4061de:	3430      	adds	r4, #48	; 0x30
  4061e0:	af30      	add	r7, sp, #192	; 0xc0
  4061e2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4061e6:	ebc7 0309 	rsb	r3, r7, r9
  4061ea:	9305      	str	r3, [sp, #20]
  4061ec:	e43c      	b.n	405a68 <_vfiprintf_r+0x268>
  4061ee:	2302      	movs	r3, #2
  4061f0:	e417      	b.n	405a22 <_vfiprintf_r+0x222>
  4061f2:	2a00      	cmp	r2, #0
  4061f4:	f040 80af 	bne.w	406356 <_vfiprintf_r+0xb56>
  4061f8:	4613      	mov	r3, r2
  4061fa:	2101      	movs	r1, #1
  4061fc:	464e      	mov	r6, r9
  4061fe:	e66d      	b.n	405edc <_vfiprintf_r+0x6dc>
  406200:	4644      	mov	r4, r8
  406202:	f7ff bb58 	b.w	4058b6 <_vfiprintf_r+0xb6>
  406206:	9806      	ldr	r0, [sp, #24]
  406208:	9902      	ldr	r1, [sp, #8]
  40620a:	aa13      	add	r2, sp, #76	; 0x4c
  40620c:	f7ff fabc 	bl	405788 <__sprint_r.part.0>
  406210:	2800      	cmp	r0, #0
  406212:	f47f af48 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  406216:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406218:	464e      	mov	r6, r9
  40621a:	e6c6      	b.n	405faa <_vfiprintf_r+0x7aa>
  40621c:	9d08      	ldr	r5, [sp, #32]
  40621e:	682c      	ldr	r4, [r5, #0]
  406220:	3504      	adds	r5, #4
  406222:	9508      	str	r5, [sp, #32]
  406224:	2500      	movs	r5, #0
  406226:	f7ff bbfc 	b.w	405a22 <_vfiprintf_r+0x222>
  40622a:	9d08      	ldr	r5, [sp, #32]
  40622c:	2301      	movs	r3, #1
  40622e:	682c      	ldr	r4, [r5, #0]
  406230:	3504      	adds	r5, #4
  406232:	9508      	str	r5, [sp, #32]
  406234:	2500      	movs	r5, #0
  406236:	f7ff bbf4 	b.w	405a22 <_vfiprintf_r+0x222>
  40623a:	9d08      	ldr	r5, [sp, #32]
  40623c:	682c      	ldr	r4, [r5, #0]
  40623e:	3504      	adds	r5, #4
  406240:	9508      	str	r5, [sp, #32]
  406242:	2500      	movs	r5, #0
  406244:	e525      	b.n	405c92 <_vfiprintf_r+0x492>
  406246:	9d08      	ldr	r5, [sp, #32]
  406248:	682c      	ldr	r4, [r5, #0]
  40624a:	3504      	adds	r5, #4
  40624c:	9508      	str	r5, [sp, #32]
  40624e:	17e5      	asrs	r5, r4, #31
  406250:	4622      	mov	r2, r4
  406252:	462b      	mov	r3, r5
  406254:	e48e      	b.n	405b74 <_vfiprintf_r+0x374>
  406256:	9806      	ldr	r0, [sp, #24]
  406258:	9902      	ldr	r1, [sp, #8]
  40625a:	aa13      	add	r2, sp, #76	; 0x4c
  40625c:	f7ff fa94 	bl	405788 <__sprint_r.part.0>
  406260:	2800      	cmp	r0, #0
  406262:	f47f af20 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  406266:	464e      	mov	r6, r9
  406268:	f7ff bb9a 	b.w	4059a0 <_vfiprintf_r+0x1a0>
  40626c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  406270:	9603      	str	r6, [sp, #12]
  406272:	465e      	mov	r6, fp
  406274:	46e3      	mov	fp, ip
  406276:	4620      	mov	r0, r4
  406278:	4629      	mov	r1, r5
  40627a:	220a      	movs	r2, #10
  40627c:	2300      	movs	r3, #0
  40627e:	f004 f81d 	bl	40a2bc <__aeabi_uldivmod>
  406282:	3230      	adds	r2, #48	; 0x30
  406284:	7032      	strb	r2, [r6, #0]
  406286:	4620      	mov	r0, r4
  406288:	4629      	mov	r1, r5
  40628a:	220a      	movs	r2, #10
  40628c:	2300      	movs	r3, #0
  40628e:	f004 f815 	bl	40a2bc <__aeabi_uldivmod>
  406292:	4604      	mov	r4, r0
  406294:	460d      	mov	r5, r1
  406296:	ea54 0005 	orrs.w	r0, r4, r5
  40629a:	4637      	mov	r7, r6
  40629c:	f106 36ff 	add.w	r6, r6, #4294967295
  4062a0:	d1e9      	bne.n	406276 <_vfiprintf_r+0xa76>
  4062a2:	ebc7 0309 	rsb	r3, r7, r9
  4062a6:	46dc      	mov	ip, fp
  4062a8:	9e03      	ldr	r6, [sp, #12]
  4062aa:	9305      	str	r3, [sp, #20]
  4062ac:	f7ff bbdc 	b.w	405a68 <_vfiprintf_r+0x268>
  4062b0:	9806      	ldr	r0, [sp, #24]
  4062b2:	9902      	ldr	r1, [sp, #8]
  4062b4:	aa13      	add	r2, sp, #76	; 0x4c
  4062b6:	f8cd c004 	str.w	ip, [sp, #4]
  4062ba:	f7ff fa65 	bl	405788 <__sprint_r.part.0>
  4062be:	f8dd c004 	ldr.w	ip, [sp, #4]
  4062c2:	2800      	cmp	r0, #0
  4062c4:	f47f aeef 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  4062c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4062cc:	1c59      	adds	r1, r3, #1
  4062ce:	464e      	mov	r6, r9
  4062d0:	e615      	b.n	405efe <_vfiprintf_r+0x6fe>
  4062d2:	9806      	ldr	r0, [sp, #24]
  4062d4:	9902      	ldr	r1, [sp, #8]
  4062d6:	aa13      	add	r2, sp, #76	; 0x4c
  4062d8:	f8cd c004 	str.w	ip, [sp, #4]
  4062dc:	f7ff fa54 	bl	405788 <__sprint_r.part.0>
  4062e0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4062e4:	2800      	cmp	r0, #0
  4062e6:	f47f aede 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  4062ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4062ee:	1c59      	adds	r1, r3, #1
  4062f0:	464e      	mov	r6, r9
  4062f2:	e613      	b.n	405f1c <_vfiprintf_r+0x71c>
  4062f4:	2a00      	cmp	r2, #0
  4062f6:	d156      	bne.n	4063a6 <_vfiprintf_r+0xba6>
  4062f8:	2101      	movs	r1, #1
  4062fa:	4613      	mov	r3, r2
  4062fc:	464e      	mov	r6, r9
  4062fe:	e611      	b.n	405f24 <_vfiprintf_r+0x724>
  406300:	9806      	ldr	r0, [sp, #24]
  406302:	9902      	ldr	r1, [sp, #8]
  406304:	aa13      	add	r2, sp, #76	; 0x4c
  406306:	f7ff fa3f 	bl	405788 <__sprint_r.part.0>
  40630a:	2800      	cmp	r0, #0
  40630c:	f47f aecb 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  406310:	9914      	ldr	r1, [sp, #80]	; 0x50
  406312:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406314:	3101      	adds	r1, #1
  406316:	464e      	mov	r6, r9
  406318:	e639      	b.n	405f8e <_vfiprintf_r+0x78e>
  40631a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40631e:	4264      	negs	r4, r4
  406320:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  406324:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  406328:	f8cd b01c 	str.w	fp, [sp, #28]
  40632c:	f8cd c014 	str.w	ip, [sp, #20]
  406330:	2301      	movs	r3, #1
  406332:	f7ff bb7e 	b.w	405a32 <_vfiprintf_r+0x232>
  406336:	f01a 0f10 	tst.w	sl, #16
  40633a:	d11d      	bne.n	406378 <_vfiprintf_r+0xb78>
  40633c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406340:	d058      	beq.n	4063f4 <_vfiprintf_r+0xbf4>
  406342:	9d08      	ldr	r5, [sp, #32]
  406344:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406348:	682b      	ldr	r3, [r5, #0]
  40634a:	3504      	adds	r5, #4
  40634c:	9508      	str	r5, [sp, #32]
  40634e:	f8a3 b000 	strh.w	fp, [r3]
  406352:	f7ff ba88 	b.w	405866 <_vfiprintf_r+0x66>
  406356:	9806      	ldr	r0, [sp, #24]
  406358:	9902      	ldr	r1, [sp, #8]
  40635a:	aa13      	add	r2, sp, #76	; 0x4c
  40635c:	f8cd c004 	str.w	ip, [sp, #4]
  406360:	f7ff fa12 	bl	405788 <__sprint_r.part.0>
  406364:	f8dd c004 	ldr.w	ip, [sp, #4]
  406368:	2800      	cmp	r0, #0
  40636a:	f47f ae9c 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  40636e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406370:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406372:	1c59      	adds	r1, r3, #1
  406374:	464e      	mov	r6, r9
  406376:	e5b1      	b.n	405edc <_vfiprintf_r+0x6dc>
  406378:	f8dd b020 	ldr.w	fp, [sp, #32]
  40637c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40637e:	f8db 3000 	ldr.w	r3, [fp]
  406382:	f10b 0b04 	add.w	fp, fp, #4
  406386:	f8cd b020 	str.w	fp, [sp, #32]
  40638a:	601c      	str	r4, [r3, #0]
  40638c:	f7ff ba6b 	b.w	405866 <_vfiprintf_r+0x66>
  406390:	9408      	str	r4, [sp, #32]
  406392:	f003 fbef 	bl	409b74 <strlen>
  406396:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40639a:	9005      	str	r0, [sp, #20]
  40639c:	9407      	str	r4, [sp, #28]
  40639e:	f04f 0c00 	mov.w	ip, #0
  4063a2:	f7ff bb61 	b.w	405a68 <_vfiprintf_r+0x268>
  4063a6:	9806      	ldr	r0, [sp, #24]
  4063a8:	9902      	ldr	r1, [sp, #8]
  4063aa:	aa13      	add	r2, sp, #76	; 0x4c
  4063ac:	f8cd c004 	str.w	ip, [sp, #4]
  4063b0:	f7ff f9ea 	bl	405788 <__sprint_r.part.0>
  4063b4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4063b8:	2800      	cmp	r0, #0
  4063ba:	f47f ae74 	bne.w	4060a6 <_vfiprintf_r+0x8a6>
  4063be:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4063c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063c2:	1c59      	adds	r1, r3, #1
  4063c4:	464e      	mov	r6, r9
  4063c6:	e5ad      	b.n	405f24 <_vfiprintf_r+0x724>
  4063c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4063ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063cc:	3301      	adds	r3, #1
  4063ce:	4d02      	ldr	r5, [pc, #8]	; (4063d8 <_vfiprintf_r+0xbd8>)
  4063d0:	f7ff bb9a 	b.w	405b08 <_vfiprintf_r+0x308>
  4063d4:	0040a9d4 	.word	0x0040a9d4
  4063d8:	0040a9e4 	.word	0x0040a9e4
  4063dc:	f1bc 0f06 	cmp.w	ip, #6
  4063e0:	bf34      	ite	cc
  4063e2:	4663      	movcc	r3, ip
  4063e4:	2306      	movcs	r3, #6
  4063e6:	9408      	str	r4, [sp, #32]
  4063e8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4063ec:	9305      	str	r3, [sp, #20]
  4063ee:	9403      	str	r4, [sp, #12]
  4063f0:	4f16      	ldr	r7, [pc, #88]	; (40644c <_vfiprintf_r+0xc4c>)
  4063f2:	e472      	b.n	405cda <_vfiprintf_r+0x4da>
  4063f4:	9c08      	ldr	r4, [sp, #32]
  4063f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4063f8:	6823      	ldr	r3, [r4, #0]
  4063fa:	3404      	adds	r4, #4
  4063fc:	9408      	str	r4, [sp, #32]
  4063fe:	601d      	str	r5, [r3, #0]
  406400:	f7ff ba31 	b.w	405866 <_vfiprintf_r+0x66>
  406404:	9814      	ldr	r0, [sp, #80]	; 0x50
  406406:	4d12      	ldr	r5, [pc, #72]	; (406450 <_vfiprintf_r+0xc50>)
  406408:	3001      	adds	r0, #1
  40640a:	e5fc      	b.n	406006 <_vfiprintf_r+0x806>
  40640c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  406410:	f8cd c014 	str.w	ip, [sp, #20]
  406414:	9507      	str	r5, [sp, #28]
  406416:	9408      	str	r4, [sp, #32]
  406418:	4684      	mov	ip, r0
  40641a:	f7ff bb25 	b.w	405a68 <_vfiprintf_r+0x268>
  40641e:	4608      	mov	r0, r1
  406420:	e6b1      	b.n	406186 <_vfiprintf_r+0x986>
  406422:	46a0      	mov	r8, r4
  406424:	2500      	movs	r5, #0
  406426:	f7ff ba5a 	b.w	4058de <_vfiprintf_r+0xde>
  40642a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40642e:	f898 3001 	ldrb.w	r3, [r8, #1]
  406432:	f8db 5000 	ldr.w	r5, [fp]
  406436:	f10b 0204 	add.w	r2, fp, #4
  40643a:	2d00      	cmp	r5, #0
  40643c:	9208      	str	r2, [sp, #32]
  40643e:	46a0      	mov	r8, r4
  406440:	f6bf aa4b 	bge.w	4058da <_vfiprintf_r+0xda>
  406444:	f04f 35ff 	mov.w	r5, #4294967295
  406448:	f7ff ba47 	b.w	4058da <_vfiprintf_r+0xda>
  40644c:	0040a9b8 	.word	0x0040a9b8
  406450:	0040a9e4 	.word	0x0040a9e4

00406454 <__sbprintf>:
  406454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406458:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40645a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40645e:	4688      	mov	r8, r1
  406460:	9719      	str	r7, [sp, #100]	; 0x64
  406462:	f8d8 701c 	ldr.w	r7, [r8, #28]
  406466:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40646a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40646e:	9707      	str	r7, [sp, #28]
  406470:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  406474:	ac1a      	add	r4, sp, #104	; 0x68
  406476:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40647a:	f02a 0a02 	bic.w	sl, sl, #2
  40647e:	2600      	movs	r6, #0
  406480:	4669      	mov	r1, sp
  406482:	9400      	str	r4, [sp, #0]
  406484:	9404      	str	r4, [sp, #16]
  406486:	9502      	str	r5, [sp, #8]
  406488:	9505      	str	r5, [sp, #20]
  40648a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40648e:	f8ad 900e 	strh.w	r9, [sp, #14]
  406492:	9709      	str	r7, [sp, #36]	; 0x24
  406494:	9606      	str	r6, [sp, #24]
  406496:	4605      	mov	r5, r0
  406498:	f7ff f9b2 	bl	405800 <_vfiprintf_r>
  40649c:	1e04      	subs	r4, r0, #0
  40649e:	db07      	blt.n	4064b0 <__sbprintf+0x5c>
  4064a0:	4628      	mov	r0, r5
  4064a2:	4669      	mov	r1, sp
  4064a4:	f001 f8e0 	bl	407668 <_fflush_r>
  4064a8:	42b0      	cmp	r0, r6
  4064aa:	bf18      	it	ne
  4064ac:	f04f 34ff 	movne.w	r4, #4294967295
  4064b0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4064b4:	065b      	lsls	r3, r3, #25
  4064b6:	d505      	bpl.n	4064c4 <__sbprintf+0x70>
  4064b8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4064bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064c0:	f8a8 300c 	strh.w	r3, [r8, #12]
  4064c4:	4620      	mov	r0, r4
  4064c6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4064ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064ce:	bf00      	nop

004064d0 <__swsetup_r>:
  4064d0:	4b2f      	ldr	r3, [pc, #188]	; (406590 <__swsetup_r+0xc0>)
  4064d2:	b570      	push	{r4, r5, r6, lr}
  4064d4:	4606      	mov	r6, r0
  4064d6:	6818      	ldr	r0, [r3, #0]
  4064d8:	460c      	mov	r4, r1
  4064da:	b110      	cbz	r0, 4064e2 <__swsetup_r+0x12>
  4064dc:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4064de:	2a00      	cmp	r2, #0
  4064e0:	d036      	beq.n	406550 <__swsetup_r+0x80>
  4064e2:	89a5      	ldrh	r5, [r4, #12]
  4064e4:	b2ab      	uxth	r3, r5
  4064e6:	0719      	lsls	r1, r3, #28
  4064e8:	d50c      	bpl.n	406504 <__swsetup_r+0x34>
  4064ea:	6922      	ldr	r2, [r4, #16]
  4064ec:	b1aa      	cbz	r2, 40651a <__swsetup_r+0x4a>
  4064ee:	f013 0101 	ands.w	r1, r3, #1
  4064f2:	d01e      	beq.n	406532 <__swsetup_r+0x62>
  4064f4:	6963      	ldr	r3, [r4, #20]
  4064f6:	2100      	movs	r1, #0
  4064f8:	425b      	negs	r3, r3
  4064fa:	61a3      	str	r3, [r4, #24]
  4064fc:	60a1      	str	r1, [r4, #8]
  4064fe:	b1f2      	cbz	r2, 40653e <__swsetup_r+0x6e>
  406500:	2000      	movs	r0, #0
  406502:	bd70      	pop	{r4, r5, r6, pc}
  406504:	06da      	lsls	r2, r3, #27
  406506:	d53a      	bpl.n	40657e <__swsetup_r+0xae>
  406508:	075b      	lsls	r3, r3, #29
  40650a:	d424      	bmi.n	406556 <__swsetup_r+0x86>
  40650c:	6922      	ldr	r2, [r4, #16]
  40650e:	f045 0308 	orr.w	r3, r5, #8
  406512:	81a3      	strh	r3, [r4, #12]
  406514:	b29b      	uxth	r3, r3
  406516:	2a00      	cmp	r2, #0
  406518:	d1e9      	bne.n	4064ee <__swsetup_r+0x1e>
  40651a:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40651e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  406522:	d0e4      	beq.n	4064ee <__swsetup_r+0x1e>
  406524:	4630      	mov	r0, r6
  406526:	4621      	mov	r1, r4
  406528:	f002 f838 	bl	40859c <__smakebuf_r>
  40652c:	89a3      	ldrh	r3, [r4, #12]
  40652e:	6922      	ldr	r2, [r4, #16]
  406530:	e7dd      	b.n	4064ee <__swsetup_r+0x1e>
  406532:	0798      	lsls	r0, r3, #30
  406534:	bf58      	it	pl
  406536:	6961      	ldrpl	r1, [r4, #20]
  406538:	60a1      	str	r1, [r4, #8]
  40653a:	2a00      	cmp	r2, #0
  40653c:	d1e0      	bne.n	406500 <__swsetup_r+0x30>
  40653e:	89a3      	ldrh	r3, [r4, #12]
  406540:	061a      	lsls	r2, r3, #24
  406542:	d5dd      	bpl.n	406500 <__swsetup_r+0x30>
  406544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406548:	81a3      	strh	r3, [r4, #12]
  40654a:	f04f 30ff 	mov.w	r0, #4294967295
  40654e:	bd70      	pop	{r4, r5, r6, pc}
  406550:	f001 f8a6 	bl	4076a0 <__sinit>
  406554:	e7c5      	b.n	4064e2 <__swsetup_r+0x12>
  406556:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406558:	b149      	cbz	r1, 40656e <__swsetup_r+0x9e>
  40655a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40655e:	4299      	cmp	r1, r3
  406560:	d003      	beq.n	40656a <__swsetup_r+0x9a>
  406562:	4630      	mov	r0, r6
  406564:	f001 f9e0 	bl	407928 <_free_r>
  406568:	89a5      	ldrh	r5, [r4, #12]
  40656a:	2300      	movs	r3, #0
  40656c:	6323      	str	r3, [r4, #48]	; 0x30
  40656e:	6922      	ldr	r2, [r4, #16]
  406570:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  406574:	2100      	movs	r1, #0
  406576:	b2ad      	uxth	r5, r5
  406578:	6022      	str	r2, [r4, #0]
  40657a:	6061      	str	r1, [r4, #4]
  40657c:	e7c7      	b.n	40650e <__swsetup_r+0x3e>
  40657e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  406582:	2309      	movs	r3, #9
  406584:	6033      	str	r3, [r6, #0]
  406586:	f04f 30ff 	mov.w	r0, #4294967295
  40658a:	81a5      	strh	r5, [r4, #12]
  40658c:	bd70      	pop	{r4, r5, r6, pc}
  40658e:	bf00      	nop
  406590:	20000520 	.word	0x20000520

00406594 <register_fini>:
  406594:	4b02      	ldr	r3, [pc, #8]	; (4065a0 <register_fini+0xc>)
  406596:	b113      	cbz	r3, 40659e <register_fini+0xa>
  406598:	4802      	ldr	r0, [pc, #8]	; (4065a4 <register_fini+0x10>)
  40659a:	f000 b805 	b.w	4065a8 <atexit>
  40659e:	4770      	bx	lr
  4065a0:	00000000 	.word	0x00000000
  4065a4:	0040779d 	.word	0x0040779d

004065a8 <atexit>:
  4065a8:	4601      	mov	r1, r0
  4065aa:	2000      	movs	r0, #0
  4065ac:	4602      	mov	r2, r0
  4065ae:	4603      	mov	r3, r0
  4065b0:	f003 bc88 	b.w	409ec4 <__register_exitproc>

004065b4 <quorem>:
  4065b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065b8:	6903      	ldr	r3, [r0, #16]
  4065ba:	690d      	ldr	r5, [r1, #16]
  4065bc:	b083      	sub	sp, #12
  4065be:	429d      	cmp	r5, r3
  4065c0:	4683      	mov	fp, r0
  4065c2:	f300 808c 	bgt.w	4066de <quorem+0x12a>
  4065c6:	3d01      	subs	r5, #1
  4065c8:	f101 0414 	add.w	r4, r1, #20
  4065cc:	f100 0a14 	add.w	sl, r0, #20
  4065d0:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  4065d4:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  4065d8:	3201      	adds	r2, #1
  4065da:	fbb3 f8f2 	udiv	r8, r3, r2
  4065de:	00aa      	lsls	r2, r5, #2
  4065e0:	4691      	mov	r9, r2
  4065e2:	9200      	str	r2, [sp, #0]
  4065e4:	4452      	add	r2, sl
  4065e6:	44a1      	add	r9, r4
  4065e8:	9201      	str	r2, [sp, #4]
  4065ea:	f1b8 0f00 	cmp.w	r8, #0
  4065ee:	d03e      	beq.n	40666e <quorem+0xba>
  4065f0:	2600      	movs	r6, #0
  4065f2:	4630      	mov	r0, r6
  4065f4:	4622      	mov	r2, r4
  4065f6:	4653      	mov	r3, sl
  4065f8:	468c      	mov	ip, r1
  4065fa:	f852 7b04 	ldr.w	r7, [r2], #4
  4065fe:	6819      	ldr	r1, [r3, #0]
  406600:	fa1f fe87 	uxth.w	lr, r7
  406604:	0c3f      	lsrs	r7, r7, #16
  406606:	fb0e 6e08 	mla	lr, lr, r8, r6
  40660a:	fb07 f608 	mul.w	r6, r7, r8
  40660e:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  406612:	fa1f fe8e 	uxth.w	lr, lr
  406616:	ebce 0e00 	rsb	lr, lr, r0
  40661a:	b28f      	uxth	r7, r1
  40661c:	b2b0      	uxth	r0, r6
  40661e:	4477      	add	r7, lr
  406620:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  406624:	eb00 4027 	add.w	r0, r0, r7, asr #16
  406628:	b2bf      	uxth	r7, r7
  40662a:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40662e:	4591      	cmp	r9, r2
  406630:	f843 7b04 	str.w	r7, [r3], #4
  406634:	ea4f 4020 	mov.w	r0, r0, asr #16
  406638:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40663c:	d2dd      	bcs.n	4065fa <quorem+0x46>
  40663e:	9a00      	ldr	r2, [sp, #0]
  406640:	4661      	mov	r1, ip
  406642:	f85a 3002 	ldr.w	r3, [sl, r2]
  406646:	b993      	cbnz	r3, 40666e <quorem+0xba>
  406648:	9a01      	ldr	r2, [sp, #4]
  40664a:	1f13      	subs	r3, r2, #4
  40664c:	459a      	cmp	sl, r3
  40664e:	d20c      	bcs.n	40666a <quorem+0xb6>
  406650:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406654:	b94b      	cbnz	r3, 40666a <quorem+0xb6>
  406656:	f1a2 0308 	sub.w	r3, r2, #8
  40665a:	e002      	b.n	406662 <quorem+0xae>
  40665c:	681a      	ldr	r2, [r3, #0]
  40665e:	3b04      	subs	r3, #4
  406660:	b91a      	cbnz	r2, 40666a <quorem+0xb6>
  406662:	459a      	cmp	sl, r3
  406664:	f105 35ff 	add.w	r5, r5, #4294967295
  406668:	d3f8      	bcc.n	40665c <quorem+0xa8>
  40666a:	f8cb 5010 	str.w	r5, [fp, #16]
  40666e:	4658      	mov	r0, fp
  406670:	f002 fe3a 	bl	4092e8 <__mcmp>
  406674:	2800      	cmp	r0, #0
  406676:	db2e      	blt.n	4066d6 <quorem+0x122>
  406678:	f108 0801 	add.w	r8, r8, #1
  40667c:	4653      	mov	r3, sl
  40667e:	2200      	movs	r2, #0
  406680:	f854 6b04 	ldr.w	r6, [r4], #4
  406684:	6818      	ldr	r0, [r3, #0]
  406686:	b2b1      	uxth	r1, r6
  406688:	1a51      	subs	r1, r2, r1
  40668a:	b287      	uxth	r7, r0
  40668c:	0c36      	lsrs	r6, r6, #16
  40668e:	4439      	add	r1, r7
  406690:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  406694:	eb00 4221 	add.w	r2, r0, r1, asr #16
  406698:	b289      	uxth	r1, r1
  40669a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40669e:	45a1      	cmp	r9, r4
  4066a0:	f843 1b04 	str.w	r1, [r3], #4
  4066a4:	ea4f 4222 	mov.w	r2, r2, asr #16
  4066a8:	d2ea      	bcs.n	406680 <quorem+0xcc>
  4066aa:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  4066ae:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  4066b2:	b982      	cbnz	r2, 4066d6 <quorem+0x122>
  4066b4:	1f1a      	subs	r2, r3, #4
  4066b6:	4592      	cmp	sl, r2
  4066b8:	d20b      	bcs.n	4066d2 <quorem+0x11e>
  4066ba:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4066be:	b942      	cbnz	r2, 4066d2 <quorem+0x11e>
  4066c0:	3b08      	subs	r3, #8
  4066c2:	e002      	b.n	4066ca <quorem+0x116>
  4066c4:	681a      	ldr	r2, [r3, #0]
  4066c6:	3b04      	subs	r3, #4
  4066c8:	b91a      	cbnz	r2, 4066d2 <quorem+0x11e>
  4066ca:	459a      	cmp	sl, r3
  4066cc:	f105 35ff 	add.w	r5, r5, #4294967295
  4066d0:	d3f8      	bcc.n	4066c4 <quorem+0x110>
  4066d2:	f8cb 5010 	str.w	r5, [fp, #16]
  4066d6:	4640      	mov	r0, r8
  4066d8:	b003      	add	sp, #12
  4066da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066de:	2000      	movs	r0, #0
  4066e0:	b003      	add	sp, #12
  4066e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066e6:	bf00      	nop

004066e8 <_dtoa_r>:
  4066e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4066ee:	b09b      	sub	sp, #108	; 0x6c
  4066f0:	4604      	mov	r4, r0
  4066f2:	4692      	mov	sl, r2
  4066f4:	469b      	mov	fp, r3
  4066f6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  4066f8:	b141      	cbz	r1, 40670c <_dtoa_r+0x24>
  4066fa:	6c43      	ldr	r3, [r0, #68]	; 0x44
  4066fc:	2201      	movs	r2, #1
  4066fe:	409a      	lsls	r2, r3
  406700:	604b      	str	r3, [r1, #4]
  406702:	608a      	str	r2, [r1, #8]
  406704:	f002 fbae 	bl	408e64 <_Bfree>
  406708:	2300      	movs	r3, #0
  40670a:	6423      	str	r3, [r4, #64]	; 0x40
  40670c:	f1bb 0f00 	cmp.w	fp, #0
  406710:	46d9      	mov	r9, fp
  406712:	db33      	blt.n	40677c <_dtoa_r+0x94>
  406714:	2300      	movs	r3, #0
  406716:	602b      	str	r3, [r5, #0]
  406718:	4ba5      	ldr	r3, [pc, #660]	; (4069b0 <_dtoa_r+0x2c8>)
  40671a:	461a      	mov	r2, r3
  40671c:	ea09 0303 	and.w	r3, r9, r3
  406720:	4293      	cmp	r3, r2
  406722:	d014      	beq.n	40674e <_dtoa_r+0x66>
  406724:	4650      	mov	r0, sl
  406726:	4659      	mov	r1, fp
  406728:	2200      	movs	r2, #0
  40672a:	2300      	movs	r3, #0
  40672c:	f003 fd4c 	bl	40a1c8 <__aeabi_dcmpeq>
  406730:	4680      	mov	r8, r0
  406732:	b348      	cbz	r0, 406788 <_dtoa_r+0xa0>
  406734:	9e26      	ldr	r6, [sp, #152]	; 0x98
  406736:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406738:	2301      	movs	r3, #1
  40673a:	6033      	str	r3, [r6, #0]
  40673c:	2d00      	cmp	r5, #0
  40673e:	f000 80ca 	beq.w	4068d6 <_dtoa_r+0x1ee>
  406742:	489c      	ldr	r0, [pc, #624]	; (4069b4 <_dtoa_r+0x2cc>)
  406744:	6028      	str	r0, [r5, #0]
  406746:	3801      	subs	r0, #1
  406748:	b01b      	add	sp, #108	; 0x6c
  40674a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40674e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406750:	f242 730f 	movw	r3, #9999	; 0x270f
  406754:	602b      	str	r3, [r5, #0]
  406756:	f1ba 0f00 	cmp.w	sl, #0
  40675a:	f000 80a5 	beq.w	4068a8 <_dtoa_r+0x1c0>
  40675e:	4896      	ldr	r0, [pc, #600]	; (4069b8 <_dtoa_r+0x2d0>)
  406760:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406762:	2e00      	cmp	r6, #0
  406764:	d0f0      	beq.n	406748 <_dtoa_r+0x60>
  406766:	78c3      	ldrb	r3, [r0, #3]
  406768:	2b00      	cmp	r3, #0
  40676a:	f000 80b6 	beq.w	4068da <_dtoa_r+0x1f2>
  40676e:	f100 0308 	add.w	r3, r0, #8
  406772:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406774:	602b      	str	r3, [r5, #0]
  406776:	b01b      	add	sp, #108	; 0x6c
  406778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40677c:	2301      	movs	r3, #1
  40677e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  406782:	602b      	str	r3, [r5, #0]
  406784:	46cb      	mov	fp, r9
  406786:	e7c7      	b.n	406718 <_dtoa_r+0x30>
  406788:	aa19      	add	r2, sp, #100	; 0x64
  40678a:	ab18      	add	r3, sp, #96	; 0x60
  40678c:	e88d 000c 	stmia.w	sp, {r2, r3}
  406790:	4620      	mov	r0, r4
  406792:	4652      	mov	r2, sl
  406794:	465b      	mov	r3, fp
  406796:	f002 feb3 	bl	409500 <__d2b>
  40679a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40679e:	900a      	str	r0, [sp, #40]	; 0x28
  4067a0:	f040 808b 	bne.w	4068ba <_dtoa_r+0x1d2>
  4067a4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4067a6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4067a8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4067ac:	443d      	add	r5, r7
  4067ae:	429d      	cmp	r5, r3
  4067b0:	f2c0 8295 	blt.w	406cde <_dtoa_r+0x5f6>
  4067b4:	331f      	adds	r3, #31
  4067b6:	f205 4212 	addw	r2, r5, #1042	; 0x412
  4067ba:	1b5b      	subs	r3, r3, r5
  4067bc:	fa09 f303 	lsl.w	r3, r9, r3
  4067c0:	fa2a f202 	lsr.w	r2, sl, r2
  4067c4:	ea43 0002 	orr.w	r0, r3, r2
  4067c8:	f7fb fe7c 	bl	4024c4 <__aeabi_ui2d>
  4067cc:	2601      	movs	r6, #1
  4067ce:	3d01      	subs	r5, #1
  4067d0:	46b8      	mov	r8, r7
  4067d2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4067d6:	9616      	str	r6, [sp, #88]	; 0x58
  4067d8:	2200      	movs	r2, #0
  4067da:	4b78      	ldr	r3, [pc, #480]	; (4069bc <_dtoa_r+0x2d4>)
  4067dc:	f7fb fd34 	bl	402248 <__aeabi_dsub>
  4067e0:	a36d      	add	r3, pc, #436	; (adr r3, 406998 <_dtoa_r+0x2b0>)
  4067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067e6:	f7fb fee3 	bl	4025b0 <__aeabi_dmul>
  4067ea:	a36d      	add	r3, pc, #436	; (adr r3, 4069a0 <_dtoa_r+0x2b8>)
  4067ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067f0:	f7fb fd2c 	bl	40224c <__adddf3>
  4067f4:	4606      	mov	r6, r0
  4067f6:	4628      	mov	r0, r5
  4067f8:	460f      	mov	r7, r1
  4067fa:	f7fb fe73 	bl	4024e4 <__aeabi_i2d>
  4067fe:	a36a      	add	r3, pc, #424	; (adr r3, 4069a8 <_dtoa_r+0x2c0>)
  406800:	e9d3 2300 	ldrd	r2, r3, [r3]
  406804:	f7fb fed4 	bl	4025b0 <__aeabi_dmul>
  406808:	4602      	mov	r2, r0
  40680a:	460b      	mov	r3, r1
  40680c:	4630      	mov	r0, r6
  40680e:	4639      	mov	r1, r7
  406810:	f7fb fd1c 	bl	40224c <__adddf3>
  406814:	4606      	mov	r6, r0
  406816:	460f      	mov	r7, r1
  406818:	f003 fd08 	bl	40a22c <__aeabi_d2iz>
  40681c:	4639      	mov	r1, r7
  40681e:	9007      	str	r0, [sp, #28]
  406820:	2200      	movs	r2, #0
  406822:	4630      	mov	r0, r6
  406824:	2300      	movs	r3, #0
  406826:	f003 fcd9 	bl	40a1dc <__aeabi_dcmplt>
  40682a:	2800      	cmp	r0, #0
  40682c:	f040 8229 	bne.w	406c82 <_dtoa_r+0x59a>
  406830:	9e07      	ldr	r6, [sp, #28]
  406832:	2e16      	cmp	r6, #22
  406834:	f200 8222 	bhi.w	406c7c <_dtoa_r+0x594>
  406838:	4961      	ldr	r1, [pc, #388]	; (4069c0 <_dtoa_r+0x2d8>)
  40683a:	4652      	mov	r2, sl
  40683c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  406840:	465b      	mov	r3, fp
  406842:	e9d1 0100 	ldrd	r0, r1, [r1]
  406846:	f003 fce7 	bl	40a218 <__aeabi_dcmpgt>
  40684a:	2800      	cmp	r0, #0
  40684c:	f000 824c 	beq.w	406ce8 <_dtoa_r+0x600>
  406850:	3e01      	subs	r6, #1
  406852:	9607      	str	r6, [sp, #28]
  406854:	2600      	movs	r6, #0
  406856:	960e      	str	r6, [sp, #56]	; 0x38
  406858:	ebc5 0508 	rsb	r5, r5, r8
  40685c:	3d01      	subs	r5, #1
  40685e:	9506      	str	r5, [sp, #24]
  406860:	f100 8226 	bmi.w	406cb0 <_dtoa_r+0x5c8>
  406864:	2500      	movs	r5, #0
  406866:	9508      	str	r5, [sp, #32]
  406868:	9e07      	ldr	r6, [sp, #28]
  40686a:	2e00      	cmp	r6, #0
  40686c:	f2c0 8217 	blt.w	406c9e <_dtoa_r+0x5b6>
  406870:	9d06      	ldr	r5, [sp, #24]
  406872:	960d      	str	r6, [sp, #52]	; 0x34
  406874:	4435      	add	r5, r6
  406876:	2600      	movs	r6, #0
  406878:	9506      	str	r5, [sp, #24]
  40687a:	960c      	str	r6, [sp, #48]	; 0x30
  40687c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40687e:	2d09      	cmp	r5, #9
  406880:	d82d      	bhi.n	4068de <_dtoa_r+0x1f6>
  406882:	2d05      	cmp	r5, #5
  406884:	bfc4      	itt	gt
  406886:	3d04      	subgt	r5, #4
  406888:	9524      	strgt	r5, [sp, #144]	; 0x90
  40688a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40688c:	bfc8      	it	gt
  40688e:	2500      	movgt	r5, #0
  406890:	f1a6 0302 	sub.w	r3, r6, #2
  406894:	bfd8      	it	le
  406896:	2501      	movle	r5, #1
  406898:	2b03      	cmp	r3, #3
  40689a:	d822      	bhi.n	4068e2 <_dtoa_r+0x1fa>
  40689c:	e8df f013 	tbh	[pc, r3, lsl #1]
  4068a0:	029e03b7 	.word	0x029e03b7
  4068a4:	049a03c0 	.word	0x049a03c0
  4068a8:	4a46      	ldr	r2, [pc, #280]	; (4069c4 <_dtoa_r+0x2dc>)
  4068aa:	4b43      	ldr	r3, [pc, #268]	; (4069b8 <_dtoa_r+0x2d0>)
  4068ac:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4068b0:	2800      	cmp	r0, #0
  4068b2:	bf0c      	ite	eq
  4068b4:	4610      	moveq	r0, r2
  4068b6:	4618      	movne	r0, r3
  4068b8:	e752      	b.n	406760 <_dtoa_r+0x78>
  4068ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4068be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4068c2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  4068c6:	4650      	mov	r0, sl
  4068c8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4068cc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4068d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4068d4:	e780      	b.n	4067d8 <_dtoa_r+0xf0>
  4068d6:	483c      	ldr	r0, [pc, #240]	; (4069c8 <_dtoa_r+0x2e0>)
  4068d8:	e736      	b.n	406748 <_dtoa_r+0x60>
  4068da:	1cc3      	adds	r3, r0, #3
  4068dc:	e749      	b.n	406772 <_dtoa_r+0x8a>
  4068de:	2500      	movs	r5, #0
  4068e0:	9524      	str	r5, [sp, #144]	; 0x90
  4068e2:	2500      	movs	r5, #0
  4068e4:	6465      	str	r5, [r4, #68]	; 0x44
  4068e6:	4629      	mov	r1, r5
  4068e8:	4620      	mov	r0, r4
  4068ea:	f002 fa95 	bl	408e18 <_Balloc>
  4068ee:	f04f 39ff 	mov.w	r9, #4294967295
  4068f2:	2601      	movs	r6, #1
  4068f4:	9009      	str	r0, [sp, #36]	; 0x24
  4068f6:	9525      	str	r5, [sp, #148]	; 0x94
  4068f8:	6420      	str	r0, [r4, #64]	; 0x40
  4068fa:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4068fe:	960b      	str	r6, [sp, #44]	; 0x2c
  406900:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406902:	2b00      	cmp	r3, #0
  406904:	f2c0 80d2 	blt.w	406aac <_dtoa_r+0x3c4>
  406908:	9e07      	ldr	r6, [sp, #28]
  40690a:	2e0e      	cmp	r6, #14
  40690c:	f300 80ce 	bgt.w	406aac <_dtoa_r+0x3c4>
  406910:	4b2b      	ldr	r3, [pc, #172]	; (4069c0 <_dtoa_r+0x2d8>)
  406912:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406916:	e9d3 0100 	ldrd	r0, r1, [r3]
  40691a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40691e:	9925      	ldr	r1, [sp, #148]	; 0x94
  406920:	2900      	cmp	r1, #0
  406922:	f2c0 8380 	blt.w	407026 <_dtoa_r+0x93e>
  406926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40692a:	4659      	mov	r1, fp
  40692c:	4650      	mov	r0, sl
  40692e:	f7fb ff69 	bl	402804 <__aeabi_ddiv>
  406932:	f003 fc7b 	bl	40a22c <__aeabi_d2iz>
  406936:	4605      	mov	r5, r0
  406938:	f7fb fdd4 	bl	4024e4 <__aeabi_i2d>
  40693c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406940:	f7fb fe36 	bl	4025b0 <__aeabi_dmul>
  406944:	4602      	mov	r2, r0
  406946:	460b      	mov	r3, r1
  406948:	4650      	mov	r0, sl
  40694a:	4659      	mov	r1, fp
  40694c:	f7fb fc7c 	bl	402248 <__aeabi_dsub>
  406950:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406952:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406956:	f1b9 0f01 	cmp.w	r9, #1
  40695a:	4606      	mov	r6, r0
  40695c:	460f      	mov	r7, r1
  40695e:	7013      	strb	r3, [r2, #0]
  406960:	f102 0b01 	add.w	fp, r2, #1
  406964:	d064      	beq.n	406a30 <_dtoa_r+0x348>
  406966:	2200      	movs	r2, #0
  406968:	4b18      	ldr	r3, [pc, #96]	; (4069cc <_dtoa_r+0x2e4>)
  40696a:	f7fb fe21 	bl	4025b0 <__aeabi_dmul>
  40696e:	2200      	movs	r2, #0
  406970:	2300      	movs	r3, #0
  406972:	4606      	mov	r6, r0
  406974:	460f      	mov	r7, r1
  406976:	f003 fc27 	bl	40a1c8 <__aeabi_dcmpeq>
  40697a:	2800      	cmp	r0, #0
  40697c:	f040 8081 	bne.w	406a82 <_dtoa_r+0x39a>
  406980:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  406984:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406986:	44c8      	add	r8, r9
  406988:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40698c:	f105 0902 	add.w	r9, r5, #2
  406990:	9403      	str	r4, [sp, #12]
  406992:	e028      	b.n	4069e6 <_dtoa_r+0x2fe>
  406994:	f3af 8000 	nop.w
  406998:	636f4361 	.word	0x636f4361
  40699c:	3fd287a7 	.word	0x3fd287a7
  4069a0:	8b60c8b3 	.word	0x8b60c8b3
  4069a4:	3fc68a28 	.word	0x3fc68a28
  4069a8:	509f79fb 	.word	0x509f79fb
  4069ac:	3fd34413 	.word	0x3fd34413
  4069b0:	7ff00000 	.word	0x7ff00000
  4069b4:	0040a9c1 	.word	0x0040a9c1
  4069b8:	0040aa00 	.word	0x0040aa00
  4069bc:	3ff80000 	.word	0x3ff80000
  4069c0:	0040ab10 	.word	0x0040ab10
  4069c4:	0040a9f4 	.word	0x0040a9f4
  4069c8:	0040a9c0 	.word	0x0040a9c0
  4069cc:	40240000 	.word	0x40240000
  4069d0:	f7fb fdee 	bl	4025b0 <__aeabi_dmul>
  4069d4:	2200      	movs	r2, #0
  4069d6:	2300      	movs	r3, #0
  4069d8:	4606      	mov	r6, r0
  4069da:	460f      	mov	r7, r1
  4069dc:	f003 fbf4 	bl	40a1c8 <__aeabi_dcmpeq>
  4069e0:	2800      	cmp	r0, #0
  4069e2:	f040 83c1 	bne.w	407168 <_dtoa_r+0xa80>
  4069e6:	4652      	mov	r2, sl
  4069e8:	465b      	mov	r3, fp
  4069ea:	4630      	mov	r0, r6
  4069ec:	4639      	mov	r1, r7
  4069ee:	f7fb ff09 	bl	402804 <__aeabi_ddiv>
  4069f2:	f003 fc1b 	bl	40a22c <__aeabi_d2iz>
  4069f6:	4605      	mov	r5, r0
  4069f8:	f7fb fd74 	bl	4024e4 <__aeabi_i2d>
  4069fc:	4652      	mov	r2, sl
  4069fe:	465b      	mov	r3, fp
  406a00:	f7fb fdd6 	bl	4025b0 <__aeabi_dmul>
  406a04:	4602      	mov	r2, r0
  406a06:	460b      	mov	r3, r1
  406a08:	4630      	mov	r0, r6
  406a0a:	4639      	mov	r1, r7
  406a0c:	f7fb fc1c 	bl	402248 <__aeabi_dsub>
  406a10:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  406a14:	45c1      	cmp	r9, r8
  406a16:	f809 ec01 	strb.w	lr, [r9, #-1]
  406a1a:	464c      	mov	r4, r9
  406a1c:	4606      	mov	r6, r0
  406a1e:	460f      	mov	r7, r1
  406a20:	f04f 0200 	mov.w	r2, #0
  406a24:	4ba7      	ldr	r3, [pc, #668]	; (406cc4 <_dtoa_r+0x5dc>)
  406a26:	f109 0901 	add.w	r9, r9, #1
  406a2a:	d1d1      	bne.n	4069d0 <_dtoa_r+0x2e8>
  406a2c:	46a3      	mov	fp, r4
  406a2e:	9c03      	ldr	r4, [sp, #12]
  406a30:	4632      	mov	r2, r6
  406a32:	463b      	mov	r3, r7
  406a34:	4630      	mov	r0, r6
  406a36:	4639      	mov	r1, r7
  406a38:	f7fb fc08 	bl	40224c <__adddf3>
  406a3c:	4606      	mov	r6, r0
  406a3e:	460f      	mov	r7, r1
  406a40:	4632      	mov	r2, r6
  406a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406a46:	463b      	mov	r3, r7
  406a48:	f003 fbc8 	bl	40a1dc <__aeabi_dcmplt>
  406a4c:	b940      	cbnz	r0, 406a60 <_dtoa_r+0x378>
  406a4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406a52:	4632      	mov	r2, r6
  406a54:	463b      	mov	r3, r7
  406a56:	f003 fbb7 	bl	40a1c8 <__aeabi_dcmpeq>
  406a5a:	b190      	cbz	r0, 406a82 <_dtoa_r+0x39a>
  406a5c:	07eb      	lsls	r3, r5, #31
  406a5e:	d510      	bpl.n	406a82 <_dtoa_r+0x39a>
  406a60:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  406a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406a66:	e005      	b.n	406a74 <_dtoa_r+0x38c>
  406a68:	429a      	cmp	r2, r3
  406a6a:	f000 8429 	beq.w	4072c0 <_dtoa_r+0xbd8>
  406a6e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  406a72:	469b      	mov	fp, r3
  406a74:	2d39      	cmp	r5, #57	; 0x39
  406a76:	f10b 33ff 	add.w	r3, fp, #4294967295
  406a7a:	d0f5      	beq.n	406a68 <_dtoa_r+0x380>
  406a7c:	1c6a      	adds	r2, r5, #1
  406a7e:	b2d2      	uxtb	r2, r2
  406a80:	701a      	strb	r2, [r3, #0]
  406a82:	4620      	mov	r0, r4
  406a84:	990a      	ldr	r1, [sp, #40]	; 0x28
  406a86:	f002 f9ed 	bl	408e64 <_Bfree>
  406a8a:	9e07      	ldr	r6, [sp, #28]
  406a8c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406a8e:	1c73      	adds	r3, r6, #1
  406a90:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406a92:	2200      	movs	r2, #0
  406a94:	f88b 2000 	strb.w	r2, [fp]
  406a98:	602b      	str	r3, [r5, #0]
  406a9a:	2e00      	cmp	r6, #0
  406a9c:	f000 8325 	beq.w	4070ea <_dtoa_r+0xa02>
  406aa0:	9809      	ldr	r0, [sp, #36]	; 0x24
  406aa2:	f8c6 b000 	str.w	fp, [r6]
  406aa6:	b01b      	add	sp, #108	; 0x6c
  406aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406aac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406aae:	2d00      	cmp	r5, #0
  406ab0:	f000 8103 	beq.w	406cba <_dtoa_r+0x5d2>
  406ab4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406ab6:	2e01      	cmp	r6, #1
  406ab8:	f340 82dc 	ble.w	407074 <_dtoa_r+0x98c>
  406abc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  406abe:	f109 37ff 	add.w	r7, r9, #4294967295
  406ac2:	42be      	cmp	r6, r7
  406ac4:	f2c0 8389 	blt.w	4071da <_dtoa_r+0xaf2>
  406ac8:	1bf7      	subs	r7, r6, r7
  406aca:	f1b9 0f00 	cmp.w	r9, #0
  406ace:	f2c0 8487 	blt.w	4073e0 <_dtoa_r+0xcf8>
  406ad2:	9d08      	ldr	r5, [sp, #32]
  406ad4:	464b      	mov	r3, r9
  406ad6:	9e08      	ldr	r6, [sp, #32]
  406ad8:	4620      	mov	r0, r4
  406ada:	441e      	add	r6, r3
  406adc:	9608      	str	r6, [sp, #32]
  406ade:	9e06      	ldr	r6, [sp, #24]
  406ae0:	2101      	movs	r1, #1
  406ae2:	441e      	add	r6, r3
  406ae4:	9606      	str	r6, [sp, #24]
  406ae6:	f002 faab 	bl	409040 <__i2b>
  406aea:	4606      	mov	r6, r0
  406aec:	b165      	cbz	r5, 406b08 <_dtoa_r+0x420>
  406aee:	9806      	ldr	r0, [sp, #24]
  406af0:	2800      	cmp	r0, #0
  406af2:	dd09      	ble.n	406b08 <_dtoa_r+0x420>
  406af4:	4603      	mov	r3, r0
  406af6:	9908      	ldr	r1, [sp, #32]
  406af8:	42ab      	cmp	r3, r5
  406afa:	bfa8      	it	ge
  406afc:	462b      	movge	r3, r5
  406afe:	1ac9      	subs	r1, r1, r3
  406b00:	1ac0      	subs	r0, r0, r3
  406b02:	9108      	str	r1, [sp, #32]
  406b04:	1aed      	subs	r5, r5, r3
  406b06:	9006      	str	r0, [sp, #24]
  406b08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406b0a:	2a00      	cmp	r2, #0
  406b0c:	dd1d      	ble.n	406b4a <_dtoa_r+0x462>
  406b0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b10:	2b00      	cmp	r3, #0
  406b12:	f000 8358 	beq.w	4071c6 <_dtoa_r+0xade>
  406b16:	2f00      	cmp	r7, #0
  406b18:	dd11      	ble.n	406b3e <_dtoa_r+0x456>
  406b1a:	4631      	mov	r1, r6
  406b1c:	463a      	mov	r2, r7
  406b1e:	4620      	mov	r0, r4
  406b20:	f002 fb36 	bl	409190 <__pow5mult>
  406b24:	4606      	mov	r6, r0
  406b26:	4631      	mov	r1, r6
  406b28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406b2a:	4620      	mov	r0, r4
  406b2c:	f002 fa92 	bl	409054 <__multiply>
  406b30:	990a      	ldr	r1, [sp, #40]	; 0x28
  406b32:	4680      	mov	r8, r0
  406b34:	4620      	mov	r0, r4
  406b36:	f002 f995 	bl	408e64 <_Bfree>
  406b3a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  406b3e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  406b42:	ebbe 0207 	subs.w	r2, lr, r7
  406b46:	f040 828f 	bne.w	407068 <_dtoa_r+0x980>
  406b4a:	4620      	mov	r0, r4
  406b4c:	2101      	movs	r1, #1
  406b4e:	f002 fa77 	bl	409040 <__i2b>
  406b52:	4680      	mov	r8, r0
  406b54:	980d      	ldr	r0, [sp, #52]	; 0x34
  406b56:	2800      	cmp	r0, #0
  406b58:	dd05      	ble.n	406b66 <_dtoa_r+0x47e>
  406b5a:	4641      	mov	r1, r8
  406b5c:	4620      	mov	r0, r4
  406b5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406b60:	f002 fb16 	bl	409190 <__pow5mult>
  406b64:	4680      	mov	r8, r0
  406b66:	9924      	ldr	r1, [sp, #144]	; 0x90
  406b68:	2901      	cmp	r1, #1
  406b6a:	f340 82c1 	ble.w	4070f0 <_dtoa_r+0xa08>
  406b6e:	2700      	movs	r7, #0
  406b70:	980d      	ldr	r0, [sp, #52]	; 0x34
  406b72:	2800      	cmp	r0, #0
  406b74:	f040 82af 	bne.w	4070d6 <_dtoa_r+0x9ee>
  406b78:	2001      	movs	r0, #1
  406b7a:	9b06      	ldr	r3, [sp, #24]
  406b7c:	4403      	add	r3, r0
  406b7e:	f013 031f 	ands.w	r3, r3, #31
  406b82:	f000 80a1 	beq.w	406cc8 <_dtoa_r+0x5e0>
  406b86:	f1c3 0220 	rsb	r2, r3, #32
  406b8a:	2a04      	cmp	r2, #4
  406b8c:	f340 84b7 	ble.w	4074fe <_dtoa_r+0xe16>
  406b90:	9908      	ldr	r1, [sp, #32]
  406b92:	9a06      	ldr	r2, [sp, #24]
  406b94:	f1c3 031c 	rsb	r3, r3, #28
  406b98:	4419      	add	r1, r3
  406b9a:	441a      	add	r2, r3
  406b9c:	9108      	str	r1, [sp, #32]
  406b9e:	441d      	add	r5, r3
  406ba0:	9206      	str	r2, [sp, #24]
  406ba2:	9908      	ldr	r1, [sp, #32]
  406ba4:	2900      	cmp	r1, #0
  406ba6:	dd05      	ble.n	406bb4 <_dtoa_r+0x4cc>
  406ba8:	990a      	ldr	r1, [sp, #40]	; 0x28
  406baa:	9a08      	ldr	r2, [sp, #32]
  406bac:	4620      	mov	r0, r4
  406bae:	f002 fb3d 	bl	40922c <__lshift>
  406bb2:	900a      	str	r0, [sp, #40]	; 0x28
  406bb4:	9a06      	ldr	r2, [sp, #24]
  406bb6:	2a00      	cmp	r2, #0
  406bb8:	dd04      	ble.n	406bc4 <_dtoa_r+0x4dc>
  406bba:	4641      	mov	r1, r8
  406bbc:	4620      	mov	r0, r4
  406bbe:	f002 fb35 	bl	40922c <__lshift>
  406bc2:	4680      	mov	r8, r0
  406bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406bc6:	2b00      	cmp	r3, #0
  406bc8:	f040 826a 	bne.w	4070a0 <_dtoa_r+0x9b8>
  406bcc:	f1b9 0f00 	cmp.w	r9, #0
  406bd0:	f340 82a6 	ble.w	407120 <_dtoa_r+0xa38>
  406bd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406bd6:	2800      	cmp	r0, #0
  406bd8:	f040 8088 	bne.w	406cec <_dtoa_r+0x604>
  406bdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406bde:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406be0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406be4:	e006      	b.n	406bf4 <_dtoa_r+0x50c>
  406be6:	4639      	mov	r1, r7
  406be8:	4620      	mov	r0, r4
  406bea:	220a      	movs	r2, #10
  406bec:	2300      	movs	r3, #0
  406bee:	f002 f943 	bl	408e78 <__multadd>
  406bf2:	4607      	mov	r7, r0
  406bf4:	4638      	mov	r0, r7
  406bf6:	4641      	mov	r1, r8
  406bf8:	f7ff fcdc 	bl	4065b4 <quorem>
  406bfc:	3030      	adds	r0, #48	; 0x30
  406bfe:	f80b 0005 	strb.w	r0, [fp, r5]
  406c02:	3501      	adds	r5, #1
  406c04:	45a9      	cmp	r9, r5
  406c06:	dcee      	bgt.n	406be6 <_dtoa_r+0x4fe>
  406c08:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406c0c:	4682      	mov	sl, r0
  406c0e:	970a      	str	r7, [sp, #40]	; 0x28
  406c10:	f1b9 0f01 	cmp.w	r9, #1
  406c14:	bfac      	ite	ge
  406c16:	44cb      	addge	fp, r9
  406c18:	f10b 0b01 	addlt.w	fp, fp, #1
  406c1c:	2500      	movs	r5, #0
  406c1e:	990a      	ldr	r1, [sp, #40]	; 0x28
  406c20:	2201      	movs	r2, #1
  406c22:	4620      	mov	r0, r4
  406c24:	f002 fb02 	bl	40922c <__lshift>
  406c28:	4641      	mov	r1, r8
  406c2a:	900a      	str	r0, [sp, #40]	; 0x28
  406c2c:	f002 fb5c 	bl	4092e8 <__mcmp>
  406c30:	2800      	cmp	r0, #0
  406c32:	f340 8309 	ble.w	407248 <_dtoa_r+0xb60>
  406c36:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  406c3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  406c3c:	e005      	b.n	406c4a <_dtoa_r+0x562>
  406c3e:	4299      	cmp	r1, r3
  406c40:	f000 828b 	beq.w	40715a <_dtoa_r+0xa72>
  406c44:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  406c48:	469b      	mov	fp, r3
  406c4a:	2a39      	cmp	r2, #57	; 0x39
  406c4c:	f10b 33ff 	add.w	r3, fp, #4294967295
  406c50:	d0f5      	beq.n	406c3e <_dtoa_r+0x556>
  406c52:	3201      	adds	r2, #1
  406c54:	701a      	strb	r2, [r3, #0]
  406c56:	4641      	mov	r1, r8
  406c58:	4620      	mov	r0, r4
  406c5a:	f002 f903 	bl	408e64 <_Bfree>
  406c5e:	2e00      	cmp	r6, #0
  406c60:	f43f af0f 	beq.w	406a82 <_dtoa_r+0x39a>
  406c64:	b12d      	cbz	r5, 406c72 <_dtoa_r+0x58a>
  406c66:	42b5      	cmp	r5, r6
  406c68:	d003      	beq.n	406c72 <_dtoa_r+0x58a>
  406c6a:	4629      	mov	r1, r5
  406c6c:	4620      	mov	r0, r4
  406c6e:	f002 f8f9 	bl	408e64 <_Bfree>
  406c72:	4631      	mov	r1, r6
  406c74:	4620      	mov	r0, r4
  406c76:	f002 f8f5 	bl	408e64 <_Bfree>
  406c7a:	e702      	b.n	406a82 <_dtoa_r+0x39a>
  406c7c:	2601      	movs	r6, #1
  406c7e:	960e      	str	r6, [sp, #56]	; 0x38
  406c80:	e5ea      	b.n	406858 <_dtoa_r+0x170>
  406c82:	9807      	ldr	r0, [sp, #28]
  406c84:	f7fb fc2e 	bl	4024e4 <__aeabi_i2d>
  406c88:	4632      	mov	r2, r6
  406c8a:	463b      	mov	r3, r7
  406c8c:	f003 fa9c 	bl	40a1c8 <__aeabi_dcmpeq>
  406c90:	2800      	cmp	r0, #0
  406c92:	f47f adcd 	bne.w	406830 <_dtoa_r+0x148>
  406c96:	9e07      	ldr	r6, [sp, #28]
  406c98:	3e01      	subs	r6, #1
  406c9a:	9607      	str	r6, [sp, #28]
  406c9c:	e5c8      	b.n	406830 <_dtoa_r+0x148>
  406c9e:	9e07      	ldr	r6, [sp, #28]
  406ca0:	9d08      	ldr	r5, [sp, #32]
  406ca2:	1bad      	subs	r5, r5, r6
  406ca4:	9508      	str	r5, [sp, #32]
  406ca6:	4275      	negs	r5, r6
  406ca8:	2600      	movs	r6, #0
  406caa:	950c      	str	r5, [sp, #48]	; 0x30
  406cac:	960d      	str	r6, [sp, #52]	; 0x34
  406cae:	e5e5      	b.n	40687c <_dtoa_r+0x194>
  406cb0:	426d      	negs	r5, r5
  406cb2:	2600      	movs	r6, #0
  406cb4:	9508      	str	r5, [sp, #32]
  406cb6:	9606      	str	r6, [sp, #24]
  406cb8:	e5d6      	b.n	406868 <_dtoa_r+0x180>
  406cba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406cbc:	9d08      	ldr	r5, [sp, #32]
  406cbe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406cc0:	e714      	b.n	406aec <_dtoa_r+0x404>
  406cc2:	bf00      	nop
  406cc4:	40240000 	.word	0x40240000
  406cc8:	231c      	movs	r3, #28
  406cca:	f8dd e020 	ldr.w	lr, [sp, #32]
  406cce:	9806      	ldr	r0, [sp, #24]
  406cd0:	449e      	add	lr, r3
  406cd2:	4418      	add	r0, r3
  406cd4:	f8cd e020 	str.w	lr, [sp, #32]
  406cd8:	441d      	add	r5, r3
  406cda:	9006      	str	r0, [sp, #24]
  406cdc:	e761      	b.n	406ba2 <_dtoa_r+0x4ba>
  406cde:	48a7      	ldr	r0, [pc, #668]	; (406f7c <_dtoa_r+0x894>)
  406ce0:	1b40      	subs	r0, r0, r5
  406ce2:	fa0a f000 	lsl.w	r0, sl, r0
  406ce6:	e56f      	b.n	4067c8 <_dtoa_r+0xe0>
  406ce8:	900e      	str	r0, [sp, #56]	; 0x38
  406cea:	e5b5      	b.n	406858 <_dtoa_r+0x170>
  406cec:	2d00      	cmp	r5, #0
  406cee:	dd05      	ble.n	406cfc <_dtoa_r+0x614>
  406cf0:	4631      	mov	r1, r6
  406cf2:	462a      	mov	r2, r5
  406cf4:	4620      	mov	r0, r4
  406cf6:	f002 fa99 	bl	40922c <__lshift>
  406cfa:	4606      	mov	r6, r0
  406cfc:	2f00      	cmp	r7, #0
  406cfe:	f040 82e9 	bne.w	4072d4 <_dtoa_r+0xbec>
  406d02:	4637      	mov	r7, r6
  406d04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406d06:	9809      	ldr	r0, [sp, #36]	; 0x24
  406d08:	444d      	add	r5, r9
  406d0a:	9508      	str	r5, [sp, #32]
  406d0c:	f00a 0501 	and.w	r5, sl, #1
  406d10:	950b      	str	r5, [sp, #44]	; 0x2c
  406d12:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406d16:	1c45      	adds	r5, r0, #1
  406d18:	e00a      	b.n	406d30 <_dtoa_r+0x648>
  406d1a:	f002 f8ad 	bl	408e78 <__multadd>
  406d1e:	4639      	mov	r1, r7
  406d20:	4606      	mov	r6, r0
  406d22:	220a      	movs	r2, #10
  406d24:	4620      	mov	r0, r4
  406d26:	2300      	movs	r3, #0
  406d28:	f002 f8a6 	bl	408e78 <__multadd>
  406d2c:	4607      	mov	r7, r0
  406d2e:	3501      	adds	r5, #1
  406d30:	4641      	mov	r1, r8
  406d32:	4648      	mov	r0, r9
  406d34:	f7ff fc3e 	bl	4065b4 <quorem>
  406d38:	4631      	mov	r1, r6
  406d3a:	4683      	mov	fp, r0
  406d3c:	4648      	mov	r0, r9
  406d3e:	f002 fad3 	bl	4092e8 <__mcmp>
  406d42:	4641      	mov	r1, r8
  406d44:	9003      	str	r0, [sp, #12]
  406d46:	463a      	mov	r2, r7
  406d48:	4620      	mov	r0, r4
  406d4a:	f002 faf1 	bl	409330 <__mdiff>
  406d4e:	68c2      	ldr	r2, [r0, #12]
  406d50:	1e69      	subs	r1, r5, #1
  406d52:	4603      	mov	r3, r0
  406d54:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  406d58:	9106      	str	r1, [sp, #24]
  406d5a:	2a00      	cmp	r2, #0
  406d5c:	f040 8193 	bne.w	407086 <_dtoa_r+0x99e>
  406d60:	4619      	mov	r1, r3
  406d62:	4648      	mov	r0, r9
  406d64:	9302      	str	r3, [sp, #8]
  406d66:	f002 fabf 	bl	4092e8 <__mcmp>
  406d6a:	9b02      	ldr	r3, [sp, #8]
  406d6c:	4602      	mov	r2, r0
  406d6e:	4619      	mov	r1, r3
  406d70:	4620      	mov	r0, r4
  406d72:	9202      	str	r2, [sp, #8]
  406d74:	f002 f876 	bl	408e64 <_Bfree>
  406d78:	9a02      	ldr	r2, [sp, #8]
  406d7a:	b92a      	cbnz	r2, 406d88 <_dtoa_r+0x6a0>
  406d7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d7e:	b91b      	cbnz	r3, 406d88 <_dtoa_r+0x6a0>
  406d80:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406d82:	2800      	cmp	r0, #0
  406d84:	f000 8393 	beq.w	4074ae <_dtoa_r+0xdc6>
  406d88:	9b03      	ldr	r3, [sp, #12]
  406d8a:	2b00      	cmp	r3, #0
  406d8c:	f2c0 8234 	blt.w	4071f8 <_dtoa_r+0xb10>
  406d90:	d105      	bne.n	406d9e <_dtoa_r+0x6b6>
  406d92:	9824      	ldr	r0, [sp, #144]	; 0x90
  406d94:	b918      	cbnz	r0, 406d9e <_dtoa_r+0x6b6>
  406d96:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406d98:	2900      	cmp	r1, #0
  406d9a:	f000 822d 	beq.w	4071f8 <_dtoa_r+0xb10>
  406d9e:	2a00      	cmp	r2, #0
  406da0:	f300 82ac 	bgt.w	4072fc <_dtoa_r+0xc14>
  406da4:	f8dd e020 	ldr.w	lr, [sp, #32]
  406da8:	f805 ac01 	strb.w	sl, [r5, #-1]
  406dac:	4575      	cmp	r5, lr
  406dae:	46ab      	mov	fp, r5
  406db0:	f000 82b4 	beq.w	40731c <_dtoa_r+0xc34>
  406db4:	4649      	mov	r1, r9
  406db6:	220a      	movs	r2, #10
  406db8:	2300      	movs	r3, #0
  406dba:	4620      	mov	r0, r4
  406dbc:	f002 f85c 	bl	408e78 <__multadd>
  406dc0:	42be      	cmp	r6, r7
  406dc2:	4681      	mov	r9, r0
  406dc4:	4631      	mov	r1, r6
  406dc6:	4620      	mov	r0, r4
  406dc8:	f04f 020a 	mov.w	r2, #10
  406dcc:	f04f 0300 	mov.w	r3, #0
  406dd0:	d1a3      	bne.n	406d1a <_dtoa_r+0x632>
  406dd2:	f002 f851 	bl	408e78 <__multadd>
  406dd6:	4606      	mov	r6, r0
  406dd8:	4607      	mov	r7, r0
  406dda:	e7a8      	b.n	406d2e <_dtoa_r+0x646>
  406ddc:	2600      	movs	r6, #0
  406dde:	960b      	str	r6, [sp, #44]	; 0x2c
  406de0:	9e07      	ldr	r6, [sp, #28]
  406de2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  406de6:	44b6      	add	lr, r6
  406de8:	f10e 0901 	add.w	r9, lr, #1
  406dec:	f1b9 0f00 	cmp.w	r9, #0
  406df0:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  406df4:	464e      	mov	r6, r9
  406df6:	f340 8150 	ble.w	40709a <_dtoa_r+0x9b2>
  406dfa:	2100      	movs	r1, #0
  406dfc:	2e17      	cmp	r6, #23
  406dfe:	6461      	str	r1, [r4, #68]	; 0x44
  406e00:	d90a      	bls.n	406e18 <_dtoa_r+0x730>
  406e02:	2201      	movs	r2, #1
  406e04:	2304      	movs	r3, #4
  406e06:	005b      	lsls	r3, r3, #1
  406e08:	f103 0014 	add.w	r0, r3, #20
  406e0c:	42b0      	cmp	r0, r6
  406e0e:	4611      	mov	r1, r2
  406e10:	f102 0201 	add.w	r2, r2, #1
  406e14:	d9f7      	bls.n	406e06 <_dtoa_r+0x71e>
  406e16:	6461      	str	r1, [r4, #68]	; 0x44
  406e18:	4620      	mov	r0, r4
  406e1a:	f001 fffd 	bl	408e18 <_Balloc>
  406e1e:	2e0e      	cmp	r6, #14
  406e20:	9009      	str	r0, [sp, #36]	; 0x24
  406e22:	6420      	str	r0, [r4, #64]	; 0x40
  406e24:	f63f ad6c 	bhi.w	406900 <_dtoa_r+0x218>
  406e28:	2d00      	cmp	r5, #0
  406e2a:	f43f ad69 	beq.w	406900 <_dtoa_r+0x218>
  406e2e:	9d07      	ldr	r5, [sp, #28]
  406e30:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  406e34:	2d00      	cmp	r5, #0
  406e36:	f340 821c 	ble.w	407272 <_dtoa_r+0xb8a>
  406e3a:	4b51      	ldr	r3, [pc, #324]	; (406f80 <_dtoa_r+0x898>)
  406e3c:	f005 020f 	and.w	r2, r5, #15
  406e40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406e44:	112d      	asrs	r5, r5, #4
  406e46:	e9d3 6700 	ldrd	r6, r7, [r3]
  406e4a:	06eb      	lsls	r3, r5, #27
  406e4c:	f140 81cd 	bpl.w	4071ea <_dtoa_r+0xb02>
  406e50:	4b4c      	ldr	r3, [pc, #304]	; (406f84 <_dtoa_r+0x89c>)
  406e52:	4650      	mov	r0, sl
  406e54:	4659      	mov	r1, fp
  406e56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406e5a:	f7fb fcd3 	bl	402804 <__aeabi_ddiv>
  406e5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406e62:	f005 050f 	and.w	r5, r5, #15
  406e66:	f04f 0803 	mov.w	r8, #3
  406e6a:	b18d      	cbz	r5, 406e90 <_dtoa_r+0x7a8>
  406e6c:	f8df a114 	ldr.w	sl, [pc, #276]	; 406f84 <_dtoa_r+0x89c>
  406e70:	4630      	mov	r0, r6
  406e72:	4639      	mov	r1, r7
  406e74:	07ee      	lsls	r6, r5, #31
  406e76:	d505      	bpl.n	406e84 <_dtoa_r+0x79c>
  406e78:	e9da 2300 	ldrd	r2, r3, [sl]
  406e7c:	f108 0801 	add.w	r8, r8, #1
  406e80:	f7fb fb96 	bl	4025b0 <__aeabi_dmul>
  406e84:	106d      	asrs	r5, r5, #1
  406e86:	f10a 0a08 	add.w	sl, sl, #8
  406e8a:	d1f3      	bne.n	406e74 <_dtoa_r+0x78c>
  406e8c:	4606      	mov	r6, r0
  406e8e:	460f      	mov	r7, r1
  406e90:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406e94:	4632      	mov	r2, r6
  406e96:	463b      	mov	r3, r7
  406e98:	f7fb fcb4 	bl	402804 <__aeabi_ddiv>
  406e9c:	4682      	mov	sl, r0
  406e9e:	468b      	mov	fp, r1
  406ea0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406ea2:	b145      	cbz	r5, 406eb6 <_dtoa_r+0x7ce>
  406ea4:	4650      	mov	r0, sl
  406ea6:	4659      	mov	r1, fp
  406ea8:	2200      	movs	r2, #0
  406eaa:	4b37      	ldr	r3, [pc, #220]	; (406f88 <_dtoa_r+0x8a0>)
  406eac:	f003 f996 	bl	40a1dc <__aeabi_dcmplt>
  406eb0:	2800      	cmp	r0, #0
  406eb2:	f040 82aa 	bne.w	40740a <_dtoa_r+0xd22>
  406eb6:	4640      	mov	r0, r8
  406eb8:	f7fb fb14 	bl	4024e4 <__aeabi_i2d>
  406ebc:	4652      	mov	r2, sl
  406ebe:	465b      	mov	r3, fp
  406ec0:	f7fb fb76 	bl	4025b0 <__aeabi_dmul>
  406ec4:	2200      	movs	r2, #0
  406ec6:	4b31      	ldr	r3, [pc, #196]	; (406f8c <_dtoa_r+0x8a4>)
  406ec8:	f7fb f9c0 	bl	40224c <__adddf3>
  406ecc:	4606      	mov	r6, r0
  406ece:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406ed2:	f1b9 0f00 	cmp.w	r9, #0
  406ed6:	f000 815a 	beq.w	40718e <_dtoa_r+0xaa6>
  406eda:	9d07      	ldr	r5, [sp, #28]
  406edc:	46c8      	mov	r8, r9
  406ede:	9517      	str	r5, [sp, #92]	; 0x5c
  406ee0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406ee2:	2d00      	cmp	r5, #0
  406ee4:	f000 8223 	beq.w	40732e <_dtoa_r+0xc46>
  406ee8:	4b25      	ldr	r3, [pc, #148]	; (406f80 <_dtoa_r+0x898>)
  406eea:	2000      	movs	r0, #0
  406eec:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406ef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406ef4:	4926      	ldr	r1, [pc, #152]	; (406f90 <_dtoa_r+0x8a8>)
  406ef6:	f7fb fc85 	bl	402804 <__aeabi_ddiv>
  406efa:	4632      	mov	r2, r6
  406efc:	463b      	mov	r3, r7
  406efe:	f7fb f9a3 	bl	402248 <__aeabi_dsub>
  406f02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406f06:	4659      	mov	r1, fp
  406f08:	4650      	mov	r0, sl
  406f0a:	f003 f98f 	bl	40a22c <__aeabi_d2iz>
  406f0e:	4605      	mov	r5, r0
  406f10:	f7fb fae8 	bl	4024e4 <__aeabi_i2d>
  406f14:	4602      	mov	r2, r0
  406f16:	460b      	mov	r3, r1
  406f18:	4650      	mov	r0, sl
  406f1a:	4659      	mov	r1, fp
  406f1c:	f7fb f994 	bl	402248 <__aeabi_dsub>
  406f20:	3530      	adds	r5, #48	; 0x30
  406f22:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406f24:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406f28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406f2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406f30:	b2ed      	uxtb	r5, r5
  406f32:	7035      	strb	r5, [r6, #0]
  406f34:	f106 0b01 	add.w	fp, r6, #1
  406f38:	f003 f96e 	bl	40a218 <__aeabi_dcmpgt>
  406f3c:	2800      	cmp	r0, #0
  406f3e:	f040 82ab 	bne.w	407498 <_dtoa_r+0xdb0>
  406f42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406f46:	2000      	movs	r0, #0
  406f48:	490f      	ldr	r1, [pc, #60]	; (406f88 <_dtoa_r+0x8a0>)
  406f4a:	f7fb f97d 	bl	402248 <__aeabi_dsub>
  406f4e:	4602      	mov	r2, r0
  406f50:	460b      	mov	r3, r1
  406f52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406f56:	f003 f95f 	bl	40a218 <__aeabi_dcmpgt>
  406f5a:	2800      	cmp	r0, #0
  406f5c:	f040 82a2 	bne.w	4074a4 <_dtoa_r+0xdbc>
  406f60:	f1b8 0f01 	cmp.w	r8, #1
  406f64:	f340 8181 	ble.w	40726a <_dtoa_r+0xb82>
  406f68:	44b0      	add	r8, r6
  406f6a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  406f6e:	46a2      	mov	sl, r4
  406f70:	46c1      	mov	r9, r8
  406f72:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  406f76:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  406f7a:	e019      	b.n	406fb0 <_dtoa_r+0x8c8>
  406f7c:	fffffbee 	.word	0xfffffbee
  406f80:	0040ab10 	.word	0x0040ab10
  406f84:	0040abd8 	.word	0x0040abd8
  406f88:	3ff00000 	.word	0x3ff00000
  406f8c:	401c0000 	.word	0x401c0000
  406f90:	3fe00000 	.word	0x3fe00000
  406f94:	2000      	movs	r0, #0
  406f96:	49a8      	ldr	r1, [pc, #672]	; (407238 <_dtoa_r+0xb50>)
  406f98:	f7fb f956 	bl	402248 <__aeabi_dsub>
  406f9c:	4622      	mov	r2, r4
  406f9e:	462b      	mov	r3, r5
  406fa0:	f003 f91c 	bl	40a1dc <__aeabi_dcmplt>
  406fa4:	2800      	cmp	r0, #0
  406fa6:	f040 827b 	bne.w	4074a0 <_dtoa_r+0xdb8>
  406faa:	45cb      	cmp	fp, r9
  406fac:	f000 815a 	beq.w	407264 <_dtoa_r+0xb7c>
  406fb0:	4620      	mov	r0, r4
  406fb2:	4629      	mov	r1, r5
  406fb4:	2200      	movs	r2, #0
  406fb6:	4ba1      	ldr	r3, [pc, #644]	; (40723c <_dtoa_r+0xb54>)
  406fb8:	f7fb fafa 	bl	4025b0 <__aeabi_dmul>
  406fbc:	2200      	movs	r2, #0
  406fbe:	4b9f      	ldr	r3, [pc, #636]	; (40723c <_dtoa_r+0xb54>)
  406fc0:	4604      	mov	r4, r0
  406fc2:	460d      	mov	r5, r1
  406fc4:	4630      	mov	r0, r6
  406fc6:	4639      	mov	r1, r7
  406fc8:	f7fb faf2 	bl	4025b0 <__aeabi_dmul>
  406fcc:	460f      	mov	r7, r1
  406fce:	4606      	mov	r6, r0
  406fd0:	f003 f92c 	bl	40a22c <__aeabi_d2iz>
  406fd4:	4680      	mov	r8, r0
  406fd6:	f7fb fa85 	bl	4024e4 <__aeabi_i2d>
  406fda:	4602      	mov	r2, r0
  406fdc:	460b      	mov	r3, r1
  406fde:	4630      	mov	r0, r6
  406fe0:	4639      	mov	r1, r7
  406fe2:	f7fb f931 	bl	402248 <__aeabi_dsub>
  406fe6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406fea:	fa5f f888 	uxtb.w	r8, r8
  406fee:	4622      	mov	r2, r4
  406ff0:	462b      	mov	r3, r5
  406ff2:	f80b 8b01 	strb.w	r8, [fp], #1
  406ff6:	4606      	mov	r6, r0
  406ff8:	460f      	mov	r7, r1
  406ffa:	f003 f8ef 	bl	40a1dc <__aeabi_dcmplt>
  406ffe:	4632      	mov	r2, r6
  407000:	463b      	mov	r3, r7
  407002:	2800      	cmp	r0, #0
  407004:	d0c6      	beq.n	406f94 <_dtoa_r+0x8ac>
  407006:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  407008:	4654      	mov	r4, sl
  40700a:	9607      	str	r6, [sp, #28]
  40700c:	e539      	b.n	406a82 <_dtoa_r+0x39a>
  40700e:	2600      	movs	r6, #0
  407010:	960b      	str	r6, [sp, #44]	; 0x2c
  407012:	9825      	ldr	r0, [sp, #148]	; 0x94
  407014:	2800      	cmp	r0, #0
  407016:	dd3c      	ble.n	407092 <_dtoa_r+0x9aa>
  407018:	4606      	mov	r6, r0
  40701a:	900f      	str	r0, [sp, #60]	; 0x3c
  40701c:	4681      	mov	r9, r0
  40701e:	e6ec      	b.n	406dfa <_dtoa_r+0x712>
  407020:	2601      	movs	r6, #1
  407022:	960b      	str	r6, [sp, #44]	; 0x2c
  407024:	e7f5      	b.n	407012 <_dtoa_r+0x92a>
  407026:	f1b9 0f00 	cmp.w	r9, #0
  40702a:	f73f ac7c 	bgt.w	406926 <_dtoa_r+0x23e>
  40702e:	f040 80c6 	bne.w	4071be <_dtoa_r+0xad6>
  407032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407036:	2200      	movs	r2, #0
  407038:	4b81      	ldr	r3, [pc, #516]	; (407240 <_dtoa_r+0xb58>)
  40703a:	f7fb fab9 	bl	4025b0 <__aeabi_dmul>
  40703e:	4652      	mov	r2, sl
  407040:	465b      	mov	r3, fp
  407042:	f003 f8df 	bl	40a204 <__aeabi_dcmpge>
  407046:	46c8      	mov	r8, r9
  407048:	464e      	mov	r6, r9
  40704a:	2800      	cmp	r0, #0
  40704c:	d07c      	beq.n	407148 <_dtoa_r+0xa60>
  40704e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  407050:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407054:	43ed      	mvns	r5, r5
  407056:	9507      	str	r5, [sp, #28]
  407058:	4641      	mov	r1, r8
  40705a:	4620      	mov	r0, r4
  40705c:	f001 ff02 	bl	408e64 <_Bfree>
  407060:	2e00      	cmp	r6, #0
  407062:	f47f ae06 	bne.w	406c72 <_dtoa_r+0x58a>
  407066:	e50c      	b.n	406a82 <_dtoa_r+0x39a>
  407068:	990a      	ldr	r1, [sp, #40]	; 0x28
  40706a:	4620      	mov	r0, r4
  40706c:	f002 f890 	bl	409190 <__pow5mult>
  407070:	900a      	str	r0, [sp, #40]	; 0x28
  407072:	e56a      	b.n	406b4a <_dtoa_r+0x462>
  407074:	9d16      	ldr	r5, [sp, #88]	; 0x58
  407076:	2d00      	cmp	r5, #0
  407078:	f000 81b8 	beq.w	4073ec <_dtoa_r+0xd04>
  40707c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407080:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407082:	9d08      	ldr	r5, [sp, #32]
  407084:	e527      	b.n	406ad6 <_dtoa_r+0x3ee>
  407086:	4601      	mov	r1, r0
  407088:	4620      	mov	r0, r4
  40708a:	f001 feeb 	bl	408e64 <_Bfree>
  40708e:	2201      	movs	r2, #1
  407090:	e67a      	b.n	406d88 <_dtoa_r+0x6a0>
  407092:	2601      	movs	r6, #1
  407094:	9625      	str	r6, [sp, #148]	; 0x94
  407096:	960f      	str	r6, [sp, #60]	; 0x3c
  407098:	46b1      	mov	r9, r6
  40709a:	2100      	movs	r1, #0
  40709c:	6461      	str	r1, [r4, #68]	; 0x44
  40709e:	e6bb      	b.n	406e18 <_dtoa_r+0x730>
  4070a0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4070a2:	4641      	mov	r1, r8
  4070a4:	f002 f920 	bl	4092e8 <__mcmp>
  4070a8:	2800      	cmp	r0, #0
  4070aa:	f6bf ad8f 	bge.w	406bcc <_dtoa_r+0x4e4>
  4070ae:	f8dd e01c 	ldr.w	lr, [sp, #28]
  4070b2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4070b4:	f10e 3eff 	add.w	lr, lr, #4294967295
  4070b8:	4620      	mov	r0, r4
  4070ba:	220a      	movs	r2, #10
  4070bc:	2300      	movs	r3, #0
  4070be:	f8cd e01c 	str.w	lr, [sp, #28]
  4070c2:	f001 fed9 	bl	408e78 <__multadd>
  4070c6:	900a      	str	r0, [sp, #40]	; 0x28
  4070c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4070ca:	2800      	cmp	r0, #0
  4070cc:	f040 8209 	bne.w	4074e2 <_dtoa_r+0xdfa>
  4070d0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4070d4:	e57a      	b.n	406bcc <_dtoa_r+0x4e4>
  4070d6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4070da:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4070de:	6918      	ldr	r0, [r3, #16]
  4070e0:	f001 ff60 	bl	408fa4 <__hi0bits>
  4070e4:	f1c0 0020 	rsb	r0, r0, #32
  4070e8:	e547      	b.n	406b7a <_dtoa_r+0x492>
  4070ea:	9809      	ldr	r0, [sp, #36]	; 0x24
  4070ec:	f7ff bb2c 	b.w	406748 <_dtoa_r+0x60>
  4070f0:	f1ba 0f00 	cmp.w	sl, #0
  4070f4:	f47f ad3b 	bne.w	406b6e <_dtoa_r+0x486>
  4070f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4070fc:	2b00      	cmp	r3, #0
  4070fe:	f040 817c 	bne.w	4073fa <_dtoa_r+0xd12>
  407102:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407106:	0d3f      	lsrs	r7, r7, #20
  407108:	053f      	lsls	r7, r7, #20
  40710a:	2f00      	cmp	r7, #0
  40710c:	f43f ad30 	beq.w	406b70 <_dtoa_r+0x488>
  407110:	9a08      	ldr	r2, [sp, #32]
  407112:	9b06      	ldr	r3, [sp, #24]
  407114:	3201      	adds	r2, #1
  407116:	3301      	adds	r3, #1
  407118:	9208      	str	r2, [sp, #32]
  40711a:	9306      	str	r3, [sp, #24]
  40711c:	2701      	movs	r7, #1
  40711e:	e527      	b.n	406b70 <_dtoa_r+0x488>
  407120:	9924      	ldr	r1, [sp, #144]	; 0x90
  407122:	2902      	cmp	r1, #2
  407124:	f77f ad56 	ble.w	406bd4 <_dtoa_r+0x4ec>
  407128:	f1b9 0f00 	cmp.w	r9, #0
  40712c:	d18f      	bne.n	40704e <_dtoa_r+0x966>
  40712e:	4641      	mov	r1, r8
  407130:	464b      	mov	r3, r9
  407132:	2205      	movs	r2, #5
  407134:	4620      	mov	r0, r4
  407136:	f001 fe9f 	bl	408e78 <__multadd>
  40713a:	4680      	mov	r8, r0
  40713c:	4641      	mov	r1, r8
  40713e:	980a      	ldr	r0, [sp, #40]	; 0x28
  407140:	f002 f8d2 	bl	4092e8 <__mcmp>
  407144:	2800      	cmp	r0, #0
  407146:	dd82      	ble.n	40704e <_dtoa_r+0x966>
  407148:	9d07      	ldr	r5, [sp, #28]
  40714a:	2331      	movs	r3, #49	; 0x31
  40714c:	3501      	adds	r5, #1
  40714e:	9507      	str	r5, [sp, #28]
  407150:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407152:	702b      	strb	r3, [r5, #0]
  407154:	f105 0b01 	add.w	fp, r5, #1
  407158:	e77e      	b.n	407058 <_dtoa_r+0x970>
  40715a:	9807      	ldr	r0, [sp, #28]
  40715c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40715e:	2331      	movs	r3, #49	; 0x31
  407160:	3001      	adds	r0, #1
  407162:	9007      	str	r0, [sp, #28]
  407164:	700b      	strb	r3, [r1, #0]
  407166:	e576      	b.n	406c56 <_dtoa_r+0x56e>
  407168:	46a3      	mov	fp, r4
  40716a:	9c03      	ldr	r4, [sp, #12]
  40716c:	e489      	b.n	406a82 <_dtoa_r+0x39a>
  40716e:	4640      	mov	r0, r8
  407170:	f7fb f9b8 	bl	4024e4 <__aeabi_i2d>
  407174:	4602      	mov	r2, r0
  407176:	460b      	mov	r3, r1
  407178:	4650      	mov	r0, sl
  40717a:	4659      	mov	r1, fp
  40717c:	f7fb fa18 	bl	4025b0 <__aeabi_dmul>
  407180:	2200      	movs	r2, #0
  407182:	4b30      	ldr	r3, [pc, #192]	; (407244 <_dtoa_r+0xb5c>)
  407184:	f7fb f862 	bl	40224c <__adddf3>
  407188:	4606      	mov	r6, r0
  40718a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40718e:	4650      	mov	r0, sl
  407190:	4659      	mov	r1, fp
  407192:	2200      	movs	r2, #0
  407194:	4b2a      	ldr	r3, [pc, #168]	; (407240 <_dtoa_r+0xb58>)
  407196:	f7fb f857 	bl	402248 <__aeabi_dsub>
  40719a:	4632      	mov	r2, r6
  40719c:	463b      	mov	r3, r7
  40719e:	4682      	mov	sl, r0
  4071a0:	468b      	mov	fp, r1
  4071a2:	f003 f839 	bl	40a218 <__aeabi_dcmpgt>
  4071a6:	2800      	cmp	r0, #0
  4071a8:	f040 80bd 	bne.w	407326 <_dtoa_r+0xc3e>
  4071ac:	4632      	mov	r2, r6
  4071ae:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4071b2:	4650      	mov	r0, sl
  4071b4:	4659      	mov	r1, fp
  4071b6:	f003 f811 	bl	40a1dc <__aeabi_dcmplt>
  4071ba:	2800      	cmp	r0, #0
  4071bc:	d055      	beq.n	40726a <_dtoa_r+0xb82>
  4071be:	f04f 0800 	mov.w	r8, #0
  4071c2:	4646      	mov	r6, r8
  4071c4:	e743      	b.n	40704e <_dtoa_r+0x966>
  4071c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4071c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4071ca:	4620      	mov	r0, r4
  4071cc:	f001 ffe0 	bl	409190 <__pow5mult>
  4071d0:	900a      	str	r0, [sp, #40]	; 0x28
  4071d2:	e4ba      	b.n	406b4a <_dtoa_r+0x462>
  4071d4:	2601      	movs	r6, #1
  4071d6:	960b      	str	r6, [sp, #44]	; 0x2c
  4071d8:	e602      	b.n	406de0 <_dtoa_r+0x6f8>
  4071da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4071dc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4071de:	1b7b      	subs	r3, r7, r5
  4071e0:	441e      	add	r6, r3
  4071e2:	970c      	str	r7, [sp, #48]	; 0x30
  4071e4:	960d      	str	r6, [sp, #52]	; 0x34
  4071e6:	2700      	movs	r7, #0
  4071e8:	e46f      	b.n	406aca <_dtoa_r+0x3e2>
  4071ea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4071ee:	f04f 0802 	mov.w	r8, #2
  4071f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4071f6:	e638      	b.n	406e6a <_dtoa_r+0x782>
  4071f8:	2a00      	cmp	r2, #0
  4071fa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4071fe:	46d9      	mov	r9, fp
  407200:	dd11      	ble.n	407226 <_dtoa_r+0xb3e>
  407202:	990a      	ldr	r1, [sp, #40]	; 0x28
  407204:	2201      	movs	r2, #1
  407206:	4620      	mov	r0, r4
  407208:	f002 f810 	bl	40922c <__lshift>
  40720c:	4641      	mov	r1, r8
  40720e:	900a      	str	r0, [sp, #40]	; 0x28
  407210:	f002 f86a 	bl	4092e8 <__mcmp>
  407214:	2800      	cmp	r0, #0
  407216:	f340 815d 	ble.w	4074d4 <_dtoa_r+0xdec>
  40721a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40721e:	f000 811b 	beq.w	407458 <_dtoa_r+0xd70>
  407222:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  407226:	9b06      	ldr	r3, [sp, #24]
  407228:	4635      	mov	r5, r6
  40722a:	f883 a000 	strb.w	sl, [r3]
  40722e:	f103 0b01 	add.w	fp, r3, #1
  407232:	463e      	mov	r6, r7
  407234:	e50f      	b.n	406c56 <_dtoa_r+0x56e>
  407236:	bf00      	nop
  407238:	3ff00000 	.word	0x3ff00000
  40723c:	40240000 	.word	0x40240000
  407240:	40140000 	.word	0x40140000
  407244:	401c0000 	.word	0x401c0000
  407248:	d103      	bne.n	407252 <_dtoa_r+0xb6a>
  40724a:	f01a 0f01 	tst.w	sl, #1
  40724e:	f47f acf2 	bne.w	406c36 <_dtoa_r+0x54e>
  407252:	465b      	mov	r3, fp
  407254:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407258:	469b      	mov	fp, r3
  40725a:	2a30      	cmp	r2, #48	; 0x30
  40725c:	f103 33ff 	add.w	r3, r3, #4294967295
  407260:	d0f8      	beq.n	407254 <_dtoa_r+0xb6c>
  407262:	e4f8      	b.n	406c56 <_dtoa_r+0x56e>
  407264:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  407268:	4654      	mov	r4, sl
  40726a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40726e:	f7ff bb47 	b.w	406900 <_dtoa_r+0x218>
  407272:	9e07      	ldr	r6, [sp, #28]
  407274:	4275      	negs	r5, r6
  407276:	2d00      	cmp	r5, #0
  407278:	f000 80c2 	beq.w	407400 <_dtoa_r+0xd18>
  40727c:	4ba3      	ldr	r3, [pc, #652]	; (40750c <_dtoa_r+0xe24>)
  40727e:	f005 020f 	and.w	r2, r5, #15
  407282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407286:	e9d3 2300 	ldrd	r2, r3, [r3]
  40728a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40728e:	f7fb f98f 	bl	4025b0 <__aeabi_dmul>
  407292:	112d      	asrs	r5, r5, #4
  407294:	4682      	mov	sl, r0
  407296:	468b      	mov	fp, r1
  407298:	f000 812e 	beq.w	4074f8 <_dtoa_r+0xe10>
  40729c:	4e9c      	ldr	r6, [pc, #624]	; (407510 <_dtoa_r+0xe28>)
  40729e:	f04f 0802 	mov.w	r8, #2
  4072a2:	07ea      	lsls	r2, r5, #31
  4072a4:	d505      	bpl.n	4072b2 <_dtoa_r+0xbca>
  4072a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4072aa:	f108 0801 	add.w	r8, r8, #1
  4072ae:	f7fb f97f 	bl	4025b0 <__aeabi_dmul>
  4072b2:	106d      	asrs	r5, r5, #1
  4072b4:	f106 0608 	add.w	r6, r6, #8
  4072b8:	d1f3      	bne.n	4072a2 <_dtoa_r+0xbba>
  4072ba:	4682      	mov	sl, r0
  4072bc:	468b      	mov	fp, r1
  4072be:	e5ef      	b.n	406ea0 <_dtoa_r+0x7b8>
  4072c0:	9e07      	ldr	r6, [sp, #28]
  4072c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4072c4:	2230      	movs	r2, #48	; 0x30
  4072c6:	702a      	strb	r2, [r5, #0]
  4072c8:	3601      	adds	r6, #1
  4072ca:	2231      	movs	r2, #49	; 0x31
  4072cc:	9607      	str	r6, [sp, #28]
  4072ce:	701a      	strb	r2, [r3, #0]
  4072d0:	f7ff bbd7 	b.w	406a82 <_dtoa_r+0x39a>
  4072d4:	6871      	ldr	r1, [r6, #4]
  4072d6:	4620      	mov	r0, r4
  4072d8:	f001 fd9e 	bl	408e18 <_Balloc>
  4072dc:	6933      	ldr	r3, [r6, #16]
  4072de:	4605      	mov	r5, r0
  4072e0:	1c9a      	adds	r2, r3, #2
  4072e2:	0092      	lsls	r2, r2, #2
  4072e4:	f106 010c 	add.w	r1, r6, #12
  4072e8:	300c      	adds	r0, #12
  4072ea:	f001 fcb5 	bl	408c58 <memcpy>
  4072ee:	4620      	mov	r0, r4
  4072f0:	4629      	mov	r1, r5
  4072f2:	2201      	movs	r2, #1
  4072f4:	f001 ff9a 	bl	40922c <__lshift>
  4072f8:	4607      	mov	r7, r0
  4072fa:	e503      	b.n	406d04 <_dtoa_r+0x61c>
  4072fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  407300:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  407304:	f000 80a8 	beq.w	407458 <_dtoa_r+0xd70>
  407308:	9d06      	ldr	r5, [sp, #24]
  40730a:	f10a 0301 	add.w	r3, sl, #1
  40730e:	702b      	strb	r3, [r5, #0]
  407310:	4635      	mov	r5, r6
  407312:	9e06      	ldr	r6, [sp, #24]
  407314:	f106 0b01 	add.w	fp, r6, #1
  407318:	463e      	mov	r6, r7
  40731a:	e49c      	b.n	406c56 <_dtoa_r+0x56e>
  40731c:	4635      	mov	r5, r6
  40731e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  407322:	463e      	mov	r6, r7
  407324:	e47b      	b.n	406c1e <_dtoa_r+0x536>
  407326:	f04f 0800 	mov.w	r8, #0
  40732a:	4646      	mov	r6, r8
  40732c:	e70c      	b.n	407148 <_dtoa_r+0xa60>
  40732e:	4977      	ldr	r1, [pc, #476]	; (40750c <_dtoa_r+0xe24>)
  407330:	f108 35ff 	add.w	r5, r8, #4294967295
  407334:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  407338:	4632      	mov	r2, r6
  40733a:	463b      	mov	r3, r7
  40733c:	e9d1 0100 	ldrd	r0, r1, [r1]
  407340:	9510      	str	r5, [sp, #64]	; 0x40
  407342:	f7fb f935 	bl	4025b0 <__aeabi_dmul>
  407346:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40734a:	4659      	mov	r1, fp
  40734c:	4650      	mov	r0, sl
  40734e:	f002 ff6d 	bl	40a22c <__aeabi_d2iz>
  407352:	4605      	mov	r5, r0
  407354:	f7fb f8c6 	bl	4024e4 <__aeabi_i2d>
  407358:	4602      	mov	r2, r0
  40735a:	460b      	mov	r3, r1
  40735c:	4650      	mov	r0, sl
  40735e:	4659      	mov	r1, fp
  407360:	f7fa ff72 	bl	402248 <__aeabi_dsub>
  407364:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  407368:	3530      	adds	r5, #48	; 0x30
  40736a:	f1b8 0f01 	cmp.w	r8, #1
  40736e:	4606      	mov	r6, r0
  407370:	460f      	mov	r7, r1
  407372:	f88e 5000 	strb.w	r5, [lr]
  407376:	f10e 0b01 	add.w	fp, lr, #1
  40737a:	d01e      	beq.n	4073ba <_dtoa_r+0xcd2>
  40737c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40737e:	1e6b      	subs	r3, r5, #1
  407380:	eb03 0a08 	add.w	sl, r3, r8
  407384:	2200      	movs	r2, #0
  407386:	4b63      	ldr	r3, [pc, #396]	; (407514 <_dtoa_r+0xe2c>)
  407388:	f7fb f912 	bl	4025b0 <__aeabi_dmul>
  40738c:	460f      	mov	r7, r1
  40738e:	4606      	mov	r6, r0
  407390:	f002 ff4c 	bl	40a22c <__aeabi_d2iz>
  407394:	4680      	mov	r8, r0
  407396:	f7fb f8a5 	bl	4024e4 <__aeabi_i2d>
  40739a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40739e:	4602      	mov	r2, r0
  4073a0:	460b      	mov	r3, r1
  4073a2:	4630      	mov	r0, r6
  4073a4:	4639      	mov	r1, r7
  4073a6:	f7fa ff4f 	bl	402248 <__aeabi_dsub>
  4073aa:	f805 8f01 	strb.w	r8, [r5, #1]!
  4073ae:	4555      	cmp	r5, sl
  4073b0:	d1e8      	bne.n	407384 <_dtoa_r+0xc9c>
  4073b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4073b4:	4606      	mov	r6, r0
  4073b6:	460f      	mov	r7, r1
  4073b8:	44ab      	add	fp, r5
  4073ba:	2200      	movs	r2, #0
  4073bc:	4b56      	ldr	r3, [pc, #344]	; (407518 <_dtoa_r+0xe30>)
  4073be:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4073c2:	f7fa ff43 	bl	40224c <__adddf3>
  4073c6:	4632      	mov	r2, r6
  4073c8:	463b      	mov	r3, r7
  4073ca:	f002 ff07 	bl	40a1dc <__aeabi_dcmplt>
  4073ce:	2800      	cmp	r0, #0
  4073d0:	d04d      	beq.n	40746e <_dtoa_r+0xd86>
  4073d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4073d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4073d6:	9607      	str	r6, [sp, #28]
  4073d8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4073dc:	f7ff bb4a 	b.w	406a74 <_dtoa_r+0x38c>
  4073e0:	9e08      	ldr	r6, [sp, #32]
  4073e2:	2300      	movs	r3, #0
  4073e4:	ebc9 0506 	rsb	r5, r9, r6
  4073e8:	f7ff bb75 	b.w	406ad6 <_dtoa_r+0x3ee>
  4073ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4073ee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4073f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4073f4:	9d08      	ldr	r5, [sp, #32]
  4073f6:	f7ff bb6e 	b.w	406ad6 <_dtoa_r+0x3ee>
  4073fa:	4657      	mov	r7, sl
  4073fc:	f7ff bbb8 	b.w	406b70 <_dtoa_r+0x488>
  407400:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  407404:	f04f 0802 	mov.w	r8, #2
  407408:	e54a      	b.n	406ea0 <_dtoa_r+0x7b8>
  40740a:	f1b9 0f00 	cmp.w	r9, #0
  40740e:	f43f aeae 	beq.w	40716e <_dtoa_r+0xa86>
  407412:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  407414:	2e00      	cmp	r6, #0
  407416:	f77f af28 	ble.w	40726a <_dtoa_r+0xb82>
  40741a:	2200      	movs	r2, #0
  40741c:	4b3d      	ldr	r3, [pc, #244]	; (407514 <_dtoa_r+0xe2c>)
  40741e:	4650      	mov	r0, sl
  407420:	4659      	mov	r1, fp
  407422:	f7fb f8c5 	bl	4025b0 <__aeabi_dmul>
  407426:	4682      	mov	sl, r0
  407428:	f108 0001 	add.w	r0, r8, #1
  40742c:	468b      	mov	fp, r1
  40742e:	f7fb f859 	bl	4024e4 <__aeabi_i2d>
  407432:	4602      	mov	r2, r0
  407434:	460b      	mov	r3, r1
  407436:	4650      	mov	r0, sl
  407438:	4659      	mov	r1, fp
  40743a:	f7fb f8b9 	bl	4025b0 <__aeabi_dmul>
  40743e:	2200      	movs	r2, #0
  407440:	4b36      	ldr	r3, [pc, #216]	; (40751c <_dtoa_r+0xe34>)
  407442:	f7fa ff03 	bl	40224c <__adddf3>
  407446:	9d07      	ldr	r5, [sp, #28]
  407448:	4606      	mov	r6, r0
  40744a:	3d01      	subs	r5, #1
  40744c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407450:	9517      	str	r5, [sp, #92]	; 0x5c
  407452:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  407456:	e543      	b.n	406ee0 <_dtoa_r+0x7f8>
  407458:	4635      	mov	r5, r6
  40745a:	9b06      	ldr	r3, [sp, #24]
  40745c:	9e06      	ldr	r6, [sp, #24]
  40745e:	2239      	movs	r2, #57	; 0x39
  407460:	7032      	strb	r2, [r6, #0]
  407462:	f103 0b01 	add.w	fp, r3, #1
  407466:	463e      	mov	r6, r7
  407468:	9909      	ldr	r1, [sp, #36]	; 0x24
  40746a:	f7ff bbee 	b.w	406c4a <_dtoa_r+0x562>
  40746e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  407472:	2000      	movs	r0, #0
  407474:	4928      	ldr	r1, [pc, #160]	; (407518 <_dtoa_r+0xe30>)
  407476:	f7fa fee7 	bl	402248 <__aeabi_dsub>
  40747a:	4632      	mov	r2, r6
  40747c:	463b      	mov	r3, r7
  40747e:	f002 fecb 	bl	40a218 <__aeabi_dcmpgt>
  407482:	2800      	cmp	r0, #0
  407484:	f43f aef1 	beq.w	40726a <_dtoa_r+0xb82>
  407488:	465b      	mov	r3, fp
  40748a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40748e:	469b      	mov	fp, r3
  407490:	2a30      	cmp	r2, #48	; 0x30
  407492:	f103 33ff 	add.w	r3, r3, #4294967295
  407496:	d0f8      	beq.n	40748a <_dtoa_r+0xda2>
  407498:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40749a:	9507      	str	r5, [sp, #28]
  40749c:	f7ff baf1 	b.w	406a82 <_dtoa_r+0x39a>
  4074a0:	4645      	mov	r5, r8
  4074a2:	4654      	mov	r4, sl
  4074a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4074a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4074a8:	9607      	str	r6, [sp, #28]
  4074aa:	f7ff bae3 	b.w	406a74 <_dtoa_r+0x38c>
  4074ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4074b2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4074b6:	d0cf      	beq.n	407458 <_dtoa_r+0xd70>
  4074b8:	9b03      	ldr	r3, [sp, #12]
  4074ba:	4635      	mov	r5, r6
  4074bc:	2b00      	cmp	r3, #0
  4074be:	9e06      	ldr	r6, [sp, #24]
  4074c0:	bfc8      	it	gt
  4074c2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4074c6:	f886 a000 	strb.w	sl, [r6]
  4074ca:	f106 0b01 	add.w	fp, r6, #1
  4074ce:	463e      	mov	r6, r7
  4074d0:	f7ff bbc1 	b.w	406c56 <_dtoa_r+0x56e>
  4074d4:	f47f aea7 	bne.w	407226 <_dtoa_r+0xb3e>
  4074d8:	f01a 0f01 	tst.w	sl, #1
  4074dc:	f43f aea3 	beq.w	407226 <_dtoa_r+0xb3e>
  4074e0:	e69b      	b.n	40721a <_dtoa_r+0xb32>
  4074e2:	4631      	mov	r1, r6
  4074e4:	4620      	mov	r0, r4
  4074e6:	220a      	movs	r2, #10
  4074e8:	2300      	movs	r3, #0
  4074ea:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4074ee:	f001 fcc3 	bl	408e78 <__multadd>
  4074f2:	4606      	mov	r6, r0
  4074f4:	f7ff bb6a 	b.w	406bcc <_dtoa_r+0x4e4>
  4074f8:	f04f 0802 	mov.w	r8, #2
  4074fc:	e4d0      	b.n	406ea0 <_dtoa_r+0x7b8>
  4074fe:	f43f ab50 	beq.w	406ba2 <_dtoa_r+0x4ba>
  407502:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  407506:	f7ff bbe0 	b.w	406cca <_dtoa_r+0x5e2>
  40750a:	bf00      	nop
  40750c:	0040ab10 	.word	0x0040ab10
  407510:	0040abd8 	.word	0x0040abd8
  407514:	40240000 	.word	0x40240000
  407518:	3fe00000 	.word	0x3fe00000
  40751c:	401c0000 	.word	0x401c0000

00407520 <__sflush_r>:
  407520:	898b      	ldrh	r3, [r1, #12]
  407522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407526:	b29a      	uxth	r2, r3
  407528:	460d      	mov	r5, r1
  40752a:	0711      	lsls	r1, r2, #28
  40752c:	4680      	mov	r8, r0
  40752e:	d43c      	bmi.n	4075aa <__sflush_r+0x8a>
  407530:	686a      	ldr	r2, [r5, #4]
  407532:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407536:	2a00      	cmp	r2, #0
  407538:	81ab      	strh	r3, [r5, #12]
  40753a:	dd59      	ble.n	4075f0 <__sflush_r+0xd0>
  40753c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40753e:	2c00      	cmp	r4, #0
  407540:	d04b      	beq.n	4075da <__sflush_r+0xba>
  407542:	b29b      	uxth	r3, r3
  407544:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407548:	2100      	movs	r1, #0
  40754a:	b292      	uxth	r2, r2
  40754c:	f8d8 6000 	ldr.w	r6, [r8]
  407550:	f8c8 1000 	str.w	r1, [r8]
  407554:	2a00      	cmp	r2, #0
  407556:	d04f      	beq.n	4075f8 <__sflush_r+0xd8>
  407558:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40755a:	075f      	lsls	r7, r3, #29
  40755c:	d505      	bpl.n	40756a <__sflush_r+0x4a>
  40755e:	6869      	ldr	r1, [r5, #4]
  407560:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407562:	1a52      	subs	r2, r2, r1
  407564:	b10b      	cbz	r3, 40756a <__sflush_r+0x4a>
  407566:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407568:	1ad2      	subs	r2, r2, r3
  40756a:	4640      	mov	r0, r8
  40756c:	69e9      	ldr	r1, [r5, #28]
  40756e:	2300      	movs	r3, #0
  407570:	47a0      	blx	r4
  407572:	1c44      	adds	r4, r0, #1
  407574:	d04a      	beq.n	40760c <__sflush_r+0xec>
  407576:	89ab      	ldrh	r3, [r5, #12]
  407578:	692a      	ldr	r2, [r5, #16]
  40757a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40757e:	b29b      	uxth	r3, r3
  407580:	2100      	movs	r1, #0
  407582:	602a      	str	r2, [r5, #0]
  407584:	04da      	lsls	r2, r3, #19
  407586:	81ab      	strh	r3, [r5, #12]
  407588:	6069      	str	r1, [r5, #4]
  40758a:	d44c      	bmi.n	407626 <__sflush_r+0x106>
  40758c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40758e:	f8c8 6000 	str.w	r6, [r8]
  407592:	b311      	cbz	r1, 4075da <__sflush_r+0xba>
  407594:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407598:	4299      	cmp	r1, r3
  40759a:	d002      	beq.n	4075a2 <__sflush_r+0x82>
  40759c:	4640      	mov	r0, r8
  40759e:	f000 f9c3 	bl	407928 <_free_r>
  4075a2:	2000      	movs	r0, #0
  4075a4:	6328      	str	r0, [r5, #48]	; 0x30
  4075a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075aa:	692e      	ldr	r6, [r5, #16]
  4075ac:	b1ae      	cbz	r6, 4075da <__sflush_r+0xba>
  4075ae:	0791      	lsls	r1, r2, #30
  4075b0:	682c      	ldr	r4, [r5, #0]
  4075b2:	bf0c      	ite	eq
  4075b4:	696b      	ldreq	r3, [r5, #20]
  4075b6:	2300      	movne	r3, #0
  4075b8:	602e      	str	r6, [r5, #0]
  4075ba:	1ba4      	subs	r4, r4, r6
  4075bc:	60ab      	str	r3, [r5, #8]
  4075be:	e00a      	b.n	4075d6 <__sflush_r+0xb6>
  4075c0:	4632      	mov	r2, r6
  4075c2:	4623      	mov	r3, r4
  4075c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4075c6:	4640      	mov	r0, r8
  4075c8:	69e9      	ldr	r1, [r5, #28]
  4075ca:	47b8      	blx	r7
  4075cc:	2800      	cmp	r0, #0
  4075ce:	ebc0 0404 	rsb	r4, r0, r4
  4075d2:	4406      	add	r6, r0
  4075d4:	dd04      	ble.n	4075e0 <__sflush_r+0xc0>
  4075d6:	2c00      	cmp	r4, #0
  4075d8:	dcf2      	bgt.n	4075c0 <__sflush_r+0xa0>
  4075da:	2000      	movs	r0, #0
  4075dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075e0:	89ab      	ldrh	r3, [r5, #12]
  4075e2:	f04f 30ff 	mov.w	r0, #4294967295
  4075e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4075ea:	81ab      	strh	r3, [r5, #12]
  4075ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075f0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4075f2:	2a00      	cmp	r2, #0
  4075f4:	dca2      	bgt.n	40753c <__sflush_r+0x1c>
  4075f6:	e7f0      	b.n	4075da <__sflush_r+0xba>
  4075f8:	2301      	movs	r3, #1
  4075fa:	4640      	mov	r0, r8
  4075fc:	69e9      	ldr	r1, [r5, #28]
  4075fe:	47a0      	blx	r4
  407600:	1c43      	adds	r3, r0, #1
  407602:	4602      	mov	r2, r0
  407604:	d01e      	beq.n	407644 <__sflush_r+0x124>
  407606:	89ab      	ldrh	r3, [r5, #12]
  407608:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40760a:	e7a6      	b.n	40755a <__sflush_r+0x3a>
  40760c:	f8d8 3000 	ldr.w	r3, [r8]
  407610:	b95b      	cbnz	r3, 40762a <__sflush_r+0x10a>
  407612:	89aa      	ldrh	r2, [r5, #12]
  407614:	6929      	ldr	r1, [r5, #16]
  407616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40761a:	b292      	uxth	r2, r2
  40761c:	606b      	str	r3, [r5, #4]
  40761e:	04d3      	lsls	r3, r2, #19
  407620:	81aa      	strh	r2, [r5, #12]
  407622:	6029      	str	r1, [r5, #0]
  407624:	d5b2      	bpl.n	40758c <__sflush_r+0x6c>
  407626:	6528      	str	r0, [r5, #80]	; 0x50
  407628:	e7b0      	b.n	40758c <__sflush_r+0x6c>
  40762a:	2b1d      	cmp	r3, #29
  40762c:	d001      	beq.n	407632 <__sflush_r+0x112>
  40762e:	2b16      	cmp	r3, #22
  407630:	d113      	bne.n	40765a <__sflush_r+0x13a>
  407632:	89a9      	ldrh	r1, [r5, #12]
  407634:	692b      	ldr	r3, [r5, #16]
  407636:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40763a:	2200      	movs	r2, #0
  40763c:	81a9      	strh	r1, [r5, #12]
  40763e:	602b      	str	r3, [r5, #0]
  407640:	606a      	str	r2, [r5, #4]
  407642:	e7a3      	b.n	40758c <__sflush_r+0x6c>
  407644:	f8d8 3000 	ldr.w	r3, [r8]
  407648:	2b00      	cmp	r3, #0
  40764a:	d0dc      	beq.n	407606 <__sflush_r+0xe6>
  40764c:	2b1d      	cmp	r3, #29
  40764e:	d001      	beq.n	407654 <__sflush_r+0x134>
  407650:	2b16      	cmp	r3, #22
  407652:	d1c5      	bne.n	4075e0 <__sflush_r+0xc0>
  407654:	f8c8 6000 	str.w	r6, [r8]
  407658:	e7bf      	b.n	4075da <__sflush_r+0xba>
  40765a:	89ab      	ldrh	r3, [r5, #12]
  40765c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407660:	81ab      	strh	r3, [r5, #12]
  407662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407666:	bf00      	nop

00407668 <_fflush_r>:
  407668:	b510      	push	{r4, lr}
  40766a:	4604      	mov	r4, r0
  40766c:	b082      	sub	sp, #8
  40766e:	b108      	cbz	r0, 407674 <_fflush_r+0xc>
  407670:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407672:	b153      	cbz	r3, 40768a <_fflush_r+0x22>
  407674:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407678:	b908      	cbnz	r0, 40767e <_fflush_r+0x16>
  40767a:	b002      	add	sp, #8
  40767c:	bd10      	pop	{r4, pc}
  40767e:	4620      	mov	r0, r4
  407680:	b002      	add	sp, #8
  407682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407686:	f7ff bf4b 	b.w	407520 <__sflush_r>
  40768a:	9101      	str	r1, [sp, #4]
  40768c:	f000 f808 	bl	4076a0 <__sinit>
  407690:	9901      	ldr	r1, [sp, #4]
  407692:	e7ef      	b.n	407674 <_fflush_r+0xc>

00407694 <_cleanup_r>:
  407694:	4901      	ldr	r1, [pc, #4]	; (40769c <_cleanup_r+0x8>)
  407696:	f000 bb9f 	b.w	407dd8 <_fwalk>
  40769a:	bf00      	nop
  40769c:	0040a071 	.word	0x0040a071

004076a0 <__sinit>:
  4076a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076a4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  4076a6:	b083      	sub	sp, #12
  4076a8:	4607      	mov	r7, r0
  4076aa:	2c00      	cmp	r4, #0
  4076ac:	d165      	bne.n	40777a <__sinit+0xda>
  4076ae:	687d      	ldr	r5, [r7, #4]
  4076b0:	4833      	ldr	r0, [pc, #204]	; (407780 <__sinit+0xe0>)
  4076b2:	2304      	movs	r3, #4
  4076b4:	2103      	movs	r1, #3
  4076b6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  4076ba:	63f8      	str	r0, [r7, #60]	; 0x3c
  4076bc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  4076c0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  4076c4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  4076c8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4076cc:	81ab      	strh	r3, [r5, #12]
  4076ce:	602c      	str	r4, [r5, #0]
  4076d0:	606c      	str	r4, [r5, #4]
  4076d2:	60ac      	str	r4, [r5, #8]
  4076d4:	666c      	str	r4, [r5, #100]	; 0x64
  4076d6:	81ec      	strh	r4, [r5, #14]
  4076d8:	612c      	str	r4, [r5, #16]
  4076da:	616c      	str	r4, [r5, #20]
  4076dc:	61ac      	str	r4, [r5, #24]
  4076de:	4621      	mov	r1, r4
  4076e0:	2208      	movs	r2, #8
  4076e2:	f7fb fd01 	bl	4030e8 <memset>
  4076e6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 407784 <__sinit+0xe4>
  4076ea:	68be      	ldr	r6, [r7, #8]
  4076ec:	f8df a098 	ldr.w	sl, [pc, #152]	; 407788 <__sinit+0xe8>
  4076f0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40778c <__sinit+0xec>
  4076f4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407790 <__sinit+0xf0>
  4076f8:	2301      	movs	r3, #1
  4076fa:	2209      	movs	r2, #9
  4076fc:	61ed      	str	r5, [r5, #28]
  4076fe:	f8c5 b020 	str.w	fp, [r5, #32]
  407702:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407706:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40770a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40770e:	4621      	mov	r1, r4
  407710:	81f3      	strh	r3, [r6, #14]
  407712:	81b2      	strh	r2, [r6, #12]
  407714:	6034      	str	r4, [r6, #0]
  407716:	6074      	str	r4, [r6, #4]
  407718:	60b4      	str	r4, [r6, #8]
  40771a:	6674      	str	r4, [r6, #100]	; 0x64
  40771c:	6134      	str	r4, [r6, #16]
  40771e:	6174      	str	r4, [r6, #20]
  407720:	61b4      	str	r4, [r6, #24]
  407722:	2208      	movs	r2, #8
  407724:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407728:	9301      	str	r3, [sp, #4]
  40772a:	f7fb fcdd 	bl	4030e8 <memset>
  40772e:	68fd      	ldr	r5, [r7, #12]
  407730:	2012      	movs	r0, #18
  407732:	2202      	movs	r2, #2
  407734:	61f6      	str	r6, [r6, #28]
  407736:	f8c6 b020 	str.w	fp, [r6, #32]
  40773a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40773e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407742:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407746:	4621      	mov	r1, r4
  407748:	81a8      	strh	r0, [r5, #12]
  40774a:	81ea      	strh	r2, [r5, #14]
  40774c:	602c      	str	r4, [r5, #0]
  40774e:	606c      	str	r4, [r5, #4]
  407750:	60ac      	str	r4, [r5, #8]
  407752:	666c      	str	r4, [r5, #100]	; 0x64
  407754:	612c      	str	r4, [r5, #16]
  407756:	616c      	str	r4, [r5, #20]
  407758:	61ac      	str	r4, [r5, #24]
  40775a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40775e:	2208      	movs	r2, #8
  407760:	f7fb fcc2 	bl	4030e8 <memset>
  407764:	9b01      	ldr	r3, [sp, #4]
  407766:	61ed      	str	r5, [r5, #28]
  407768:	f8c5 b020 	str.w	fp, [r5, #32]
  40776c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407770:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407774:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407778:	63bb      	str	r3, [r7, #56]	; 0x38
  40777a:	b003      	add	sp, #12
  40777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407780:	00407695 	.word	0x00407695
  407784:	00409af1 	.word	0x00409af1
  407788:	00409b15 	.word	0x00409b15
  40778c:	00409b4d 	.word	0x00409b4d
  407790:	00409b6d 	.word	0x00409b6d

00407794 <__sfp_lock_acquire>:
  407794:	4770      	bx	lr
  407796:	bf00      	nop

00407798 <__sfp_lock_release>:
  407798:	4770      	bx	lr
  40779a:	bf00      	nop

0040779c <__libc_fini_array>:
  40779c:	b538      	push	{r3, r4, r5, lr}
  40779e:	4d09      	ldr	r5, [pc, #36]	; (4077c4 <__libc_fini_array+0x28>)
  4077a0:	4c09      	ldr	r4, [pc, #36]	; (4077c8 <__libc_fini_array+0x2c>)
  4077a2:	1b64      	subs	r4, r4, r5
  4077a4:	10a4      	asrs	r4, r4, #2
  4077a6:	bf18      	it	ne
  4077a8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  4077ac:	d005      	beq.n	4077ba <__libc_fini_array+0x1e>
  4077ae:	3c01      	subs	r4, #1
  4077b0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4077b4:	4798      	blx	r3
  4077b6:	2c00      	cmp	r4, #0
  4077b8:	d1f9      	bne.n	4077ae <__libc_fini_array+0x12>
  4077ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4077be:	f003 ba2f 	b.w	40ac20 <_fini>
  4077c2:	bf00      	nop
  4077c4:	0040ac2c 	.word	0x0040ac2c
  4077c8:	0040ac30 	.word	0x0040ac30

004077cc <_fputwc_r>:
  4077cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077d0:	8993      	ldrh	r3, [r2, #12]
  4077d2:	460f      	mov	r7, r1
  4077d4:	0499      	lsls	r1, r3, #18
  4077d6:	b082      	sub	sp, #8
  4077d8:	4614      	mov	r4, r2
  4077da:	4680      	mov	r8, r0
  4077dc:	d406      	bmi.n	4077ec <_fputwc_r+0x20>
  4077de:	6e52      	ldr	r2, [r2, #100]	; 0x64
  4077e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4077e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4077e8:	81a3      	strh	r3, [r4, #12]
  4077ea:	6662      	str	r2, [r4, #100]	; 0x64
  4077ec:	f000 fecc 	bl	408588 <__locale_mb_cur_max>
  4077f0:	2801      	cmp	r0, #1
  4077f2:	d03e      	beq.n	407872 <_fputwc_r+0xa6>
  4077f4:	463a      	mov	r2, r7
  4077f6:	4640      	mov	r0, r8
  4077f8:	a901      	add	r1, sp, #4
  4077fa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4077fe:	f002 fb17 	bl	409e30 <_wcrtomb_r>
  407802:	1c42      	adds	r2, r0, #1
  407804:	4606      	mov	r6, r0
  407806:	d02d      	beq.n	407864 <_fputwc_r+0x98>
  407808:	2800      	cmp	r0, #0
  40780a:	d03a      	beq.n	407882 <_fputwc_r+0xb6>
  40780c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  407810:	2500      	movs	r5, #0
  407812:	e009      	b.n	407828 <_fputwc_r+0x5c>
  407814:	6823      	ldr	r3, [r4, #0]
  407816:	7019      	strb	r1, [r3, #0]
  407818:	6823      	ldr	r3, [r4, #0]
  40781a:	3301      	adds	r3, #1
  40781c:	6023      	str	r3, [r4, #0]
  40781e:	3501      	adds	r5, #1
  407820:	42b5      	cmp	r5, r6
  407822:	d22e      	bcs.n	407882 <_fputwc_r+0xb6>
  407824:	ab01      	add	r3, sp, #4
  407826:	5ce9      	ldrb	r1, [r5, r3]
  407828:	68a3      	ldr	r3, [r4, #8]
  40782a:	3b01      	subs	r3, #1
  40782c:	2b00      	cmp	r3, #0
  40782e:	60a3      	str	r3, [r4, #8]
  407830:	daf0      	bge.n	407814 <_fputwc_r+0x48>
  407832:	69a2      	ldr	r2, [r4, #24]
  407834:	4293      	cmp	r3, r2
  407836:	db06      	blt.n	407846 <_fputwc_r+0x7a>
  407838:	6823      	ldr	r3, [r4, #0]
  40783a:	7019      	strb	r1, [r3, #0]
  40783c:	6823      	ldr	r3, [r4, #0]
  40783e:	7819      	ldrb	r1, [r3, #0]
  407840:	3301      	adds	r3, #1
  407842:	290a      	cmp	r1, #10
  407844:	d1ea      	bne.n	40781c <_fputwc_r+0x50>
  407846:	4640      	mov	r0, r8
  407848:	4622      	mov	r2, r4
  40784a:	f002 fa9d 	bl	409d88 <__swbuf_r>
  40784e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  407852:	4258      	negs	r0, r3
  407854:	4158      	adcs	r0, r3
  407856:	2800      	cmp	r0, #0
  407858:	d0e1      	beq.n	40781e <_fputwc_r+0x52>
  40785a:	f04f 30ff 	mov.w	r0, #4294967295
  40785e:	b002      	add	sp, #8
  407860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407864:	89a3      	ldrh	r3, [r4, #12]
  407866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40786a:	81a3      	strh	r3, [r4, #12]
  40786c:	b002      	add	sp, #8
  40786e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407872:	1e7b      	subs	r3, r7, #1
  407874:	2bfe      	cmp	r3, #254	; 0xfe
  407876:	d8bd      	bhi.n	4077f4 <_fputwc_r+0x28>
  407878:	b2f9      	uxtb	r1, r7
  40787a:	4606      	mov	r6, r0
  40787c:	f88d 1004 	strb.w	r1, [sp, #4]
  407880:	e7c6      	b.n	407810 <_fputwc_r+0x44>
  407882:	4638      	mov	r0, r7
  407884:	b002      	add	sp, #8
  407886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40788a:	bf00      	nop

0040788c <_malloc_trim_r>:
  40788c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40788e:	4d23      	ldr	r5, [pc, #140]	; (40791c <_malloc_trim_r+0x90>)
  407890:	460f      	mov	r7, r1
  407892:	4604      	mov	r4, r0
  407894:	f001 fabc 	bl	408e10 <__malloc_lock>
  407898:	68ab      	ldr	r3, [r5, #8]
  40789a:	685e      	ldr	r6, [r3, #4]
  40789c:	f026 0603 	bic.w	r6, r6, #3
  4078a0:	1bf1      	subs	r1, r6, r7
  4078a2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4078a6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4078aa:	f021 010f 	bic.w	r1, r1, #15
  4078ae:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  4078b2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  4078b6:	db07      	blt.n	4078c8 <_malloc_trim_r+0x3c>
  4078b8:	4620      	mov	r0, r4
  4078ba:	2100      	movs	r1, #0
  4078bc:	f002 f902 	bl	409ac4 <_sbrk_r>
  4078c0:	68ab      	ldr	r3, [r5, #8]
  4078c2:	4433      	add	r3, r6
  4078c4:	4298      	cmp	r0, r3
  4078c6:	d004      	beq.n	4078d2 <_malloc_trim_r+0x46>
  4078c8:	4620      	mov	r0, r4
  4078ca:	f001 faa3 	bl	408e14 <__malloc_unlock>
  4078ce:	2000      	movs	r0, #0
  4078d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078d2:	4620      	mov	r0, r4
  4078d4:	4279      	negs	r1, r7
  4078d6:	f002 f8f5 	bl	409ac4 <_sbrk_r>
  4078da:	3001      	adds	r0, #1
  4078dc:	d00d      	beq.n	4078fa <_malloc_trim_r+0x6e>
  4078de:	4b10      	ldr	r3, [pc, #64]	; (407920 <_malloc_trim_r+0x94>)
  4078e0:	68aa      	ldr	r2, [r5, #8]
  4078e2:	6819      	ldr	r1, [r3, #0]
  4078e4:	1bf6      	subs	r6, r6, r7
  4078e6:	f046 0601 	orr.w	r6, r6, #1
  4078ea:	4620      	mov	r0, r4
  4078ec:	1bc9      	subs	r1, r1, r7
  4078ee:	6056      	str	r6, [r2, #4]
  4078f0:	6019      	str	r1, [r3, #0]
  4078f2:	f001 fa8f 	bl	408e14 <__malloc_unlock>
  4078f6:	2001      	movs	r0, #1
  4078f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078fa:	4620      	mov	r0, r4
  4078fc:	2100      	movs	r1, #0
  4078fe:	f002 f8e1 	bl	409ac4 <_sbrk_r>
  407902:	68ab      	ldr	r3, [r5, #8]
  407904:	1ac2      	subs	r2, r0, r3
  407906:	2a0f      	cmp	r2, #15
  407908:	ddde      	ble.n	4078c8 <_malloc_trim_r+0x3c>
  40790a:	4d06      	ldr	r5, [pc, #24]	; (407924 <_malloc_trim_r+0x98>)
  40790c:	4904      	ldr	r1, [pc, #16]	; (407920 <_malloc_trim_r+0x94>)
  40790e:	682d      	ldr	r5, [r5, #0]
  407910:	f042 0201 	orr.w	r2, r2, #1
  407914:	1b40      	subs	r0, r0, r5
  407916:	605a      	str	r2, [r3, #4]
  407918:	6008      	str	r0, [r1, #0]
  40791a:	e7d5      	b.n	4078c8 <_malloc_trim_r+0x3c>
  40791c:	20000580 	.word	0x20000580
  407920:	20000a84 	.word	0x20000a84
  407924:	2000098c 	.word	0x2000098c

00407928 <_free_r>:
  407928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40792c:	460d      	mov	r5, r1
  40792e:	4606      	mov	r6, r0
  407930:	2900      	cmp	r1, #0
  407932:	d055      	beq.n	4079e0 <_free_r+0xb8>
  407934:	f001 fa6c 	bl	408e10 <__malloc_lock>
  407938:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40793c:	f8df c170 	ldr.w	ip, [pc, #368]	; 407ab0 <_free_r+0x188>
  407940:	f1a5 0408 	sub.w	r4, r5, #8
  407944:	f021 0301 	bic.w	r3, r1, #1
  407948:	18e2      	adds	r2, r4, r3
  40794a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40794e:	6857      	ldr	r7, [r2, #4]
  407950:	4290      	cmp	r0, r2
  407952:	f027 0703 	bic.w	r7, r7, #3
  407956:	d068      	beq.n	407a2a <_free_r+0x102>
  407958:	f011 0101 	ands.w	r1, r1, #1
  40795c:	6057      	str	r7, [r2, #4]
  40795e:	d032      	beq.n	4079c6 <_free_r+0x9e>
  407960:	2100      	movs	r1, #0
  407962:	19d0      	adds	r0, r2, r7
  407964:	6840      	ldr	r0, [r0, #4]
  407966:	07c0      	lsls	r0, r0, #31
  407968:	d406      	bmi.n	407978 <_free_r+0x50>
  40796a:	443b      	add	r3, r7
  40796c:	6890      	ldr	r0, [r2, #8]
  40796e:	2900      	cmp	r1, #0
  407970:	d04d      	beq.n	407a0e <_free_r+0xe6>
  407972:	68d2      	ldr	r2, [r2, #12]
  407974:	60c2      	str	r2, [r0, #12]
  407976:	6090      	str	r0, [r2, #8]
  407978:	f043 0201 	orr.w	r2, r3, #1
  40797c:	6062      	str	r2, [r4, #4]
  40797e:	50e3      	str	r3, [r4, r3]
  407980:	b9e1      	cbnz	r1, 4079bc <_free_r+0x94>
  407982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407986:	d32d      	bcc.n	4079e4 <_free_r+0xbc>
  407988:	0a5a      	lsrs	r2, r3, #9
  40798a:	2a04      	cmp	r2, #4
  40798c:	d869      	bhi.n	407a62 <_free_r+0x13a>
  40798e:	0998      	lsrs	r0, r3, #6
  407990:	3038      	adds	r0, #56	; 0x38
  407992:	0041      	lsls	r1, r0, #1
  407994:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  407998:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40799c:	4944      	ldr	r1, [pc, #272]	; (407ab0 <_free_r+0x188>)
  40799e:	4562      	cmp	r2, ip
  4079a0:	d065      	beq.n	407a6e <_free_r+0x146>
  4079a2:	6851      	ldr	r1, [r2, #4]
  4079a4:	f021 0103 	bic.w	r1, r1, #3
  4079a8:	428b      	cmp	r3, r1
  4079aa:	d202      	bcs.n	4079b2 <_free_r+0x8a>
  4079ac:	6892      	ldr	r2, [r2, #8]
  4079ae:	4594      	cmp	ip, r2
  4079b0:	d1f7      	bne.n	4079a2 <_free_r+0x7a>
  4079b2:	68d3      	ldr	r3, [r2, #12]
  4079b4:	60e3      	str	r3, [r4, #12]
  4079b6:	60a2      	str	r2, [r4, #8]
  4079b8:	609c      	str	r4, [r3, #8]
  4079ba:	60d4      	str	r4, [r2, #12]
  4079bc:	4630      	mov	r0, r6
  4079be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4079c2:	f001 ba27 	b.w	408e14 <__malloc_unlock>
  4079c6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4079ca:	f10c 0808 	add.w	r8, ip, #8
  4079ce:	1b64      	subs	r4, r4, r5
  4079d0:	68a0      	ldr	r0, [r4, #8]
  4079d2:	442b      	add	r3, r5
  4079d4:	4540      	cmp	r0, r8
  4079d6:	d042      	beq.n	407a5e <_free_r+0x136>
  4079d8:	68e5      	ldr	r5, [r4, #12]
  4079da:	60c5      	str	r5, [r0, #12]
  4079dc:	60a8      	str	r0, [r5, #8]
  4079de:	e7c0      	b.n	407962 <_free_r+0x3a>
  4079e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079e4:	08db      	lsrs	r3, r3, #3
  4079e6:	109a      	asrs	r2, r3, #2
  4079e8:	2001      	movs	r0, #1
  4079ea:	4090      	lsls	r0, r2
  4079ec:	f8dc 1004 	ldr.w	r1, [ip, #4]
  4079f0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  4079f4:	689a      	ldr	r2, [r3, #8]
  4079f6:	4301      	orrs	r1, r0
  4079f8:	60a2      	str	r2, [r4, #8]
  4079fa:	60e3      	str	r3, [r4, #12]
  4079fc:	f8cc 1004 	str.w	r1, [ip, #4]
  407a00:	4630      	mov	r0, r6
  407a02:	609c      	str	r4, [r3, #8]
  407a04:	60d4      	str	r4, [r2, #12]
  407a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407a0a:	f001 ba03 	b.w	408e14 <__malloc_unlock>
  407a0e:	4d29      	ldr	r5, [pc, #164]	; (407ab4 <_free_r+0x18c>)
  407a10:	42a8      	cmp	r0, r5
  407a12:	d1ae      	bne.n	407972 <_free_r+0x4a>
  407a14:	f043 0201 	orr.w	r2, r3, #1
  407a18:	f8cc 4014 	str.w	r4, [ip, #20]
  407a1c:	f8cc 4010 	str.w	r4, [ip, #16]
  407a20:	60e0      	str	r0, [r4, #12]
  407a22:	60a0      	str	r0, [r4, #8]
  407a24:	6062      	str	r2, [r4, #4]
  407a26:	50e3      	str	r3, [r4, r3]
  407a28:	e7c8      	b.n	4079bc <_free_r+0x94>
  407a2a:	441f      	add	r7, r3
  407a2c:	07cb      	lsls	r3, r1, #31
  407a2e:	d407      	bmi.n	407a40 <_free_r+0x118>
  407a30:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407a34:	1a64      	subs	r4, r4, r1
  407a36:	68e3      	ldr	r3, [r4, #12]
  407a38:	68a2      	ldr	r2, [r4, #8]
  407a3a:	440f      	add	r7, r1
  407a3c:	60d3      	str	r3, [r2, #12]
  407a3e:	609a      	str	r2, [r3, #8]
  407a40:	4b1d      	ldr	r3, [pc, #116]	; (407ab8 <_free_r+0x190>)
  407a42:	f047 0201 	orr.w	r2, r7, #1
  407a46:	681b      	ldr	r3, [r3, #0]
  407a48:	6062      	str	r2, [r4, #4]
  407a4a:	429f      	cmp	r7, r3
  407a4c:	f8cc 4008 	str.w	r4, [ip, #8]
  407a50:	d3b4      	bcc.n	4079bc <_free_r+0x94>
  407a52:	4b1a      	ldr	r3, [pc, #104]	; (407abc <_free_r+0x194>)
  407a54:	4630      	mov	r0, r6
  407a56:	6819      	ldr	r1, [r3, #0]
  407a58:	f7ff ff18 	bl	40788c <_malloc_trim_r>
  407a5c:	e7ae      	b.n	4079bc <_free_r+0x94>
  407a5e:	2101      	movs	r1, #1
  407a60:	e77f      	b.n	407962 <_free_r+0x3a>
  407a62:	2a14      	cmp	r2, #20
  407a64:	d80b      	bhi.n	407a7e <_free_r+0x156>
  407a66:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  407a6a:	0041      	lsls	r1, r0, #1
  407a6c:	e792      	b.n	407994 <_free_r+0x6c>
  407a6e:	1080      	asrs	r0, r0, #2
  407a70:	2501      	movs	r5, #1
  407a72:	4085      	lsls	r5, r0
  407a74:	6848      	ldr	r0, [r1, #4]
  407a76:	4613      	mov	r3, r2
  407a78:	4328      	orrs	r0, r5
  407a7a:	6048      	str	r0, [r1, #4]
  407a7c:	e79a      	b.n	4079b4 <_free_r+0x8c>
  407a7e:	2a54      	cmp	r2, #84	; 0x54
  407a80:	d803      	bhi.n	407a8a <_free_r+0x162>
  407a82:	0b18      	lsrs	r0, r3, #12
  407a84:	306e      	adds	r0, #110	; 0x6e
  407a86:	0041      	lsls	r1, r0, #1
  407a88:	e784      	b.n	407994 <_free_r+0x6c>
  407a8a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407a8e:	d803      	bhi.n	407a98 <_free_r+0x170>
  407a90:	0bd8      	lsrs	r0, r3, #15
  407a92:	3077      	adds	r0, #119	; 0x77
  407a94:	0041      	lsls	r1, r0, #1
  407a96:	e77d      	b.n	407994 <_free_r+0x6c>
  407a98:	f240 5154 	movw	r1, #1364	; 0x554
  407a9c:	428a      	cmp	r2, r1
  407a9e:	d803      	bhi.n	407aa8 <_free_r+0x180>
  407aa0:	0c98      	lsrs	r0, r3, #18
  407aa2:	307c      	adds	r0, #124	; 0x7c
  407aa4:	0041      	lsls	r1, r0, #1
  407aa6:	e775      	b.n	407994 <_free_r+0x6c>
  407aa8:	21fc      	movs	r1, #252	; 0xfc
  407aaa:	207e      	movs	r0, #126	; 0x7e
  407aac:	e772      	b.n	407994 <_free_r+0x6c>
  407aae:	bf00      	nop
  407ab0:	20000580 	.word	0x20000580
  407ab4:	20000588 	.word	0x20000588
  407ab8:	20000988 	.word	0x20000988
  407abc:	20000a80 	.word	0x20000a80

00407ac0 <__sfvwrite_r>:
  407ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ac4:	6893      	ldr	r3, [r2, #8]
  407ac6:	b083      	sub	sp, #12
  407ac8:	4616      	mov	r6, r2
  407aca:	4681      	mov	r9, r0
  407acc:	460c      	mov	r4, r1
  407ace:	b32b      	cbz	r3, 407b1c <__sfvwrite_r+0x5c>
  407ad0:	898b      	ldrh	r3, [r1, #12]
  407ad2:	0719      	lsls	r1, r3, #28
  407ad4:	d526      	bpl.n	407b24 <__sfvwrite_r+0x64>
  407ad6:	6922      	ldr	r2, [r4, #16]
  407ad8:	b322      	cbz	r2, 407b24 <__sfvwrite_r+0x64>
  407ada:	f003 0202 	and.w	r2, r3, #2
  407ade:	b292      	uxth	r2, r2
  407ae0:	6835      	ldr	r5, [r6, #0]
  407ae2:	2a00      	cmp	r2, #0
  407ae4:	d02c      	beq.n	407b40 <__sfvwrite_r+0x80>
  407ae6:	f04f 0a00 	mov.w	sl, #0
  407aea:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 407dd4 <__sfvwrite_r+0x314>
  407aee:	46d0      	mov	r8, sl
  407af0:	45d8      	cmp	r8, fp
  407af2:	bf34      	ite	cc
  407af4:	4643      	movcc	r3, r8
  407af6:	465b      	movcs	r3, fp
  407af8:	4652      	mov	r2, sl
  407afa:	4648      	mov	r0, r9
  407afc:	f1b8 0f00 	cmp.w	r8, #0
  407b00:	d04f      	beq.n	407ba2 <__sfvwrite_r+0xe2>
  407b02:	69e1      	ldr	r1, [r4, #28]
  407b04:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407b06:	47b8      	blx	r7
  407b08:	2800      	cmp	r0, #0
  407b0a:	dd56      	ble.n	407bba <__sfvwrite_r+0xfa>
  407b0c:	68b3      	ldr	r3, [r6, #8]
  407b0e:	4482      	add	sl, r0
  407b10:	1a1b      	subs	r3, r3, r0
  407b12:	ebc0 0808 	rsb	r8, r0, r8
  407b16:	60b3      	str	r3, [r6, #8]
  407b18:	2b00      	cmp	r3, #0
  407b1a:	d1e9      	bne.n	407af0 <__sfvwrite_r+0x30>
  407b1c:	2000      	movs	r0, #0
  407b1e:	b003      	add	sp, #12
  407b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b24:	4648      	mov	r0, r9
  407b26:	4621      	mov	r1, r4
  407b28:	f7fe fcd2 	bl	4064d0 <__swsetup_r>
  407b2c:	2800      	cmp	r0, #0
  407b2e:	f040 8148 	bne.w	407dc2 <__sfvwrite_r+0x302>
  407b32:	89a3      	ldrh	r3, [r4, #12]
  407b34:	6835      	ldr	r5, [r6, #0]
  407b36:	f003 0202 	and.w	r2, r3, #2
  407b3a:	b292      	uxth	r2, r2
  407b3c:	2a00      	cmp	r2, #0
  407b3e:	d1d2      	bne.n	407ae6 <__sfvwrite_r+0x26>
  407b40:	f013 0a01 	ands.w	sl, r3, #1
  407b44:	d142      	bne.n	407bcc <__sfvwrite_r+0x10c>
  407b46:	46d0      	mov	r8, sl
  407b48:	f1b8 0f00 	cmp.w	r8, #0
  407b4c:	d023      	beq.n	407b96 <__sfvwrite_r+0xd6>
  407b4e:	059a      	lsls	r2, r3, #22
  407b50:	68a7      	ldr	r7, [r4, #8]
  407b52:	d576      	bpl.n	407c42 <__sfvwrite_r+0x182>
  407b54:	45b8      	cmp	r8, r7
  407b56:	f0c0 80a4 	bcc.w	407ca2 <__sfvwrite_r+0x1e2>
  407b5a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407b5e:	f040 80b2 	bne.w	407cc6 <__sfvwrite_r+0x206>
  407b62:	6820      	ldr	r0, [r4, #0]
  407b64:	46bb      	mov	fp, r7
  407b66:	4651      	mov	r1, sl
  407b68:	465a      	mov	r2, fp
  407b6a:	f001 f8eb 	bl	408d44 <memmove>
  407b6e:	68a2      	ldr	r2, [r4, #8]
  407b70:	6821      	ldr	r1, [r4, #0]
  407b72:	1bd2      	subs	r2, r2, r7
  407b74:	eb01 030b 	add.w	r3, r1, fp
  407b78:	60a2      	str	r2, [r4, #8]
  407b7a:	6023      	str	r3, [r4, #0]
  407b7c:	4642      	mov	r2, r8
  407b7e:	68b3      	ldr	r3, [r6, #8]
  407b80:	4492      	add	sl, r2
  407b82:	1a9b      	subs	r3, r3, r2
  407b84:	ebc2 0808 	rsb	r8, r2, r8
  407b88:	60b3      	str	r3, [r6, #8]
  407b8a:	2b00      	cmp	r3, #0
  407b8c:	d0c6      	beq.n	407b1c <__sfvwrite_r+0x5c>
  407b8e:	89a3      	ldrh	r3, [r4, #12]
  407b90:	f1b8 0f00 	cmp.w	r8, #0
  407b94:	d1db      	bne.n	407b4e <__sfvwrite_r+0x8e>
  407b96:	f8d5 a000 	ldr.w	sl, [r5]
  407b9a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407b9e:	3508      	adds	r5, #8
  407ba0:	e7d2      	b.n	407b48 <__sfvwrite_r+0x88>
  407ba2:	f8d5 a000 	ldr.w	sl, [r5]
  407ba6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407baa:	3508      	adds	r5, #8
  407bac:	e7a0      	b.n	407af0 <__sfvwrite_r+0x30>
  407bae:	4648      	mov	r0, r9
  407bb0:	4621      	mov	r1, r4
  407bb2:	f7ff fd59 	bl	407668 <_fflush_r>
  407bb6:	2800      	cmp	r0, #0
  407bb8:	d059      	beq.n	407c6e <__sfvwrite_r+0x1ae>
  407bba:	89a3      	ldrh	r3, [r4, #12]
  407bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407bc0:	f04f 30ff 	mov.w	r0, #4294967295
  407bc4:	81a3      	strh	r3, [r4, #12]
  407bc6:	b003      	add	sp, #12
  407bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407bcc:	4692      	mov	sl, r2
  407bce:	9201      	str	r2, [sp, #4]
  407bd0:	4693      	mov	fp, r2
  407bd2:	4690      	mov	r8, r2
  407bd4:	f1b8 0f00 	cmp.w	r8, #0
  407bd8:	d02b      	beq.n	407c32 <__sfvwrite_r+0x172>
  407bda:	9f01      	ldr	r7, [sp, #4]
  407bdc:	2f00      	cmp	r7, #0
  407bde:	d064      	beq.n	407caa <__sfvwrite_r+0x1ea>
  407be0:	6820      	ldr	r0, [r4, #0]
  407be2:	6921      	ldr	r1, [r4, #16]
  407be4:	45c2      	cmp	sl, r8
  407be6:	bf34      	ite	cc
  407be8:	4653      	movcc	r3, sl
  407bea:	4643      	movcs	r3, r8
  407bec:	4288      	cmp	r0, r1
  407bee:	461f      	mov	r7, r3
  407bf0:	f8d4 c008 	ldr.w	ip, [r4, #8]
  407bf4:	6962      	ldr	r2, [r4, #20]
  407bf6:	d903      	bls.n	407c00 <__sfvwrite_r+0x140>
  407bf8:	4494      	add	ip, r2
  407bfa:	4563      	cmp	r3, ip
  407bfc:	f300 80ae 	bgt.w	407d5c <__sfvwrite_r+0x29c>
  407c00:	4293      	cmp	r3, r2
  407c02:	db36      	blt.n	407c72 <__sfvwrite_r+0x1b2>
  407c04:	4613      	mov	r3, r2
  407c06:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407c08:	4648      	mov	r0, r9
  407c0a:	69e1      	ldr	r1, [r4, #28]
  407c0c:	465a      	mov	r2, fp
  407c0e:	47b8      	blx	r7
  407c10:	1e07      	subs	r7, r0, #0
  407c12:	ddd2      	ble.n	407bba <__sfvwrite_r+0xfa>
  407c14:	ebba 0a07 	subs.w	sl, sl, r7
  407c18:	d03a      	beq.n	407c90 <__sfvwrite_r+0x1d0>
  407c1a:	68b3      	ldr	r3, [r6, #8]
  407c1c:	44bb      	add	fp, r7
  407c1e:	1bdb      	subs	r3, r3, r7
  407c20:	ebc7 0808 	rsb	r8, r7, r8
  407c24:	60b3      	str	r3, [r6, #8]
  407c26:	2b00      	cmp	r3, #0
  407c28:	f43f af78 	beq.w	407b1c <__sfvwrite_r+0x5c>
  407c2c:	f1b8 0f00 	cmp.w	r8, #0
  407c30:	d1d3      	bne.n	407bda <__sfvwrite_r+0x11a>
  407c32:	2700      	movs	r7, #0
  407c34:	f8d5 b000 	ldr.w	fp, [r5]
  407c38:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407c3c:	9701      	str	r7, [sp, #4]
  407c3e:	3508      	adds	r5, #8
  407c40:	e7c8      	b.n	407bd4 <__sfvwrite_r+0x114>
  407c42:	6820      	ldr	r0, [r4, #0]
  407c44:	6923      	ldr	r3, [r4, #16]
  407c46:	4298      	cmp	r0, r3
  407c48:	d802      	bhi.n	407c50 <__sfvwrite_r+0x190>
  407c4a:	6963      	ldr	r3, [r4, #20]
  407c4c:	4598      	cmp	r8, r3
  407c4e:	d272      	bcs.n	407d36 <__sfvwrite_r+0x276>
  407c50:	45b8      	cmp	r8, r7
  407c52:	bf38      	it	cc
  407c54:	4647      	movcc	r7, r8
  407c56:	463a      	mov	r2, r7
  407c58:	4651      	mov	r1, sl
  407c5a:	f001 f873 	bl	408d44 <memmove>
  407c5e:	68a3      	ldr	r3, [r4, #8]
  407c60:	6822      	ldr	r2, [r4, #0]
  407c62:	1bdb      	subs	r3, r3, r7
  407c64:	443a      	add	r2, r7
  407c66:	60a3      	str	r3, [r4, #8]
  407c68:	6022      	str	r2, [r4, #0]
  407c6a:	2b00      	cmp	r3, #0
  407c6c:	d09f      	beq.n	407bae <__sfvwrite_r+0xee>
  407c6e:	463a      	mov	r2, r7
  407c70:	e785      	b.n	407b7e <__sfvwrite_r+0xbe>
  407c72:	461a      	mov	r2, r3
  407c74:	4659      	mov	r1, fp
  407c76:	9300      	str	r3, [sp, #0]
  407c78:	f001 f864 	bl	408d44 <memmove>
  407c7c:	9b00      	ldr	r3, [sp, #0]
  407c7e:	68a1      	ldr	r1, [r4, #8]
  407c80:	6822      	ldr	r2, [r4, #0]
  407c82:	1ac9      	subs	r1, r1, r3
  407c84:	ebba 0a07 	subs.w	sl, sl, r7
  407c88:	4413      	add	r3, r2
  407c8a:	60a1      	str	r1, [r4, #8]
  407c8c:	6023      	str	r3, [r4, #0]
  407c8e:	d1c4      	bne.n	407c1a <__sfvwrite_r+0x15a>
  407c90:	4648      	mov	r0, r9
  407c92:	4621      	mov	r1, r4
  407c94:	f7ff fce8 	bl	407668 <_fflush_r>
  407c98:	2800      	cmp	r0, #0
  407c9a:	d18e      	bne.n	407bba <__sfvwrite_r+0xfa>
  407c9c:	f8cd a004 	str.w	sl, [sp, #4]
  407ca0:	e7bb      	b.n	407c1a <__sfvwrite_r+0x15a>
  407ca2:	6820      	ldr	r0, [r4, #0]
  407ca4:	4647      	mov	r7, r8
  407ca6:	46c3      	mov	fp, r8
  407ca8:	e75d      	b.n	407b66 <__sfvwrite_r+0xa6>
  407caa:	4658      	mov	r0, fp
  407cac:	210a      	movs	r1, #10
  407cae:	4642      	mov	r2, r8
  407cb0:	f000 ff88 	bl	408bc4 <memchr>
  407cb4:	2800      	cmp	r0, #0
  407cb6:	d07f      	beq.n	407db8 <__sfvwrite_r+0x2f8>
  407cb8:	f100 0a01 	add.w	sl, r0, #1
  407cbc:	2701      	movs	r7, #1
  407cbe:	ebcb 0a0a 	rsb	sl, fp, sl
  407cc2:	9701      	str	r7, [sp, #4]
  407cc4:	e78c      	b.n	407be0 <__sfvwrite_r+0x120>
  407cc6:	6822      	ldr	r2, [r4, #0]
  407cc8:	6921      	ldr	r1, [r4, #16]
  407cca:	6967      	ldr	r7, [r4, #20]
  407ccc:	ebc1 0c02 	rsb	ip, r1, r2
  407cd0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  407cd4:	f10c 0201 	add.w	r2, ip, #1
  407cd8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  407cdc:	4442      	add	r2, r8
  407cde:	107f      	asrs	r7, r7, #1
  407ce0:	4297      	cmp	r7, r2
  407ce2:	bf34      	ite	cc
  407ce4:	4617      	movcc	r7, r2
  407ce6:	463a      	movcs	r2, r7
  407ce8:	055b      	lsls	r3, r3, #21
  407cea:	d54f      	bpl.n	407d8c <__sfvwrite_r+0x2cc>
  407cec:	4611      	mov	r1, r2
  407cee:	4648      	mov	r0, r9
  407cf0:	f8cd c000 	str.w	ip, [sp]
  407cf4:	f000 fcca 	bl	40868c <_malloc_r>
  407cf8:	f8dd c000 	ldr.w	ip, [sp]
  407cfc:	4683      	mov	fp, r0
  407cfe:	2800      	cmp	r0, #0
  407d00:	d062      	beq.n	407dc8 <__sfvwrite_r+0x308>
  407d02:	4662      	mov	r2, ip
  407d04:	6921      	ldr	r1, [r4, #16]
  407d06:	f8cd c000 	str.w	ip, [sp]
  407d0a:	f000 ffa5 	bl	408c58 <memcpy>
  407d0e:	89a2      	ldrh	r2, [r4, #12]
  407d10:	f8dd c000 	ldr.w	ip, [sp]
  407d14:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407d18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407d1c:	81a2      	strh	r2, [r4, #12]
  407d1e:	eb0b 000c 	add.w	r0, fp, ip
  407d22:	ebcc 0207 	rsb	r2, ip, r7
  407d26:	f8c4 b010 	str.w	fp, [r4, #16]
  407d2a:	6167      	str	r7, [r4, #20]
  407d2c:	6020      	str	r0, [r4, #0]
  407d2e:	60a2      	str	r2, [r4, #8]
  407d30:	4647      	mov	r7, r8
  407d32:	46c3      	mov	fp, r8
  407d34:	e717      	b.n	407b66 <__sfvwrite_r+0xa6>
  407d36:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  407d3a:	4590      	cmp	r8, r2
  407d3c:	bf38      	it	cc
  407d3e:	4642      	movcc	r2, r8
  407d40:	fb92 f2f3 	sdiv	r2, r2, r3
  407d44:	fb02 f303 	mul.w	r3, r2, r3
  407d48:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407d4a:	4648      	mov	r0, r9
  407d4c:	69e1      	ldr	r1, [r4, #28]
  407d4e:	4652      	mov	r2, sl
  407d50:	47b8      	blx	r7
  407d52:	2800      	cmp	r0, #0
  407d54:	f77f af31 	ble.w	407bba <__sfvwrite_r+0xfa>
  407d58:	4602      	mov	r2, r0
  407d5a:	e710      	b.n	407b7e <__sfvwrite_r+0xbe>
  407d5c:	4662      	mov	r2, ip
  407d5e:	4659      	mov	r1, fp
  407d60:	f8cd c000 	str.w	ip, [sp]
  407d64:	f000 ffee 	bl	408d44 <memmove>
  407d68:	f8dd c000 	ldr.w	ip, [sp]
  407d6c:	6823      	ldr	r3, [r4, #0]
  407d6e:	4648      	mov	r0, r9
  407d70:	4463      	add	r3, ip
  407d72:	6023      	str	r3, [r4, #0]
  407d74:	4621      	mov	r1, r4
  407d76:	f8cd c000 	str.w	ip, [sp]
  407d7a:	f7ff fc75 	bl	407668 <_fflush_r>
  407d7e:	f8dd c000 	ldr.w	ip, [sp]
  407d82:	2800      	cmp	r0, #0
  407d84:	f47f af19 	bne.w	407bba <__sfvwrite_r+0xfa>
  407d88:	4667      	mov	r7, ip
  407d8a:	e743      	b.n	407c14 <__sfvwrite_r+0x154>
  407d8c:	4648      	mov	r0, r9
  407d8e:	f8cd c000 	str.w	ip, [sp]
  407d92:	f001 fc8f 	bl	4096b4 <_realloc_r>
  407d96:	f8dd c000 	ldr.w	ip, [sp]
  407d9a:	4683      	mov	fp, r0
  407d9c:	2800      	cmp	r0, #0
  407d9e:	d1be      	bne.n	407d1e <__sfvwrite_r+0x25e>
  407da0:	4648      	mov	r0, r9
  407da2:	6921      	ldr	r1, [r4, #16]
  407da4:	f7ff fdc0 	bl	407928 <_free_r>
  407da8:	89a3      	ldrh	r3, [r4, #12]
  407daa:	220c      	movs	r2, #12
  407dac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407db0:	b29b      	uxth	r3, r3
  407db2:	f8c9 2000 	str.w	r2, [r9]
  407db6:	e701      	b.n	407bbc <__sfvwrite_r+0xfc>
  407db8:	2701      	movs	r7, #1
  407dba:	f108 0a01 	add.w	sl, r8, #1
  407dbe:	9701      	str	r7, [sp, #4]
  407dc0:	e70e      	b.n	407be0 <__sfvwrite_r+0x120>
  407dc2:	f04f 30ff 	mov.w	r0, #4294967295
  407dc6:	e6aa      	b.n	407b1e <__sfvwrite_r+0x5e>
  407dc8:	230c      	movs	r3, #12
  407dca:	f8c9 3000 	str.w	r3, [r9]
  407dce:	89a3      	ldrh	r3, [r4, #12]
  407dd0:	e6f4      	b.n	407bbc <__sfvwrite_r+0xfc>
  407dd2:	bf00      	nop
  407dd4:	7ffffc00 	.word	0x7ffffc00

00407dd8 <_fwalk>:
  407dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ddc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407de0:	4688      	mov	r8, r1
  407de2:	d019      	beq.n	407e18 <_fwalk+0x40>
  407de4:	2600      	movs	r6, #0
  407de6:	687d      	ldr	r5, [r7, #4]
  407de8:	68bc      	ldr	r4, [r7, #8]
  407dea:	3d01      	subs	r5, #1
  407dec:	d40e      	bmi.n	407e0c <_fwalk+0x34>
  407dee:	89a3      	ldrh	r3, [r4, #12]
  407df0:	3d01      	subs	r5, #1
  407df2:	2b01      	cmp	r3, #1
  407df4:	d906      	bls.n	407e04 <_fwalk+0x2c>
  407df6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407dfa:	4620      	mov	r0, r4
  407dfc:	3301      	adds	r3, #1
  407dfe:	d001      	beq.n	407e04 <_fwalk+0x2c>
  407e00:	47c0      	blx	r8
  407e02:	4306      	orrs	r6, r0
  407e04:	1c6b      	adds	r3, r5, #1
  407e06:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407e0a:	d1f0      	bne.n	407dee <_fwalk+0x16>
  407e0c:	683f      	ldr	r7, [r7, #0]
  407e0e:	2f00      	cmp	r7, #0
  407e10:	d1e9      	bne.n	407de6 <_fwalk+0xe>
  407e12:	4630      	mov	r0, r6
  407e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e18:	463e      	mov	r6, r7
  407e1a:	4630      	mov	r0, r6
  407e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407e20 <rshift>:
  407e20:	6902      	ldr	r2, [r0, #16]
  407e22:	114b      	asrs	r3, r1, #5
  407e24:	4293      	cmp	r3, r2
  407e26:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  407e2a:	f100 0814 	add.w	r8, r0, #20
  407e2e:	da28      	bge.n	407e82 <rshift+0x62>
  407e30:	f011 0c1f 	ands.w	ip, r1, #31
  407e34:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  407e38:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  407e3c:	d028      	beq.n	407e90 <rshift+0x70>
  407e3e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  407e42:	1d3b      	adds	r3, r7, #4
  407e44:	429a      	cmp	r2, r3
  407e46:	fa24 f40c 	lsr.w	r4, r4, ip
  407e4a:	f1cc 0120 	rsb	r1, ip, #32
  407e4e:	d935      	bls.n	407ebc <rshift+0x9c>
  407e50:	4645      	mov	r5, r8
  407e52:	681e      	ldr	r6, [r3, #0]
  407e54:	408e      	lsls	r6, r1
  407e56:	4334      	orrs	r4, r6
  407e58:	f845 4b04 	str.w	r4, [r5], #4
  407e5c:	f853 4b04 	ldr.w	r4, [r3], #4
  407e60:	4293      	cmp	r3, r2
  407e62:	fa24 f40c 	lsr.w	r4, r4, ip
  407e66:	d3f4      	bcc.n	407e52 <rshift+0x32>
  407e68:	1bd3      	subs	r3, r2, r7
  407e6a:	3b05      	subs	r3, #5
  407e6c:	f023 0303 	bic.w	r3, r3, #3
  407e70:	3304      	adds	r3, #4
  407e72:	4443      	add	r3, r8
  407e74:	601c      	str	r4, [r3, #0]
  407e76:	b104      	cbz	r4, 407e7a <rshift+0x5a>
  407e78:	3304      	adds	r3, #4
  407e7a:	ebc8 0303 	rsb	r3, r8, r3
  407e7e:	109b      	asrs	r3, r3, #2
  407e80:	e016      	b.n	407eb0 <rshift+0x90>
  407e82:	2300      	movs	r3, #0
  407e84:	6103      	str	r3, [r0, #16]
  407e86:	2300      	movs	r3, #0
  407e88:	6143      	str	r3, [r0, #20]
  407e8a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  407e8e:	4770      	bx	lr
  407e90:	42ba      	cmp	r2, r7
  407e92:	d9f6      	bls.n	407e82 <rshift+0x62>
  407e94:	4641      	mov	r1, r8
  407e96:	463b      	mov	r3, r7
  407e98:	f853 4b04 	ldr.w	r4, [r3], #4
  407e9c:	429a      	cmp	r2, r3
  407e9e:	f841 4b04 	str.w	r4, [r1], #4
  407ea2:	d8f9      	bhi.n	407e98 <rshift+0x78>
  407ea4:	43fb      	mvns	r3, r7
  407ea6:	4413      	add	r3, r2
  407ea8:	f023 0303 	bic.w	r3, r3, #3
  407eac:	3304      	adds	r3, #4
  407eae:	109b      	asrs	r3, r3, #2
  407eb0:	6103      	str	r3, [r0, #16]
  407eb2:	2b00      	cmp	r3, #0
  407eb4:	d0e7      	beq.n	407e86 <rshift+0x66>
  407eb6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  407eba:	4770      	bx	lr
  407ebc:	4643      	mov	r3, r8
  407ebe:	e7d9      	b.n	407e74 <rshift+0x54>

00407ec0 <__gethex>:
  407ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ec4:	b08b      	sub	sp, #44	; 0x2c
  407ec6:	4688      	mov	r8, r1
  407ec8:	9206      	str	r2, [sp, #24]
  407eca:	9309      	str	r3, [sp, #36]	; 0x24
  407ecc:	9007      	str	r0, [sp, #28]
  407ece:	f000 fb61 	bl	408594 <_localeconv_r>
  407ed2:	6800      	ldr	r0, [r0, #0]
  407ed4:	9002      	str	r0, [sp, #8]
  407ed6:	f001 fe4d 	bl	409b74 <strlen>
  407eda:	f8d8 3000 	ldr.w	r3, [r8]
  407ede:	9902      	ldr	r1, [sp, #8]
  407ee0:	789a      	ldrb	r2, [r3, #2]
  407ee2:	4401      	add	r1, r0
  407ee4:	2a30      	cmp	r2, #48	; 0x30
  407ee6:	9003      	str	r0, [sp, #12]
  407ee8:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  407eec:	f103 0502 	add.w	r5, r3, #2
  407ef0:	f040 81a4 	bne.w	40823c <__gethex+0x37c>
  407ef4:	3303      	adds	r3, #3
  407ef6:	2700      	movs	r7, #0
  407ef8:	461d      	mov	r5, r3
  407efa:	f813 2b01 	ldrb.w	r2, [r3], #1
  407efe:	3701      	adds	r7, #1
  407f00:	2a30      	cmp	r2, #48	; 0x30
  407f02:	d0f9      	beq.n	407ef8 <__gethex+0x38>
  407f04:	4eb0      	ldr	r6, [pc, #704]	; (4081c8 <__gethex+0x308>)
  407f06:	5cb4      	ldrb	r4, [r6, r2]
  407f08:	2c00      	cmp	r4, #0
  407f0a:	f000 80f3 	beq.w	4080f4 <__gethex+0x234>
  407f0e:	782b      	ldrb	r3, [r5, #0]
  407f10:	f04f 0900 	mov.w	r9, #0
  407f14:	5cf3      	ldrb	r3, [r6, r3]
  407f16:	46cb      	mov	fp, r9
  407f18:	2b00      	cmp	r3, #0
  407f1a:	f000 8197 	beq.w	40824c <__gethex+0x38c>
  407f1e:	1c6b      	adds	r3, r5, #1
  407f20:	781a      	ldrb	r2, [r3, #0]
  407f22:	461c      	mov	r4, r3
  407f24:	5cb2      	ldrb	r2, [r6, r2]
  407f26:	3301      	adds	r3, #1
  407f28:	2a00      	cmp	r2, #0
  407f2a:	d1f9      	bne.n	407f20 <__gethex+0x60>
  407f2c:	4620      	mov	r0, r4
  407f2e:	9902      	ldr	r1, [sp, #8]
  407f30:	9a03      	ldr	r2, [sp, #12]
  407f32:	f001 fe4f 	bl	409bd4 <strncmp>
  407f36:	b1e0      	cbz	r0, 407f72 <__gethex+0xb2>
  407f38:	7823      	ldrb	r3, [r4, #0]
  407f3a:	f1bb 0f00 	cmp.w	fp, #0
  407f3e:	f000 816b 	beq.w	408218 <__gethex+0x358>
  407f42:	ebc4 0b0b 	rsb	fp, r4, fp
  407f46:	ea4f 028b 	mov.w	r2, fp, lsl #2
  407f4a:	9204      	str	r2, [sp, #16]
  407f4c:	2b50      	cmp	r3, #80	; 0x50
  407f4e:	f000 809e 	beq.w	40808e <__gethex+0x1ce>
  407f52:	2b70      	cmp	r3, #112	; 0x70
  407f54:	f000 809b 	beq.w	40808e <__gethex+0x1ce>
  407f58:	4623      	mov	r3, r4
  407f5a:	f8c8 3000 	str.w	r3, [r8]
  407f5e:	f1b9 0f00 	cmp.w	r9, #0
  407f62:	d00c      	beq.n	407f7e <__gethex+0xbe>
  407f64:	2f00      	cmp	r7, #0
  407f66:	bf0c      	ite	eq
  407f68:	2006      	moveq	r0, #6
  407f6a:	2000      	movne	r0, #0
  407f6c:	b00b      	add	sp, #44	; 0x2c
  407f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f72:	f1bb 0f00 	cmp.w	fp, #0
  407f76:	f000 818b 	beq.w	408290 <__gethex+0x3d0>
  407f7a:	7823      	ldrb	r3, [r4, #0]
  407f7c:	e7e1      	b.n	407f42 <__gethex+0x82>
  407f7e:	1b63      	subs	r3, r4, r5
  407f80:	3b01      	subs	r3, #1
  407f82:	2b07      	cmp	r3, #7
  407f84:	4649      	mov	r1, r9
  407f86:	dd04      	ble.n	407f92 <__gethex+0xd2>
  407f88:	105b      	asrs	r3, r3, #1
  407f8a:	2b07      	cmp	r3, #7
  407f8c:	f101 0101 	add.w	r1, r1, #1
  407f90:	dcfa      	bgt.n	407f88 <__gethex+0xc8>
  407f92:	9807      	ldr	r0, [sp, #28]
  407f94:	f000 ff40 	bl	408e18 <_Balloc>
  407f98:	42a5      	cmp	r5, r4
  407f9a:	f100 0314 	add.w	r3, r0, #20
  407f9e:	9005      	str	r0, [sp, #20]
  407fa0:	9308      	str	r3, [sp, #32]
  407fa2:	f080 81cc 	bcs.w	40833e <__gethex+0x47e>
  407fa6:	469b      	mov	fp, r3
  407fa8:	9b03      	ldr	r3, [sp, #12]
  407faa:	f04f 0900 	mov.w	r9, #0
  407fae:	464f      	mov	r7, r9
  407fb0:	f1c3 0c01 	rsb	ip, r3, #1
  407fb4:	e00f      	b.n	407fd6 <__gethex+0x116>
  407fb6:	2f20      	cmp	r7, #32
  407fb8:	d060      	beq.n	40807c <__gethex+0x1bc>
  407fba:	463a      	mov	r2, r7
  407fbc:	3704      	adds	r7, #4
  407fbe:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  407fc2:	4545      	cmp	r5, r8
  407fc4:	5cf3      	ldrb	r3, [r6, r3]
  407fc6:	f003 030f 	and.w	r3, r3, #15
  407fca:	fa03 f302 	lsl.w	r3, r3, r2
  407fce:	ea49 0903 	orr.w	r9, r9, r3
  407fd2:	d21a      	bcs.n	40800a <__gethex+0x14a>
  407fd4:	4644      	mov	r4, r8
  407fd6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  407fda:	f104 38ff 	add.w	r8, r4, #4294967295
  407fde:	4553      	cmp	r3, sl
  407fe0:	d1e9      	bne.n	407fb6 <__gethex+0xf6>
  407fe2:	eb08 030c 	add.w	r3, r8, ip
  407fe6:	429d      	cmp	r5, r3
  407fe8:	d8e5      	bhi.n	407fb6 <__gethex+0xf6>
  407fea:	4618      	mov	r0, r3
  407fec:	9902      	ldr	r1, [sp, #8]
  407fee:	9a03      	ldr	r2, [sp, #12]
  407ff0:	9301      	str	r3, [sp, #4]
  407ff2:	f8cd c000 	str.w	ip, [sp]
  407ff6:	f001 fded 	bl	409bd4 <strncmp>
  407ffa:	9b01      	ldr	r3, [sp, #4]
  407ffc:	f8dd c000 	ldr.w	ip, [sp]
  408000:	2800      	cmp	r0, #0
  408002:	d1d8      	bne.n	407fb6 <__gethex+0xf6>
  408004:	4698      	mov	r8, r3
  408006:	4545      	cmp	r5, r8
  408008:	d3e4      	bcc.n	407fd4 <__gethex+0x114>
  40800a:	9b08      	ldr	r3, [sp, #32]
  40800c:	f84b 9b04 	str.w	r9, [fp], #4
  408010:	9805      	ldr	r0, [sp, #20]
  408012:	ebc3 0b0b 	rsb	fp, r3, fp
  408016:	ea4f 03ab 	mov.w	r3, fp, asr #2
  40801a:	6103      	str	r3, [r0, #16]
  40801c:	4648      	mov	r0, r9
  40801e:	015d      	lsls	r5, r3, #5
  408020:	f000 ffc0 	bl	408fa4 <__hi0bits>
  408024:	9906      	ldr	r1, [sp, #24]
  408026:	1a28      	subs	r0, r5, r0
  408028:	680c      	ldr	r4, [r1, #0]
  40802a:	42a0      	cmp	r0, r4
  40802c:	f300 80ce 	bgt.w	4081cc <__gethex+0x30c>
  408030:	f2c0 80f5 	blt.w	40821e <__gethex+0x35e>
  408034:	2600      	movs	r6, #0
  408036:	9806      	ldr	r0, [sp, #24]
  408038:	9904      	ldr	r1, [sp, #16]
  40803a:	6883      	ldr	r3, [r0, #8]
  40803c:	4299      	cmp	r1, r3
  40803e:	f300 8091 	bgt.w	408164 <__gethex+0x2a4>
  408042:	9806      	ldr	r0, [sp, #24]
  408044:	9904      	ldr	r1, [sp, #16]
  408046:	6843      	ldr	r3, [r0, #4]
  408048:	4299      	cmp	r1, r3
  40804a:	f280 80a1 	bge.w	408190 <__gethex+0x2d0>
  40804e:	1a5d      	subs	r5, r3, r1
  408050:	42ac      	cmp	r4, r5
  408052:	f300 80fd 	bgt.w	408250 <__gethex+0x390>
  408056:	68c2      	ldr	r2, [r0, #12]
  408058:	2a02      	cmp	r2, #2
  40805a:	f000 8186 	beq.w	40836a <__gethex+0x4aa>
  40805e:	2a03      	cmp	r2, #3
  408060:	f000 8154 	beq.w	40830c <__gethex+0x44c>
  408064:	2a01      	cmp	r2, #1
  408066:	f000 8171 	beq.w	40834c <__gethex+0x48c>
  40806a:	9807      	ldr	r0, [sp, #28]
  40806c:	9905      	ldr	r1, [sp, #20]
  40806e:	f000 fef9 	bl	408e64 <_Bfree>
  408072:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408074:	2300      	movs	r3, #0
  408076:	6013      	str	r3, [r2, #0]
  408078:	2050      	movs	r0, #80	; 0x50
  40807a:	e777      	b.n	407f6c <__gethex+0xac>
  40807c:	f8cb 9000 	str.w	r9, [fp]
  408080:	f04f 0900 	mov.w	r9, #0
  408084:	f10b 0b04 	add.w	fp, fp, #4
  408088:	464a      	mov	r2, r9
  40808a:	2704      	movs	r7, #4
  40808c:	e797      	b.n	407fbe <__gethex+0xfe>
  40808e:	7863      	ldrb	r3, [r4, #1]
  408090:	2b2b      	cmp	r3, #43	; 0x2b
  408092:	f000 8096 	beq.w	4081c2 <__gethex+0x302>
  408096:	2b2d      	cmp	r3, #45	; 0x2d
  408098:	d06f      	beq.n	40817a <__gethex+0x2ba>
  40809a:	1c60      	adds	r0, r4, #1
  40809c:	f04f 0b00 	mov.w	fp, #0
  4080a0:	5cf2      	ldrb	r2, [r6, r3]
  4080a2:	4b49      	ldr	r3, [pc, #292]	; (4081c8 <__gethex+0x308>)
  4080a4:	1e51      	subs	r1, r2, #1
  4080a6:	2918      	cmp	r1, #24
  4080a8:	f63f af56 	bhi.w	407f58 <__gethex+0x98>
  4080ac:	7841      	ldrb	r1, [r0, #1]
  4080ae:	3a10      	subs	r2, #16
  4080b0:	5c59      	ldrb	r1, [r3, r1]
  4080b2:	1c43      	adds	r3, r0, #1
  4080b4:	f101 3cff 	add.w	ip, r1, #4294967295
  4080b8:	f1bc 0f18 	cmp.w	ip, #24
  4080bc:	d812      	bhi.n	4080e4 <__gethex+0x224>
  4080be:	3002      	adds	r0, #2
  4080c0:	f890 c000 	ldrb.w	ip, [r0]
  4080c4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4080c8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4080cc:	f816 100c 	ldrb.w	r1, [r6, ip]
  4080d0:	4603      	mov	r3, r0
  4080d2:	f101 3cff 	add.w	ip, r1, #4294967295
  4080d6:	f1bc 0f18 	cmp.w	ip, #24
  4080da:	f1a2 0210 	sub.w	r2, r2, #16
  4080de:	f100 0001 	add.w	r0, r0, #1
  4080e2:	d9ed      	bls.n	4080c0 <__gethex+0x200>
  4080e4:	f1bb 0f00 	cmp.w	fp, #0
  4080e8:	d000      	beq.n	4080ec <__gethex+0x22c>
  4080ea:	4252      	negs	r2, r2
  4080ec:	9804      	ldr	r0, [sp, #16]
  4080ee:	4410      	add	r0, r2
  4080f0:	9004      	str	r0, [sp, #16]
  4080f2:	e732      	b.n	407f5a <__gethex+0x9a>
  4080f4:	4628      	mov	r0, r5
  4080f6:	9902      	ldr	r1, [sp, #8]
  4080f8:	9a03      	ldr	r2, [sp, #12]
  4080fa:	f001 fd6b 	bl	409bd4 <strncmp>
  4080fe:	2800      	cmp	r0, #0
  408100:	d140      	bne.n	408184 <__gethex+0x2c4>
  408102:	9803      	ldr	r0, [sp, #12]
  408104:	5c2b      	ldrb	r3, [r5, r0]
  408106:	4604      	mov	r4, r0
  408108:	5cf2      	ldrb	r2, [r6, r3]
  40810a:	442c      	add	r4, r5
  40810c:	2a00      	cmp	r2, #0
  40810e:	f000 8097 	beq.w	408240 <__gethex+0x380>
  408112:	2b30      	cmp	r3, #48	; 0x30
  408114:	f040 8142 	bne.w	40839c <__gethex+0x4dc>
  408118:	1c62      	adds	r2, r4, #1
  40811a:	7813      	ldrb	r3, [r2, #0]
  40811c:	4615      	mov	r5, r2
  40811e:	2b30      	cmp	r3, #48	; 0x30
  408120:	f102 0201 	add.w	r2, r2, #1
  408124:	d0f9      	beq.n	40811a <__gethex+0x25a>
  408126:	5cf3      	ldrb	r3, [r6, r3]
  408128:	f1d3 0901 	rsbs	r9, r3, #1
  40812c:	46a3      	mov	fp, r4
  40812e:	bf38      	it	cc
  408130:	f04f 0900 	movcc.w	r9, #0
  408134:	2701      	movs	r7, #1
  408136:	e6ef      	b.n	407f18 <__gethex+0x58>
  408138:	4447      	add	r7, r8
  40813a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  40813e:	f000 ff31 	bl	408fa4 <__hi0bits>
  408142:	f1c4 0320 	rsb	r3, r4, #32
  408146:	4298      	cmp	r0, r3
  408148:	f280 80dc 	bge.w	408304 <__gethex+0x444>
  40814c:	9805      	ldr	r0, [sp, #20]
  40814e:	2101      	movs	r1, #1
  408150:	f7ff fe66 	bl	407e20 <rshift>
  408154:	9806      	ldr	r0, [sp, #24]
  408156:	9904      	ldr	r1, [sp, #16]
  408158:	6883      	ldr	r3, [r0, #8]
  40815a:	3101      	adds	r1, #1
  40815c:	4299      	cmp	r1, r3
  40815e:	9104      	str	r1, [sp, #16]
  408160:	f340 80d0 	ble.w	408304 <__gethex+0x444>
  408164:	9807      	ldr	r0, [sp, #28]
  408166:	9905      	ldr	r1, [sp, #20]
  408168:	f000 fe7c 	bl	408e64 <_Bfree>
  40816c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40816e:	2300      	movs	r3, #0
  408170:	20a3      	movs	r0, #163	; 0xa3
  408172:	6013      	str	r3, [r2, #0]
  408174:	b00b      	add	sp, #44	; 0x2c
  408176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40817a:	f04f 0b01 	mov.w	fp, #1
  40817e:	78a3      	ldrb	r3, [r4, #2]
  408180:	1ca0      	adds	r0, r4, #2
  408182:	e78d      	b.n	4080a0 <__gethex+0x1e0>
  408184:	9404      	str	r4, [sp, #16]
  408186:	782b      	ldrb	r3, [r5, #0]
  408188:	462c      	mov	r4, r5
  40818a:	f04f 0901 	mov.w	r9, #1
  40818e:	e6dd      	b.n	407f4c <__gethex+0x8c>
  408190:	2501      	movs	r5, #1
  408192:	b166      	cbz	r6, 4081ae <__gethex+0x2ee>
  408194:	9806      	ldr	r0, [sp, #24]
  408196:	68c3      	ldr	r3, [r0, #12]
  408198:	2b02      	cmp	r3, #2
  40819a:	f000 808a 	beq.w	4082b2 <__gethex+0x3f2>
  40819e:	2b03      	cmp	r3, #3
  4081a0:	f000 808b 	beq.w	4082ba <__gethex+0x3fa>
  4081a4:	2b01      	cmp	r3, #1
  4081a6:	f000 80c1 	beq.w	40832c <__gethex+0x46c>
  4081aa:	f045 0510 	orr.w	r5, r5, #16
  4081ae:	9b05      	ldr	r3, [sp, #20]
  4081b0:	9814      	ldr	r0, [sp, #80]	; 0x50
  4081b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4081b4:	6003      	str	r3, [r0, #0]
  4081b6:	9b04      	ldr	r3, [sp, #16]
  4081b8:	4628      	mov	r0, r5
  4081ba:	600b      	str	r3, [r1, #0]
  4081bc:	b00b      	add	sp, #44	; 0x2c
  4081be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4081c2:	f04f 0b00 	mov.w	fp, #0
  4081c6:	e7da      	b.n	40817e <__gethex+0x2be>
  4081c8:	0040aa04 	.word	0x0040aa04
  4081cc:	1b05      	subs	r5, r0, r4
  4081ce:	4629      	mov	r1, r5
  4081d0:	9805      	ldr	r0, [sp, #20]
  4081d2:	f001 fa3f 	bl	409654 <__any_on>
  4081d6:	2800      	cmp	r0, #0
  4081d8:	d036      	beq.n	408248 <__gethex+0x388>
  4081da:	1e6b      	subs	r3, r5, #1
  4081dc:	f003 011f 	and.w	r1, r3, #31
  4081e0:	2601      	movs	r6, #1
  4081e2:	fa06 f101 	lsl.w	r1, r6, r1
  4081e6:	9808      	ldr	r0, [sp, #32]
  4081e8:	115a      	asrs	r2, r3, #5
  4081ea:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4081ee:	4211      	tst	r1, r2
  4081f0:	d00a      	beq.n	408208 <__gethex+0x348>
  4081f2:	42b3      	cmp	r3, r6
  4081f4:	f340 80a8 	ble.w	408348 <__gethex+0x488>
  4081f8:	9805      	ldr	r0, [sp, #20]
  4081fa:	1ea9      	subs	r1, r5, #2
  4081fc:	f001 fa2a 	bl	409654 <__any_on>
  408200:	2800      	cmp	r0, #0
  408202:	f000 80a1 	beq.w	408348 <__gethex+0x488>
  408206:	2603      	movs	r6, #3
  408208:	9b04      	ldr	r3, [sp, #16]
  40820a:	4629      	mov	r1, r5
  40820c:	442b      	add	r3, r5
  40820e:	9805      	ldr	r0, [sp, #20]
  408210:	9304      	str	r3, [sp, #16]
  408212:	f7ff fe05 	bl	407e20 <rshift>
  408216:	e70e      	b.n	408036 <__gethex+0x176>
  408218:	f8cd b010 	str.w	fp, [sp, #16]
  40821c:	e696      	b.n	407f4c <__gethex+0x8c>
  40821e:	1a25      	subs	r5, r4, r0
  408220:	9905      	ldr	r1, [sp, #20]
  408222:	462a      	mov	r2, r5
  408224:	9807      	ldr	r0, [sp, #28]
  408226:	f001 f801 	bl	40922c <__lshift>
  40822a:	9b04      	ldr	r3, [sp, #16]
  40822c:	9005      	str	r0, [sp, #20]
  40822e:	1b5b      	subs	r3, r3, r5
  408230:	9304      	str	r3, [sp, #16]
  408232:	f100 0314 	add.w	r3, r0, #20
  408236:	9308      	str	r3, [sp, #32]
  408238:	2600      	movs	r6, #0
  40823a:	e6fc      	b.n	408036 <__gethex+0x176>
  40823c:	2700      	movs	r7, #0
  40823e:	e661      	b.n	407f04 <__gethex+0x44>
  408240:	9204      	str	r2, [sp, #16]
  408242:	f04f 0901 	mov.w	r9, #1
  408246:	e681      	b.n	407f4c <__gethex+0x8c>
  408248:	4606      	mov	r6, r0
  40824a:	e7dd      	b.n	408208 <__gethex+0x348>
  40824c:	462c      	mov	r4, r5
  40824e:	e66d      	b.n	407f2c <__gethex+0x6c>
  408250:	1e6f      	subs	r7, r5, #1
  408252:	2e00      	cmp	r6, #0
  408254:	d158      	bne.n	408308 <__gethex+0x448>
  408256:	2f00      	cmp	r7, #0
  408258:	dd04      	ble.n	408264 <__gethex+0x3a4>
  40825a:	9805      	ldr	r0, [sp, #20]
  40825c:	4639      	mov	r1, r7
  40825e:	f001 f9f9 	bl	409654 <__any_on>
  408262:	4606      	mov	r6, r0
  408264:	f007 031f 	and.w	r3, r7, #31
  408268:	2201      	movs	r2, #1
  40826a:	409a      	lsls	r2, r3
  40826c:	9808      	ldr	r0, [sp, #32]
  40826e:	117f      	asrs	r7, r7, #5
  408270:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  408274:	4629      	mov	r1, r5
  408276:	421a      	tst	r2, r3
  408278:	9805      	ldr	r0, [sp, #20]
  40827a:	bf18      	it	ne
  40827c:	f046 0602 	orrne.w	r6, r6, #2
  408280:	f7ff fdce 	bl	407e20 <rshift>
  408284:	9b06      	ldr	r3, [sp, #24]
  408286:	1b64      	subs	r4, r4, r5
  408288:	685b      	ldr	r3, [r3, #4]
  40828a:	2502      	movs	r5, #2
  40828c:	9304      	str	r3, [sp, #16]
  40828e:	e780      	b.n	408192 <__gethex+0x2d2>
  408290:	9903      	ldr	r1, [sp, #12]
  408292:	5c63      	ldrb	r3, [r4, r1]
  408294:	468b      	mov	fp, r1
  408296:	5cf2      	ldrb	r2, [r6, r3]
  408298:	44a3      	add	fp, r4
  40829a:	2a00      	cmp	r2, #0
  40829c:	f000 8081 	beq.w	4083a2 <__gethex+0x4e2>
  4082a0:	f10b 0201 	add.w	r2, fp, #1
  4082a4:	7813      	ldrb	r3, [r2, #0]
  4082a6:	4614      	mov	r4, r2
  4082a8:	5cf1      	ldrb	r1, [r6, r3]
  4082aa:	3201      	adds	r2, #1
  4082ac:	2900      	cmp	r1, #0
  4082ae:	d1f9      	bne.n	4082a4 <__gethex+0x3e4>
  4082b0:	e647      	b.n	407f42 <__gethex+0x82>
  4082b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4082b4:	f1c2 0201 	rsb	r2, r2, #1
  4082b8:	9215      	str	r2, [sp, #84]	; 0x54
  4082ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4082bc:	2b00      	cmp	r3, #0
  4082be:	f43f af74 	beq.w	4081aa <__gethex+0x2ea>
  4082c2:	9b05      	ldr	r3, [sp, #20]
  4082c4:	2000      	movs	r0, #0
  4082c6:	691e      	ldr	r6, [r3, #16]
  4082c8:	9b08      	ldr	r3, [sp, #32]
  4082ca:	ea4f 0886 	mov.w	r8, r6, lsl #2
  4082ce:	461f      	mov	r7, r3
  4082d0:	4447      	add	r7, r8
  4082d2:	e003      	b.n	4082dc <__gethex+0x41c>
  4082d4:	429f      	cmp	r7, r3
  4082d6:	f843 0c04 	str.w	r0, [r3, #-4]
  4082da:	d94a      	bls.n	408372 <__gethex+0x4b2>
  4082dc:	4619      	mov	r1, r3
  4082de:	f853 2b04 	ldr.w	r2, [r3], #4
  4082e2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4082e6:	d0f5      	beq.n	4082d4 <__gethex+0x414>
  4082e8:	3201      	adds	r2, #1
  4082ea:	9f08      	ldr	r7, [sp, #32]
  4082ec:	600a      	str	r2, [r1, #0]
  4082ee:	2d02      	cmp	r5, #2
  4082f0:	d04d      	beq.n	40838e <__gethex+0x4ce>
  4082f2:	9a05      	ldr	r2, [sp, #20]
  4082f4:	6913      	ldr	r3, [r2, #16]
  4082f6:	429e      	cmp	r6, r3
  4082f8:	f6ff af28 	blt.w	40814c <__gethex+0x28c>
  4082fc:	f014 041f 	ands.w	r4, r4, #31
  408300:	f47f af1a 	bne.w	408138 <__gethex+0x278>
  408304:	2521      	movs	r5, #33	; 0x21
  408306:	e752      	b.n	4081ae <__gethex+0x2ee>
  408308:	2601      	movs	r6, #1
  40830a:	e7ab      	b.n	408264 <__gethex+0x3a4>
  40830c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40830e:	2900      	cmp	r1, #0
  408310:	f43f aeab 	beq.w	40806a <__gethex+0x1aa>
  408314:	9809      	ldr	r0, [sp, #36]	; 0x24
  408316:	2201      	movs	r2, #1
  408318:	6003      	str	r3, [r0, #0]
  40831a:	9b05      	ldr	r3, [sp, #20]
  40831c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40831e:	611a      	str	r2, [r3, #16]
  408320:	9b08      	ldr	r3, [sp, #32]
  408322:	2062      	movs	r0, #98	; 0x62
  408324:	601a      	str	r2, [r3, #0]
  408326:	9b05      	ldr	r3, [sp, #20]
  408328:	600b      	str	r3, [r1, #0]
  40832a:	e61f      	b.n	407f6c <__gethex+0xac>
  40832c:	07b2      	lsls	r2, r6, #30
  40832e:	f57f af3c 	bpl.w	4081aa <__gethex+0x2ea>
  408332:	9908      	ldr	r1, [sp, #32]
  408334:	680b      	ldr	r3, [r1, #0]
  408336:	4333      	orrs	r3, r6
  408338:	07db      	lsls	r3, r3, #31
  40833a:	d4c2      	bmi.n	4082c2 <__gethex+0x402>
  40833c:	e735      	b.n	4081aa <__gethex+0x2ea>
  40833e:	f8dd b020 	ldr.w	fp, [sp, #32]
  408342:	f04f 0900 	mov.w	r9, #0
  408346:	e660      	b.n	40800a <__gethex+0x14a>
  408348:	2602      	movs	r6, #2
  40834a:	e75d      	b.n	408208 <__gethex+0x348>
  40834c:	42a5      	cmp	r5, r4
  40834e:	f47f ae8c 	bne.w	40806a <__gethex+0x1aa>
  408352:	2c01      	cmp	r4, #1
  408354:	ddde      	ble.n	408314 <__gethex+0x454>
  408356:	1e61      	subs	r1, r4, #1
  408358:	9805      	ldr	r0, [sp, #20]
  40835a:	f001 f97b 	bl	409654 <__any_on>
  40835e:	2800      	cmp	r0, #0
  408360:	f43f ae83 	beq.w	40806a <__gethex+0x1aa>
  408364:	9a06      	ldr	r2, [sp, #24]
  408366:	6853      	ldr	r3, [r2, #4]
  408368:	e7d4      	b.n	408314 <__gethex+0x454>
  40836a:	9815      	ldr	r0, [sp, #84]	; 0x54
  40836c:	2800      	cmp	r0, #0
  40836e:	d0d1      	beq.n	408314 <__gethex+0x454>
  408370:	e67b      	b.n	40806a <__gethex+0x1aa>
  408372:	9805      	ldr	r0, [sp, #20]
  408374:	6883      	ldr	r3, [r0, #8]
  408376:	429e      	cmp	r6, r3
  408378:	da15      	bge.n	4083a6 <__gethex+0x4e6>
  40837a:	9f08      	ldr	r7, [sp, #32]
  40837c:	4633      	mov	r3, r6
  40837e:	9805      	ldr	r0, [sp, #20]
  408380:	1c5a      	adds	r2, r3, #1
  408382:	2101      	movs	r1, #1
  408384:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  408388:	6102      	str	r2, [r0, #16]
  40838a:	6159      	str	r1, [r3, #20]
  40838c:	e7af      	b.n	4082ee <__gethex+0x42e>
  40838e:	9906      	ldr	r1, [sp, #24]
  408390:	680b      	ldr	r3, [r1, #0]
  408392:	3b01      	subs	r3, #1
  408394:	42a3      	cmp	r3, r4
  408396:	d01c      	beq.n	4083d2 <__gethex+0x512>
  408398:	2522      	movs	r5, #34	; 0x22
  40839a:	e708      	b.n	4081ae <__gethex+0x2ee>
  40839c:	4613      	mov	r3, r2
  40839e:	4625      	mov	r5, r4
  4083a0:	e6c2      	b.n	408128 <__gethex+0x268>
  4083a2:	465c      	mov	r4, fp
  4083a4:	e5cd      	b.n	407f42 <__gethex+0x82>
  4083a6:	6841      	ldr	r1, [r0, #4]
  4083a8:	9807      	ldr	r0, [sp, #28]
  4083aa:	3101      	adds	r1, #1
  4083ac:	f000 fd34 	bl	408e18 <_Balloc>
  4083b0:	9905      	ldr	r1, [sp, #20]
  4083b2:	4607      	mov	r7, r0
  4083b4:	690b      	ldr	r3, [r1, #16]
  4083b6:	300c      	adds	r0, #12
  4083b8:	1c9a      	adds	r2, r3, #2
  4083ba:	0092      	lsls	r2, r2, #2
  4083bc:	310c      	adds	r1, #12
  4083be:	f000 fc4b 	bl	408c58 <memcpy>
  4083c2:	9807      	ldr	r0, [sp, #28]
  4083c4:	9905      	ldr	r1, [sp, #20]
  4083c6:	f000 fd4d 	bl	408e64 <_Bfree>
  4083ca:	9705      	str	r7, [sp, #20]
  4083cc:	693b      	ldr	r3, [r7, #16]
  4083ce:	3714      	adds	r7, #20
  4083d0:	e7d5      	b.n	40837e <__gethex+0x4be>
  4083d2:	f004 031f 	and.w	r3, r4, #31
  4083d6:	2201      	movs	r2, #1
  4083d8:	409a      	lsls	r2, r3
  4083da:	1164      	asrs	r4, r4, #5
  4083dc:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  4083e0:	421a      	tst	r2, r3
  4083e2:	bf14      	ite	ne
  4083e4:	2521      	movne	r5, #33	; 0x21
  4083e6:	2522      	moveq	r5, #34	; 0x22
  4083e8:	e6e1      	b.n	4081ae <__gethex+0x2ee>
  4083ea:	bf00      	nop

004083ec <__hexnan>:
  4083ec:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4083f0:	680b      	ldr	r3, [r1, #0]
  4083f2:	4691      	mov	r9, r2
  4083f4:	115a      	asrs	r2, r3, #5
  4083f6:	b084      	sub	sp, #16
  4083f8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  4083fc:	f013 031f 	ands.w	r3, r3, #31
  408400:	9200      	str	r2, [sp, #0]
  408402:	bf18      	it	ne
  408404:	3204      	addne	r2, #4
  408406:	9001      	str	r0, [sp, #4]
  408408:	bf18      	it	ne
  40840a:	9200      	strne	r2, [sp, #0]
  40840c:	9900      	ldr	r1, [sp, #0]
  40840e:	9a01      	ldr	r2, [sp, #4]
  408410:	9303      	str	r3, [sp, #12]
  408412:	2300      	movs	r3, #0
  408414:	1f0f      	subs	r7, r1, #4
  408416:	f841 3c04 	str.w	r3, [r1, #-4]
  40841a:	6811      	ldr	r1, [r2, #0]
  40841c:	469a      	mov	sl, r3
  40841e:	461d      	mov	r5, r3
  408420:	461e      	mov	r6, r3
  408422:	784b      	ldrb	r3, [r1, #1]
  408424:	46bc      	mov	ip, r7
  408426:	4638      	mov	r0, r7
  408428:	f8df 8150 	ldr.w	r8, [pc, #336]	; 40857c <__hexnan+0x190>
  40842c:	9702      	str	r7, [sp, #8]
  40842e:	b33b      	cbz	r3, 408480 <__hexnan+0x94>
  408430:	f818 2003 	ldrb.w	r2, [r8, r3]
  408434:	2a00      	cmp	r2, #0
  408436:	d148      	bne.n	4084ca <__hexnan+0xde>
  408438:	2b20      	cmp	r3, #32
  40843a:	d866      	bhi.n	40850a <__hexnan+0x11e>
  40843c:	42ae      	cmp	r6, r5
  40843e:	dd1b      	ble.n	408478 <__hexnan+0x8c>
  408440:	4560      	cmp	r0, ip
  408442:	d215      	bcs.n	408470 <__hexnan+0x84>
  408444:	f1ba 0f07 	cmp.w	sl, #7
  408448:	dc12      	bgt.n	408470 <__hexnan+0x84>
  40844a:	f1ca 0a08 	rsb	sl, sl, #8
  40844e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  408452:	6802      	ldr	r2, [r0, #0]
  408454:	f1ca 0b20 	rsb	fp, sl, #32
  408458:	4603      	mov	r3, r0
  40845a:	685c      	ldr	r4, [r3, #4]
  40845c:	fa04 f70b 	lsl.w	r7, r4, fp
  408460:	4317      	orrs	r7, r2
  408462:	fa24 f20a 	lsr.w	r2, r4, sl
  408466:	601f      	str	r7, [r3, #0]
  408468:	f843 2f04 	str.w	r2, [r3, #4]!
  40846c:	459c      	cmp	ip, r3
  40846e:	d8f4      	bhi.n	40845a <__hexnan+0x6e>
  408470:	4548      	cmp	r0, r9
  408472:	d841      	bhi.n	4084f8 <__hexnan+0x10c>
  408474:	f04f 0a08 	mov.w	sl, #8
  408478:	3101      	adds	r1, #1
  40847a:	784b      	ldrb	r3, [r1, #1]
  40847c:	2b00      	cmp	r3, #0
  40847e:	d1d7      	bne.n	408430 <__hexnan+0x44>
  408480:	9f02      	ldr	r7, [sp, #8]
  408482:	2e00      	cmp	r6, #0
  408484:	d044      	beq.n	408510 <__hexnan+0x124>
  408486:	4560      	cmp	r0, ip
  408488:	d202      	bcs.n	408490 <__hexnan+0xa4>
  40848a:	f1ba 0f07 	cmp.w	sl, #7
  40848e:	dd61      	ble.n	408554 <__hexnan+0x168>
  408490:	4581      	cmp	r9, r0
  408492:	d242      	bcs.n	40851a <__hexnan+0x12e>
  408494:	464b      	mov	r3, r9
  408496:	f850 2b04 	ldr.w	r2, [r0], #4
  40849a:	4287      	cmp	r7, r0
  40849c:	f843 2b04 	str.w	r2, [r3], #4
  4084a0:	d2f9      	bcs.n	408496 <__hexnan+0xaa>
  4084a2:	2200      	movs	r2, #0
  4084a4:	f843 2b04 	str.w	r2, [r3], #4
  4084a8:	429f      	cmp	r7, r3
  4084aa:	d2fb      	bcs.n	4084a4 <__hexnan+0xb8>
  4084ac:	9900      	ldr	r1, [sp, #0]
  4084ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4084b2:	b92b      	cbnz	r3, 4084c0 <__hexnan+0xd4>
  4084b4:	45b9      	cmp	r9, r7
  4084b6:	d040      	beq.n	40853a <__hexnan+0x14e>
  4084b8:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  4084bc:	2b00      	cmp	r3, #0
  4084be:	d0f9      	beq.n	4084b4 <__hexnan+0xc8>
  4084c0:	2005      	movs	r0, #5
  4084c2:	b004      	add	sp, #16
  4084c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4084c8:	4770      	bx	lr
  4084ca:	f10a 0a01 	add.w	sl, sl, #1
  4084ce:	f1ba 0f08 	cmp.w	sl, #8
  4084d2:	f106 0601 	add.w	r6, r6, #1
  4084d6:	dc06      	bgt.n	4084e6 <__hexnan+0xfa>
  4084d8:	6803      	ldr	r3, [r0, #0]
  4084da:	011b      	lsls	r3, r3, #4
  4084dc:	f002 020f 	and.w	r2, r2, #15
  4084e0:	431a      	orrs	r2, r3
  4084e2:	6002      	str	r2, [r0, #0]
  4084e4:	e7c8      	b.n	408478 <__hexnan+0x8c>
  4084e6:	4548      	cmp	r0, r9
  4084e8:	d9c6      	bls.n	408478 <__hexnan+0x8c>
  4084ea:	2300      	movs	r3, #0
  4084ec:	f840 3c04 	str.w	r3, [r0, #-4]
  4084f0:	f04f 0a01 	mov.w	sl, #1
  4084f4:	3804      	subs	r0, #4
  4084f6:	e7f1      	b.n	4084dc <__hexnan+0xf0>
  4084f8:	2300      	movs	r3, #0
  4084fa:	f1a0 0c04 	sub.w	ip, r0, #4
  4084fe:	f840 3c04 	str.w	r3, [r0, #-4]
  408502:	4635      	mov	r5, r6
  408504:	4660      	mov	r0, ip
  408506:	469a      	mov	sl, r3
  408508:	e7b6      	b.n	408478 <__hexnan+0x8c>
  40850a:	2b29      	cmp	r3, #41	; 0x29
  40850c:	9f02      	ldr	r7, [sp, #8]
  40850e:	d01b      	beq.n	408548 <__hexnan+0x15c>
  408510:	2004      	movs	r0, #4
  408512:	b004      	add	sp, #16
  408514:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408518:	4770      	bx	lr
  40851a:	9a03      	ldr	r2, [sp, #12]
  40851c:	2a00      	cmp	r2, #0
  40851e:	d0c5      	beq.n	4084ac <__hexnan+0xc0>
  408520:	9a03      	ldr	r2, [sp, #12]
  408522:	9900      	ldr	r1, [sp, #0]
  408524:	f1c2 0320 	rsb	r3, r2, #32
  408528:	f04f 32ff 	mov.w	r2, #4294967295
  40852c:	40da      	lsrs	r2, r3
  40852e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  408532:	4013      	ands	r3, r2
  408534:	f841 3c04 	str.w	r3, [r1, #-4]
  408538:	e7bb      	b.n	4084b2 <__hexnan+0xc6>
  40853a:	2301      	movs	r3, #1
  40853c:	2005      	movs	r0, #5
  40853e:	603b      	str	r3, [r7, #0]
  408540:	b004      	add	sp, #16
  408542:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408546:	4770      	bx	lr
  408548:	9a01      	ldr	r2, [sp, #4]
  40854a:	3102      	adds	r1, #2
  40854c:	6011      	str	r1, [r2, #0]
  40854e:	2e00      	cmp	r6, #0
  408550:	d199      	bne.n	408486 <__hexnan+0x9a>
  408552:	e7dd      	b.n	408510 <__hexnan+0x124>
  408554:	f1ca 0508 	rsb	r5, sl, #8
  408558:	00ad      	lsls	r5, r5, #2
  40855a:	6802      	ldr	r2, [r0, #0]
  40855c:	f1c5 0620 	rsb	r6, r5, #32
  408560:	4603      	mov	r3, r0
  408562:	6859      	ldr	r1, [r3, #4]
  408564:	fa01 f406 	lsl.w	r4, r1, r6
  408568:	4314      	orrs	r4, r2
  40856a:	fa21 f205 	lsr.w	r2, r1, r5
  40856e:	601c      	str	r4, [r3, #0]
  408570:	f843 2f04 	str.w	r2, [r3, #4]!
  408574:	4563      	cmp	r3, ip
  408576:	d3f4      	bcc.n	408562 <__hexnan+0x176>
  408578:	e78a      	b.n	408490 <__hexnan+0xa4>
  40857a:	bf00      	nop
  40857c:	0040aa04 	.word	0x0040aa04

00408580 <__locale_charset>:
  408580:	4800      	ldr	r0, [pc, #0]	; (408584 <__locale_charset+0x4>)
  408582:	4770      	bx	lr
  408584:	2000055c 	.word	0x2000055c

00408588 <__locale_mb_cur_max>:
  408588:	4b01      	ldr	r3, [pc, #4]	; (408590 <__locale_mb_cur_max+0x8>)
  40858a:	6818      	ldr	r0, [r3, #0]
  40858c:	4770      	bx	lr
  40858e:	bf00      	nop
  408590:	2000057c 	.word	0x2000057c

00408594 <_localeconv_r>:
  408594:	4800      	ldr	r0, [pc, #0]	; (408598 <_localeconv_r+0x4>)
  408596:	4770      	bx	lr
  408598:	20000524 	.word	0x20000524

0040859c <__smakebuf_r>:
  40859c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40859e:	898b      	ldrh	r3, [r1, #12]
  4085a0:	b091      	sub	sp, #68	; 0x44
  4085a2:	b29a      	uxth	r2, r3
  4085a4:	0796      	lsls	r6, r2, #30
  4085a6:	460c      	mov	r4, r1
  4085a8:	4605      	mov	r5, r0
  4085aa:	d437      	bmi.n	40861c <__smakebuf_r+0x80>
  4085ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4085b0:	2900      	cmp	r1, #0
  4085b2:	db17      	blt.n	4085e4 <__smakebuf_r+0x48>
  4085b4:	aa01      	add	r2, sp, #4
  4085b6:	f001 fd63 	bl	40a080 <_fstat_r>
  4085ba:	2800      	cmp	r0, #0
  4085bc:	db10      	blt.n	4085e0 <__smakebuf_r+0x44>
  4085be:	9b02      	ldr	r3, [sp, #8]
  4085c0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4085c4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  4085c8:	424f      	negs	r7, r1
  4085ca:	414f      	adcs	r7, r1
  4085cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4085d0:	d02c      	beq.n	40862c <__smakebuf_r+0x90>
  4085d2:	89a3      	ldrh	r3, [r4, #12]
  4085d4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4085d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4085dc:	81a3      	strh	r3, [r4, #12]
  4085de:	e00b      	b.n	4085f8 <__smakebuf_r+0x5c>
  4085e0:	89a3      	ldrh	r3, [r4, #12]
  4085e2:	b29a      	uxth	r2, r3
  4085e4:	f012 0f80 	tst.w	r2, #128	; 0x80
  4085e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4085ec:	81a3      	strh	r3, [r4, #12]
  4085ee:	bf14      	ite	ne
  4085f0:	2640      	movne	r6, #64	; 0x40
  4085f2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4085f6:	2700      	movs	r7, #0
  4085f8:	4628      	mov	r0, r5
  4085fa:	4631      	mov	r1, r6
  4085fc:	f000 f846 	bl	40868c <_malloc_r>
  408600:	89a3      	ldrh	r3, [r4, #12]
  408602:	2800      	cmp	r0, #0
  408604:	d029      	beq.n	40865a <__smakebuf_r+0xbe>
  408606:	4a1b      	ldr	r2, [pc, #108]	; (408674 <__smakebuf_r+0xd8>)
  408608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40860c:	63ea      	str	r2, [r5, #60]	; 0x3c
  40860e:	81a3      	strh	r3, [r4, #12]
  408610:	6020      	str	r0, [r4, #0]
  408612:	6120      	str	r0, [r4, #16]
  408614:	6166      	str	r6, [r4, #20]
  408616:	b9a7      	cbnz	r7, 408642 <__smakebuf_r+0xa6>
  408618:	b011      	add	sp, #68	; 0x44
  40861a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40861c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  408620:	2201      	movs	r2, #1
  408622:	600b      	str	r3, [r1, #0]
  408624:	610b      	str	r3, [r1, #16]
  408626:	614a      	str	r2, [r1, #20]
  408628:	b011      	add	sp, #68	; 0x44
  40862a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40862c:	4a12      	ldr	r2, [pc, #72]	; (408678 <__smakebuf_r+0xdc>)
  40862e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  408630:	4293      	cmp	r3, r2
  408632:	d1ce      	bne.n	4085d2 <__smakebuf_r+0x36>
  408634:	89a3      	ldrh	r3, [r4, #12]
  408636:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40863a:	4333      	orrs	r3, r6
  40863c:	81a3      	strh	r3, [r4, #12]
  40863e:	64e6      	str	r6, [r4, #76]	; 0x4c
  408640:	e7da      	b.n	4085f8 <__smakebuf_r+0x5c>
  408642:	4628      	mov	r0, r5
  408644:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408648:	f001 fd2e 	bl	40a0a8 <_isatty_r>
  40864c:	2800      	cmp	r0, #0
  40864e:	d0e3      	beq.n	408618 <__smakebuf_r+0x7c>
  408650:	89a3      	ldrh	r3, [r4, #12]
  408652:	f043 0301 	orr.w	r3, r3, #1
  408656:	81a3      	strh	r3, [r4, #12]
  408658:	e7de      	b.n	408618 <__smakebuf_r+0x7c>
  40865a:	059a      	lsls	r2, r3, #22
  40865c:	d4dc      	bmi.n	408618 <__smakebuf_r+0x7c>
  40865e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408662:	f043 0302 	orr.w	r3, r3, #2
  408666:	2101      	movs	r1, #1
  408668:	81a3      	strh	r3, [r4, #12]
  40866a:	6022      	str	r2, [r4, #0]
  40866c:	6122      	str	r2, [r4, #16]
  40866e:	6161      	str	r1, [r4, #20]
  408670:	e7d2      	b.n	408618 <__smakebuf_r+0x7c>
  408672:	bf00      	nop
  408674:	00407695 	.word	0x00407695
  408678:	00409b4d 	.word	0x00409b4d

0040867c <malloc>:
  40867c:	4b02      	ldr	r3, [pc, #8]	; (408688 <malloc+0xc>)
  40867e:	4601      	mov	r1, r0
  408680:	6818      	ldr	r0, [r3, #0]
  408682:	f000 b803 	b.w	40868c <_malloc_r>
  408686:	bf00      	nop
  408688:	20000520 	.word	0x20000520

0040868c <_malloc_r>:
  40868c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408690:	f101 050b 	add.w	r5, r1, #11
  408694:	2d16      	cmp	r5, #22
  408696:	b083      	sub	sp, #12
  408698:	4606      	mov	r6, r0
  40869a:	d927      	bls.n	4086ec <_malloc_r+0x60>
  40869c:	f035 0507 	bics.w	r5, r5, #7
  4086a0:	d427      	bmi.n	4086f2 <_malloc_r+0x66>
  4086a2:	42a9      	cmp	r1, r5
  4086a4:	d825      	bhi.n	4086f2 <_malloc_r+0x66>
  4086a6:	4630      	mov	r0, r6
  4086a8:	f000 fbb2 	bl	408e10 <__malloc_lock>
  4086ac:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4086b0:	d226      	bcs.n	408700 <_malloc_r+0x74>
  4086b2:	4fc1      	ldr	r7, [pc, #772]	; (4089b8 <_malloc_r+0x32c>)
  4086b4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  4086b8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  4086bc:	68dc      	ldr	r4, [r3, #12]
  4086be:	429c      	cmp	r4, r3
  4086c0:	f000 81d2 	beq.w	408a68 <_malloc_r+0x3dc>
  4086c4:	6863      	ldr	r3, [r4, #4]
  4086c6:	68e2      	ldr	r2, [r4, #12]
  4086c8:	f023 0303 	bic.w	r3, r3, #3
  4086cc:	4423      	add	r3, r4
  4086ce:	6858      	ldr	r0, [r3, #4]
  4086d0:	68a1      	ldr	r1, [r4, #8]
  4086d2:	f040 0501 	orr.w	r5, r0, #1
  4086d6:	60ca      	str	r2, [r1, #12]
  4086d8:	4630      	mov	r0, r6
  4086da:	6091      	str	r1, [r2, #8]
  4086dc:	605d      	str	r5, [r3, #4]
  4086de:	f000 fb99 	bl	408e14 <__malloc_unlock>
  4086e2:	3408      	adds	r4, #8
  4086e4:	4620      	mov	r0, r4
  4086e6:	b003      	add	sp, #12
  4086e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086ec:	2510      	movs	r5, #16
  4086ee:	42a9      	cmp	r1, r5
  4086f0:	d9d9      	bls.n	4086a6 <_malloc_r+0x1a>
  4086f2:	2400      	movs	r4, #0
  4086f4:	230c      	movs	r3, #12
  4086f6:	4620      	mov	r0, r4
  4086f8:	6033      	str	r3, [r6, #0]
  4086fa:	b003      	add	sp, #12
  4086fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408700:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  408704:	f000 8089 	beq.w	40881a <_malloc_r+0x18e>
  408708:	f1bc 0f04 	cmp.w	ip, #4
  40870c:	f200 8160 	bhi.w	4089d0 <_malloc_r+0x344>
  408710:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  408714:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  408718:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40871c:	4fa6      	ldr	r7, [pc, #664]	; (4089b8 <_malloc_r+0x32c>)
  40871e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  408722:	68cc      	ldr	r4, [r1, #12]
  408724:	42a1      	cmp	r1, r4
  408726:	d105      	bne.n	408734 <_malloc_r+0xa8>
  408728:	e00c      	b.n	408744 <_malloc_r+0xb8>
  40872a:	2b00      	cmp	r3, #0
  40872c:	da79      	bge.n	408822 <_malloc_r+0x196>
  40872e:	68e4      	ldr	r4, [r4, #12]
  408730:	42a1      	cmp	r1, r4
  408732:	d007      	beq.n	408744 <_malloc_r+0xb8>
  408734:	6862      	ldr	r2, [r4, #4]
  408736:	f022 0203 	bic.w	r2, r2, #3
  40873a:	1b53      	subs	r3, r2, r5
  40873c:	2b0f      	cmp	r3, #15
  40873e:	ddf4      	ble.n	40872a <_malloc_r+0x9e>
  408740:	f10c 3cff 	add.w	ip, ip, #4294967295
  408744:	f10c 0c01 	add.w	ip, ip, #1
  408748:	4b9b      	ldr	r3, [pc, #620]	; (4089b8 <_malloc_r+0x32c>)
  40874a:	693c      	ldr	r4, [r7, #16]
  40874c:	f103 0e08 	add.w	lr, r3, #8
  408750:	4574      	cmp	r4, lr
  408752:	f000 817e 	beq.w	408a52 <_malloc_r+0x3c6>
  408756:	6861      	ldr	r1, [r4, #4]
  408758:	f021 0103 	bic.w	r1, r1, #3
  40875c:	1b4a      	subs	r2, r1, r5
  40875e:	2a0f      	cmp	r2, #15
  408760:	f300 8164 	bgt.w	408a2c <_malloc_r+0x3a0>
  408764:	2a00      	cmp	r2, #0
  408766:	f8c3 e014 	str.w	lr, [r3, #20]
  40876a:	f8c3 e010 	str.w	lr, [r3, #16]
  40876e:	da69      	bge.n	408844 <_malloc_r+0x1b8>
  408770:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  408774:	f080 813a 	bcs.w	4089ec <_malloc_r+0x360>
  408778:	08c9      	lsrs	r1, r1, #3
  40877a:	108a      	asrs	r2, r1, #2
  40877c:	f04f 0801 	mov.w	r8, #1
  408780:	fa08 f802 	lsl.w	r8, r8, r2
  408784:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408788:	685a      	ldr	r2, [r3, #4]
  40878a:	6888      	ldr	r0, [r1, #8]
  40878c:	ea48 0202 	orr.w	r2, r8, r2
  408790:	60a0      	str	r0, [r4, #8]
  408792:	60e1      	str	r1, [r4, #12]
  408794:	605a      	str	r2, [r3, #4]
  408796:	608c      	str	r4, [r1, #8]
  408798:	60c4      	str	r4, [r0, #12]
  40879a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40879e:	2001      	movs	r0, #1
  4087a0:	4098      	lsls	r0, r3
  4087a2:	4290      	cmp	r0, r2
  4087a4:	d85b      	bhi.n	40885e <_malloc_r+0x1d2>
  4087a6:	4202      	tst	r2, r0
  4087a8:	d106      	bne.n	4087b8 <_malloc_r+0x12c>
  4087aa:	f02c 0c03 	bic.w	ip, ip, #3
  4087ae:	0040      	lsls	r0, r0, #1
  4087b0:	4202      	tst	r2, r0
  4087b2:	f10c 0c04 	add.w	ip, ip, #4
  4087b6:	d0fa      	beq.n	4087ae <_malloc_r+0x122>
  4087b8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  4087bc:	4644      	mov	r4, r8
  4087be:	46e1      	mov	r9, ip
  4087c0:	68e3      	ldr	r3, [r4, #12]
  4087c2:	429c      	cmp	r4, r3
  4087c4:	d107      	bne.n	4087d6 <_malloc_r+0x14a>
  4087c6:	e146      	b.n	408a56 <_malloc_r+0x3ca>
  4087c8:	2a00      	cmp	r2, #0
  4087ca:	f280 8157 	bge.w	408a7c <_malloc_r+0x3f0>
  4087ce:	68db      	ldr	r3, [r3, #12]
  4087d0:	429c      	cmp	r4, r3
  4087d2:	f000 8140 	beq.w	408a56 <_malloc_r+0x3ca>
  4087d6:	6859      	ldr	r1, [r3, #4]
  4087d8:	f021 0103 	bic.w	r1, r1, #3
  4087dc:	1b4a      	subs	r2, r1, r5
  4087de:	2a0f      	cmp	r2, #15
  4087e0:	ddf2      	ble.n	4087c8 <_malloc_r+0x13c>
  4087e2:	461c      	mov	r4, r3
  4087e4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  4087e8:	68d9      	ldr	r1, [r3, #12]
  4087ea:	f045 0901 	orr.w	r9, r5, #1
  4087ee:	f042 0801 	orr.w	r8, r2, #1
  4087f2:	441d      	add	r5, r3
  4087f4:	f8c3 9004 	str.w	r9, [r3, #4]
  4087f8:	4630      	mov	r0, r6
  4087fa:	f8cc 100c 	str.w	r1, [ip, #12]
  4087fe:	f8c1 c008 	str.w	ip, [r1, #8]
  408802:	617d      	str	r5, [r7, #20]
  408804:	613d      	str	r5, [r7, #16]
  408806:	f8c5 e00c 	str.w	lr, [r5, #12]
  40880a:	f8c5 e008 	str.w	lr, [r5, #8]
  40880e:	f8c5 8004 	str.w	r8, [r5, #4]
  408812:	50aa      	str	r2, [r5, r2]
  408814:	f000 fafe 	bl	408e14 <__malloc_unlock>
  408818:	e764      	b.n	4086e4 <_malloc_r+0x58>
  40881a:	217e      	movs	r1, #126	; 0x7e
  40881c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408820:	e77c      	b.n	40871c <_malloc_r+0x90>
  408822:	4422      	add	r2, r4
  408824:	6850      	ldr	r0, [r2, #4]
  408826:	68e3      	ldr	r3, [r4, #12]
  408828:	68a1      	ldr	r1, [r4, #8]
  40882a:	f040 0501 	orr.w	r5, r0, #1
  40882e:	60cb      	str	r3, [r1, #12]
  408830:	4630      	mov	r0, r6
  408832:	6099      	str	r1, [r3, #8]
  408834:	6055      	str	r5, [r2, #4]
  408836:	f000 faed 	bl	408e14 <__malloc_unlock>
  40883a:	3408      	adds	r4, #8
  40883c:	4620      	mov	r0, r4
  40883e:	b003      	add	sp, #12
  408840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408844:	4421      	add	r1, r4
  408846:	684b      	ldr	r3, [r1, #4]
  408848:	4630      	mov	r0, r6
  40884a:	f043 0301 	orr.w	r3, r3, #1
  40884e:	604b      	str	r3, [r1, #4]
  408850:	f000 fae0 	bl	408e14 <__malloc_unlock>
  408854:	3408      	adds	r4, #8
  408856:	4620      	mov	r0, r4
  408858:	b003      	add	sp, #12
  40885a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40885e:	68bc      	ldr	r4, [r7, #8]
  408860:	6863      	ldr	r3, [r4, #4]
  408862:	f023 0903 	bic.w	r9, r3, #3
  408866:	45a9      	cmp	r9, r5
  408868:	d304      	bcc.n	408874 <_malloc_r+0x1e8>
  40886a:	ebc5 0309 	rsb	r3, r5, r9
  40886e:	2b0f      	cmp	r3, #15
  408870:	f300 8091 	bgt.w	408996 <_malloc_r+0x30a>
  408874:	4b51      	ldr	r3, [pc, #324]	; (4089bc <_malloc_r+0x330>)
  408876:	4a52      	ldr	r2, [pc, #328]	; (4089c0 <_malloc_r+0x334>)
  408878:	6819      	ldr	r1, [r3, #0]
  40887a:	6813      	ldr	r3, [r2, #0]
  40887c:	eb05 0a01 	add.w	sl, r5, r1
  408880:	3301      	adds	r3, #1
  408882:	eb04 0b09 	add.w	fp, r4, r9
  408886:	f000 8161 	beq.w	408b4c <_malloc_r+0x4c0>
  40888a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40888e:	f10a 0a0f 	add.w	sl, sl, #15
  408892:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  408896:	f02a 0a0f 	bic.w	sl, sl, #15
  40889a:	4630      	mov	r0, r6
  40889c:	4651      	mov	r1, sl
  40889e:	9201      	str	r2, [sp, #4]
  4088a0:	f001 f910 	bl	409ac4 <_sbrk_r>
  4088a4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4088a8:	4680      	mov	r8, r0
  4088aa:	9a01      	ldr	r2, [sp, #4]
  4088ac:	f000 8101 	beq.w	408ab2 <_malloc_r+0x426>
  4088b0:	4583      	cmp	fp, r0
  4088b2:	f200 80fb 	bhi.w	408aac <_malloc_r+0x420>
  4088b6:	f8df c114 	ldr.w	ip, [pc, #276]	; 4089cc <_malloc_r+0x340>
  4088ba:	45c3      	cmp	fp, r8
  4088bc:	f8dc 3000 	ldr.w	r3, [ip]
  4088c0:	4453      	add	r3, sl
  4088c2:	f8cc 3000 	str.w	r3, [ip]
  4088c6:	f000 814a 	beq.w	408b5e <_malloc_r+0x4d2>
  4088ca:	6812      	ldr	r2, [r2, #0]
  4088cc:	493c      	ldr	r1, [pc, #240]	; (4089c0 <_malloc_r+0x334>)
  4088ce:	3201      	adds	r2, #1
  4088d0:	bf1b      	ittet	ne
  4088d2:	ebcb 0b08 	rsbne	fp, fp, r8
  4088d6:	445b      	addne	r3, fp
  4088d8:	f8c1 8000 	streq.w	r8, [r1]
  4088dc:	f8cc 3000 	strne.w	r3, [ip]
  4088e0:	f018 0307 	ands.w	r3, r8, #7
  4088e4:	f000 8114 	beq.w	408b10 <_malloc_r+0x484>
  4088e8:	f1c3 0208 	rsb	r2, r3, #8
  4088ec:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  4088f0:	4490      	add	r8, r2
  4088f2:	3308      	adds	r3, #8
  4088f4:	44c2      	add	sl, r8
  4088f6:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4088fa:	ebca 0a03 	rsb	sl, sl, r3
  4088fe:	4651      	mov	r1, sl
  408900:	4630      	mov	r0, r6
  408902:	f8cd c004 	str.w	ip, [sp, #4]
  408906:	f001 f8dd 	bl	409ac4 <_sbrk_r>
  40890a:	1c43      	adds	r3, r0, #1
  40890c:	f8dd c004 	ldr.w	ip, [sp, #4]
  408910:	f000 8135 	beq.w	408b7e <_malloc_r+0x4f2>
  408914:	ebc8 0200 	rsb	r2, r8, r0
  408918:	4452      	add	r2, sl
  40891a:	f042 0201 	orr.w	r2, r2, #1
  40891e:	f8dc 3000 	ldr.w	r3, [ip]
  408922:	42bc      	cmp	r4, r7
  408924:	4453      	add	r3, sl
  408926:	f8c7 8008 	str.w	r8, [r7, #8]
  40892a:	f8cc 3000 	str.w	r3, [ip]
  40892e:	f8c8 2004 	str.w	r2, [r8, #4]
  408932:	f8df a098 	ldr.w	sl, [pc, #152]	; 4089cc <_malloc_r+0x340>
  408936:	d015      	beq.n	408964 <_malloc_r+0x2d8>
  408938:	f1b9 0f0f 	cmp.w	r9, #15
  40893c:	f240 80eb 	bls.w	408b16 <_malloc_r+0x48a>
  408940:	6861      	ldr	r1, [r4, #4]
  408942:	f1a9 020c 	sub.w	r2, r9, #12
  408946:	f022 0207 	bic.w	r2, r2, #7
  40894a:	f001 0101 	and.w	r1, r1, #1
  40894e:	ea42 0e01 	orr.w	lr, r2, r1
  408952:	2005      	movs	r0, #5
  408954:	18a1      	adds	r1, r4, r2
  408956:	2a0f      	cmp	r2, #15
  408958:	f8c4 e004 	str.w	lr, [r4, #4]
  40895c:	6048      	str	r0, [r1, #4]
  40895e:	6088      	str	r0, [r1, #8]
  408960:	f200 8111 	bhi.w	408b86 <_malloc_r+0x4fa>
  408964:	4a17      	ldr	r2, [pc, #92]	; (4089c4 <_malloc_r+0x338>)
  408966:	68bc      	ldr	r4, [r7, #8]
  408968:	6811      	ldr	r1, [r2, #0]
  40896a:	428b      	cmp	r3, r1
  40896c:	bf88      	it	hi
  40896e:	6013      	strhi	r3, [r2, #0]
  408970:	4a15      	ldr	r2, [pc, #84]	; (4089c8 <_malloc_r+0x33c>)
  408972:	6811      	ldr	r1, [r2, #0]
  408974:	428b      	cmp	r3, r1
  408976:	bf88      	it	hi
  408978:	6013      	strhi	r3, [r2, #0]
  40897a:	6862      	ldr	r2, [r4, #4]
  40897c:	f022 0203 	bic.w	r2, r2, #3
  408980:	4295      	cmp	r5, r2
  408982:	ebc5 0302 	rsb	r3, r5, r2
  408986:	d801      	bhi.n	40898c <_malloc_r+0x300>
  408988:	2b0f      	cmp	r3, #15
  40898a:	dc04      	bgt.n	408996 <_malloc_r+0x30a>
  40898c:	4630      	mov	r0, r6
  40898e:	f000 fa41 	bl	408e14 <__malloc_unlock>
  408992:	2400      	movs	r4, #0
  408994:	e6a6      	b.n	4086e4 <_malloc_r+0x58>
  408996:	f045 0201 	orr.w	r2, r5, #1
  40899a:	f043 0301 	orr.w	r3, r3, #1
  40899e:	4425      	add	r5, r4
  4089a0:	6062      	str	r2, [r4, #4]
  4089a2:	4630      	mov	r0, r6
  4089a4:	60bd      	str	r5, [r7, #8]
  4089a6:	606b      	str	r3, [r5, #4]
  4089a8:	f000 fa34 	bl	408e14 <__malloc_unlock>
  4089ac:	3408      	adds	r4, #8
  4089ae:	4620      	mov	r0, r4
  4089b0:	b003      	add	sp, #12
  4089b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4089b6:	bf00      	nop
  4089b8:	20000580 	.word	0x20000580
  4089bc:	20000a80 	.word	0x20000a80
  4089c0:	2000098c 	.word	0x2000098c
  4089c4:	20000a7c 	.word	0x20000a7c
  4089c8:	20000a78 	.word	0x20000a78
  4089cc:	20000a84 	.word	0x20000a84
  4089d0:	f1bc 0f14 	cmp.w	ip, #20
  4089d4:	d961      	bls.n	408a9a <_malloc_r+0x40e>
  4089d6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  4089da:	f200 808f 	bhi.w	408afc <_malloc_r+0x470>
  4089de:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  4089e2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  4089e6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4089ea:	e697      	b.n	40871c <_malloc_r+0x90>
  4089ec:	0a4b      	lsrs	r3, r1, #9
  4089ee:	2b04      	cmp	r3, #4
  4089f0:	d958      	bls.n	408aa4 <_malloc_r+0x418>
  4089f2:	2b14      	cmp	r3, #20
  4089f4:	f200 80ad 	bhi.w	408b52 <_malloc_r+0x4c6>
  4089f8:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  4089fc:	0050      	lsls	r0, r2, #1
  4089fe:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  408a02:	6883      	ldr	r3, [r0, #8]
  408a04:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 408bc0 <_malloc_r+0x534>
  408a08:	4283      	cmp	r3, r0
  408a0a:	f000 808a 	beq.w	408b22 <_malloc_r+0x496>
  408a0e:	685a      	ldr	r2, [r3, #4]
  408a10:	f022 0203 	bic.w	r2, r2, #3
  408a14:	4291      	cmp	r1, r2
  408a16:	d202      	bcs.n	408a1e <_malloc_r+0x392>
  408a18:	689b      	ldr	r3, [r3, #8]
  408a1a:	4298      	cmp	r0, r3
  408a1c:	d1f7      	bne.n	408a0e <_malloc_r+0x382>
  408a1e:	68d9      	ldr	r1, [r3, #12]
  408a20:	687a      	ldr	r2, [r7, #4]
  408a22:	60e1      	str	r1, [r4, #12]
  408a24:	60a3      	str	r3, [r4, #8]
  408a26:	608c      	str	r4, [r1, #8]
  408a28:	60dc      	str	r4, [r3, #12]
  408a2a:	e6b6      	b.n	40879a <_malloc_r+0x10e>
  408a2c:	f045 0701 	orr.w	r7, r5, #1
  408a30:	f042 0101 	orr.w	r1, r2, #1
  408a34:	4425      	add	r5, r4
  408a36:	6067      	str	r7, [r4, #4]
  408a38:	4630      	mov	r0, r6
  408a3a:	615d      	str	r5, [r3, #20]
  408a3c:	611d      	str	r5, [r3, #16]
  408a3e:	f8c5 e00c 	str.w	lr, [r5, #12]
  408a42:	f8c5 e008 	str.w	lr, [r5, #8]
  408a46:	6069      	str	r1, [r5, #4]
  408a48:	50aa      	str	r2, [r5, r2]
  408a4a:	3408      	adds	r4, #8
  408a4c:	f000 f9e2 	bl	408e14 <__malloc_unlock>
  408a50:	e648      	b.n	4086e4 <_malloc_r+0x58>
  408a52:	685a      	ldr	r2, [r3, #4]
  408a54:	e6a1      	b.n	40879a <_malloc_r+0x10e>
  408a56:	f109 0901 	add.w	r9, r9, #1
  408a5a:	f019 0f03 	tst.w	r9, #3
  408a5e:	f104 0408 	add.w	r4, r4, #8
  408a62:	f47f aead 	bne.w	4087c0 <_malloc_r+0x134>
  408a66:	e02d      	b.n	408ac4 <_malloc_r+0x438>
  408a68:	f104 0308 	add.w	r3, r4, #8
  408a6c:	6964      	ldr	r4, [r4, #20]
  408a6e:	42a3      	cmp	r3, r4
  408a70:	bf08      	it	eq
  408a72:	f10c 0c02 	addeq.w	ip, ip, #2
  408a76:	f43f ae67 	beq.w	408748 <_malloc_r+0xbc>
  408a7a:	e623      	b.n	4086c4 <_malloc_r+0x38>
  408a7c:	4419      	add	r1, r3
  408a7e:	6848      	ldr	r0, [r1, #4]
  408a80:	461c      	mov	r4, r3
  408a82:	f854 2f08 	ldr.w	r2, [r4, #8]!
  408a86:	68db      	ldr	r3, [r3, #12]
  408a88:	f040 0501 	orr.w	r5, r0, #1
  408a8c:	604d      	str	r5, [r1, #4]
  408a8e:	4630      	mov	r0, r6
  408a90:	60d3      	str	r3, [r2, #12]
  408a92:	609a      	str	r2, [r3, #8]
  408a94:	f000 f9be 	bl	408e14 <__malloc_unlock>
  408a98:	e624      	b.n	4086e4 <_malloc_r+0x58>
  408a9a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  408a9e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408aa2:	e63b      	b.n	40871c <_malloc_r+0x90>
  408aa4:	098a      	lsrs	r2, r1, #6
  408aa6:	3238      	adds	r2, #56	; 0x38
  408aa8:	0050      	lsls	r0, r2, #1
  408aaa:	e7a8      	b.n	4089fe <_malloc_r+0x372>
  408aac:	42bc      	cmp	r4, r7
  408aae:	f43f af02 	beq.w	4088b6 <_malloc_r+0x22a>
  408ab2:	68bc      	ldr	r4, [r7, #8]
  408ab4:	6862      	ldr	r2, [r4, #4]
  408ab6:	f022 0203 	bic.w	r2, r2, #3
  408aba:	e761      	b.n	408980 <_malloc_r+0x2f4>
  408abc:	f8d8 8000 	ldr.w	r8, [r8]
  408ac0:	4598      	cmp	r8, r3
  408ac2:	d17a      	bne.n	408bba <_malloc_r+0x52e>
  408ac4:	f01c 0f03 	tst.w	ip, #3
  408ac8:	f1a8 0308 	sub.w	r3, r8, #8
  408acc:	f10c 3cff 	add.w	ip, ip, #4294967295
  408ad0:	d1f4      	bne.n	408abc <_malloc_r+0x430>
  408ad2:	687b      	ldr	r3, [r7, #4]
  408ad4:	ea23 0300 	bic.w	r3, r3, r0
  408ad8:	607b      	str	r3, [r7, #4]
  408ada:	0040      	lsls	r0, r0, #1
  408adc:	4298      	cmp	r0, r3
  408ade:	f63f aebe 	bhi.w	40885e <_malloc_r+0x1d2>
  408ae2:	2800      	cmp	r0, #0
  408ae4:	f43f aebb 	beq.w	40885e <_malloc_r+0x1d2>
  408ae8:	4203      	tst	r3, r0
  408aea:	46cc      	mov	ip, r9
  408aec:	f47f ae64 	bne.w	4087b8 <_malloc_r+0x12c>
  408af0:	0040      	lsls	r0, r0, #1
  408af2:	4203      	tst	r3, r0
  408af4:	f10c 0c04 	add.w	ip, ip, #4
  408af8:	d0fa      	beq.n	408af0 <_malloc_r+0x464>
  408afa:	e65d      	b.n	4087b8 <_malloc_r+0x12c>
  408afc:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  408b00:	d819      	bhi.n	408b36 <_malloc_r+0x4aa>
  408b02:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  408b06:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  408b0a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408b0e:	e605      	b.n	40871c <_malloc_r+0x90>
  408b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  408b14:	e6ee      	b.n	4088f4 <_malloc_r+0x268>
  408b16:	2301      	movs	r3, #1
  408b18:	f8c8 3004 	str.w	r3, [r8, #4]
  408b1c:	4644      	mov	r4, r8
  408b1e:	2200      	movs	r2, #0
  408b20:	e72e      	b.n	408980 <_malloc_r+0x2f4>
  408b22:	1092      	asrs	r2, r2, #2
  408b24:	2001      	movs	r0, #1
  408b26:	4090      	lsls	r0, r2
  408b28:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408b2c:	4619      	mov	r1, r3
  408b2e:	4302      	orrs	r2, r0
  408b30:	f8c8 2004 	str.w	r2, [r8, #4]
  408b34:	e775      	b.n	408a22 <_malloc_r+0x396>
  408b36:	f240 5354 	movw	r3, #1364	; 0x554
  408b3a:	459c      	cmp	ip, r3
  408b3c:	d81b      	bhi.n	408b76 <_malloc_r+0x4ea>
  408b3e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  408b42:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  408b46:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408b4a:	e5e7      	b.n	40871c <_malloc_r+0x90>
  408b4c:	f10a 0a10 	add.w	sl, sl, #16
  408b50:	e6a3      	b.n	40889a <_malloc_r+0x20e>
  408b52:	2b54      	cmp	r3, #84	; 0x54
  408b54:	d81f      	bhi.n	408b96 <_malloc_r+0x50a>
  408b56:	0b0a      	lsrs	r2, r1, #12
  408b58:	326e      	adds	r2, #110	; 0x6e
  408b5a:	0050      	lsls	r0, r2, #1
  408b5c:	e74f      	b.n	4089fe <_malloc_r+0x372>
  408b5e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  408b62:	2900      	cmp	r1, #0
  408b64:	f47f aeb1 	bne.w	4088ca <_malloc_r+0x23e>
  408b68:	eb0a 0109 	add.w	r1, sl, r9
  408b6c:	68ba      	ldr	r2, [r7, #8]
  408b6e:	f041 0101 	orr.w	r1, r1, #1
  408b72:	6051      	str	r1, [r2, #4]
  408b74:	e6f6      	b.n	408964 <_malloc_r+0x2d8>
  408b76:	21fc      	movs	r1, #252	; 0xfc
  408b78:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  408b7c:	e5ce      	b.n	40871c <_malloc_r+0x90>
  408b7e:	2201      	movs	r2, #1
  408b80:	f04f 0a00 	mov.w	sl, #0
  408b84:	e6cb      	b.n	40891e <_malloc_r+0x292>
  408b86:	f104 0108 	add.w	r1, r4, #8
  408b8a:	4630      	mov	r0, r6
  408b8c:	f7fe fecc 	bl	407928 <_free_r>
  408b90:	f8da 3000 	ldr.w	r3, [sl]
  408b94:	e6e6      	b.n	408964 <_malloc_r+0x2d8>
  408b96:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  408b9a:	d803      	bhi.n	408ba4 <_malloc_r+0x518>
  408b9c:	0bca      	lsrs	r2, r1, #15
  408b9e:	3277      	adds	r2, #119	; 0x77
  408ba0:	0050      	lsls	r0, r2, #1
  408ba2:	e72c      	b.n	4089fe <_malloc_r+0x372>
  408ba4:	f240 5254 	movw	r2, #1364	; 0x554
  408ba8:	4293      	cmp	r3, r2
  408baa:	d803      	bhi.n	408bb4 <_malloc_r+0x528>
  408bac:	0c8a      	lsrs	r2, r1, #18
  408bae:	327c      	adds	r2, #124	; 0x7c
  408bb0:	0050      	lsls	r0, r2, #1
  408bb2:	e724      	b.n	4089fe <_malloc_r+0x372>
  408bb4:	20fc      	movs	r0, #252	; 0xfc
  408bb6:	227e      	movs	r2, #126	; 0x7e
  408bb8:	e721      	b.n	4089fe <_malloc_r+0x372>
  408bba:	687b      	ldr	r3, [r7, #4]
  408bbc:	e78d      	b.n	408ada <_malloc_r+0x44e>
  408bbe:	bf00      	nop
  408bc0:	20000580 	.word	0x20000580

00408bc4 <memchr>:
  408bc4:	0783      	lsls	r3, r0, #30
  408bc6:	b470      	push	{r4, r5, r6}
  408bc8:	b2c9      	uxtb	r1, r1
  408bca:	d040      	beq.n	408c4e <memchr+0x8a>
  408bcc:	1e54      	subs	r4, r2, #1
  408bce:	b32a      	cbz	r2, 408c1c <memchr+0x58>
  408bd0:	7803      	ldrb	r3, [r0, #0]
  408bd2:	428b      	cmp	r3, r1
  408bd4:	d023      	beq.n	408c1e <memchr+0x5a>
  408bd6:	1c43      	adds	r3, r0, #1
  408bd8:	e004      	b.n	408be4 <memchr+0x20>
  408bda:	b1fc      	cbz	r4, 408c1c <memchr+0x58>
  408bdc:	7805      	ldrb	r5, [r0, #0]
  408bde:	4614      	mov	r4, r2
  408be0:	428d      	cmp	r5, r1
  408be2:	d01c      	beq.n	408c1e <memchr+0x5a>
  408be4:	f013 0f03 	tst.w	r3, #3
  408be8:	4618      	mov	r0, r3
  408bea:	f104 32ff 	add.w	r2, r4, #4294967295
  408bee:	f103 0301 	add.w	r3, r3, #1
  408bf2:	d1f2      	bne.n	408bda <memchr+0x16>
  408bf4:	2c03      	cmp	r4, #3
  408bf6:	d814      	bhi.n	408c22 <memchr+0x5e>
  408bf8:	1e65      	subs	r5, r4, #1
  408bfa:	b354      	cbz	r4, 408c52 <memchr+0x8e>
  408bfc:	7803      	ldrb	r3, [r0, #0]
  408bfe:	428b      	cmp	r3, r1
  408c00:	d00d      	beq.n	408c1e <memchr+0x5a>
  408c02:	1c42      	adds	r2, r0, #1
  408c04:	2300      	movs	r3, #0
  408c06:	e002      	b.n	408c0e <memchr+0x4a>
  408c08:	7804      	ldrb	r4, [r0, #0]
  408c0a:	428c      	cmp	r4, r1
  408c0c:	d007      	beq.n	408c1e <memchr+0x5a>
  408c0e:	42ab      	cmp	r3, r5
  408c10:	4610      	mov	r0, r2
  408c12:	f103 0301 	add.w	r3, r3, #1
  408c16:	f102 0201 	add.w	r2, r2, #1
  408c1a:	d1f5      	bne.n	408c08 <memchr+0x44>
  408c1c:	2000      	movs	r0, #0
  408c1e:	bc70      	pop	{r4, r5, r6}
  408c20:	4770      	bx	lr
  408c22:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  408c26:	4603      	mov	r3, r0
  408c28:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  408c2c:	681a      	ldr	r2, [r3, #0]
  408c2e:	4618      	mov	r0, r3
  408c30:	4072      	eors	r2, r6
  408c32:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  408c36:	ea25 0202 	bic.w	r2, r5, r2
  408c3a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408c3e:	f103 0304 	add.w	r3, r3, #4
  408c42:	d1d9      	bne.n	408bf8 <memchr+0x34>
  408c44:	3c04      	subs	r4, #4
  408c46:	2c03      	cmp	r4, #3
  408c48:	4618      	mov	r0, r3
  408c4a:	d8ef      	bhi.n	408c2c <memchr+0x68>
  408c4c:	e7d4      	b.n	408bf8 <memchr+0x34>
  408c4e:	4614      	mov	r4, r2
  408c50:	e7d0      	b.n	408bf4 <memchr+0x30>
  408c52:	4620      	mov	r0, r4
  408c54:	e7e3      	b.n	408c1e <memchr+0x5a>
  408c56:	bf00      	nop

00408c58 <memcpy>:
  408c58:	4684      	mov	ip, r0
  408c5a:	ea41 0300 	orr.w	r3, r1, r0
  408c5e:	f013 0303 	ands.w	r3, r3, #3
  408c62:	d149      	bne.n	408cf8 <memcpy+0xa0>
  408c64:	3a40      	subs	r2, #64	; 0x40
  408c66:	d323      	bcc.n	408cb0 <memcpy+0x58>
  408c68:	680b      	ldr	r3, [r1, #0]
  408c6a:	6003      	str	r3, [r0, #0]
  408c6c:	684b      	ldr	r3, [r1, #4]
  408c6e:	6043      	str	r3, [r0, #4]
  408c70:	688b      	ldr	r3, [r1, #8]
  408c72:	6083      	str	r3, [r0, #8]
  408c74:	68cb      	ldr	r3, [r1, #12]
  408c76:	60c3      	str	r3, [r0, #12]
  408c78:	690b      	ldr	r3, [r1, #16]
  408c7a:	6103      	str	r3, [r0, #16]
  408c7c:	694b      	ldr	r3, [r1, #20]
  408c7e:	6143      	str	r3, [r0, #20]
  408c80:	698b      	ldr	r3, [r1, #24]
  408c82:	6183      	str	r3, [r0, #24]
  408c84:	69cb      	ldr	r3, [r1, #28]
  408c86:	61c3      	str	r3, [r0, #28]
  408c88:	6a0b      	ldr	r3, [r1, #32]
  408c8a:	6203      	str	r3, [r0, #32]
  408c8c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  408c8e:	6243      	str	r3, [r0, #36]	; 0x24
  408c90:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  408c92:	6283      	str	r3, [r0, #40]	; 0x28
  408c94:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  408c96:	62c3      	str	r3, [r0, #44]	; 0x2c
  408c98:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  408c9a:	6303      	str	r3, [r0, #48]	; 0x30
  408c9c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  408c9e:	6343      	str	r3, [r0, #52]	; 0x34
  408ca0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  408ca2:	6383      	str	r3, [r0, #56]	; 0x38
  408ca4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  408ca6:	63c3      	str	r3, [r0, #60]	; 0x3c
  408ca8:	3040      	adds	r0, #64	; 0x40
  408caa:	3140      	adds	r1, #64	; 0x40
  408cac:	3a40      	subs	r2, #64	; 0x40
  408cae:	d2db      	bcs.n	408c68 <memcpy+0x10>
  408cb0:	3230      	adds	r2, #48	; 0x30
  408cb2:	d30b      	bcc.n	408ccc <memcpy+0x74>
  408cb4:	680b      	ldr	r3, [r1, #0]
  408cb6:	6003      	str	r3, [r0, #0]
  408cb8:	684b      	ldr	r3, [r1, #4]
  408cba:	6043      	str	r3, [r0, #4]
  408cbc:	688b      	ldr	r3, [r1, #8]
  408cbe:	6083      	str	r3, [r0, #8]
  408cc0:	68cb      	ldr	r3, [r1, #12]
  408cc2:	60c3      	str	r3, [r0, #12]
  408cc4:	3010      	adds	r0, #16
  408cc6:	3110      	adds	r1, #16
  408cc8:	3a10      	subs	r2, #16
  408cca:	d2f3      	bcs.n	408cb4 <memcpy+0x5c>
  408ccc:	320c      	adds	r2, #12
  408cce:	d305      	bcc.n	408cdc <memcpy+0x84>
  408cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  408cd4:	f840 3b04 	str.w	r3, [r0], #4
  408cd8:	3a04      	subs	r2, #4
  408cda:	d2f9      	bcs.n	408cd0 <memcpy+0x78>
  408cdc:	3204      	adds	r2, #4
  408cde:	d008      	beq.n	408cf2 <memcpy+0x9a>
  408ce0:	07d2      	lsls	r2, r2, #31
  408ce2:	bf1c      	itt	ne
  408ce4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408ce8:	f800 3b01 	strbne.w	r3, [r0], #1
  408cec:	d301      	bcc.n	408cf2 <memcpy+0x9a>
  408cee:	880b      	ldrh	r3, [r1, #0]
  408cf0:	8003      	strh	r3, [r0, #0]
  408cf2:	4660      	mov	r0, ip
  408cf4:	4770      	bx	lr
  408cf6:	bf00      	nop
  408cf8:	2a08      	cmp	r2, #8
  408cfa:	d313      	bcc.n	408d24 <memcpy+0xcc>
  408cfc:	078b      	lsls	r3, r1, #30
  408cfe:	d0b1      	beq.n	408c64 <memcpy+0xc>
  408d00:	f010 0303 	ands.w	r3, r0, #3
  408d04:	d0ae      	beq.n	408c64 <memcpy+0xc>
  408d06:	f1c3 0304 	rsb	r3, r3, #4
  408d0a:	1ad2      	subs	r2, r2, r3
  408d0c:	07db      	lsls	r3, r3, #31
  408d0e:	bf1c      	itt	ne
  408d10:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408d14:	f800 3b01 	strbne.w	r3, [r0], #1
  408d18:	d3a4      	bcc.n	408c64 <memcpy+0xc>
  408d1a:	f831 3b02 	ldrh.w	r3, [r1], #2
  408d1e:	f820 3b02 	strh.w	r3, [r0], #2
  408d22:	e79f      	b.n	408c64 <memcpy+0xc>
  408d24:	3a04      	subs	r2, #4
  408d26:	d3d9      	bcc.n	408cdc <memcpy+0x84>
  408d28:	3a01      	subs	r2, #1
  408d2a:	f811 3b01 	ldrb.w	r3, [r1], #1
  408d2e:	f800 3b01 	strb.w	r3, [r0], #1
  408d32:	d2f9      	bcs.n	408d28 <memcpy+0xd0>
  408d34:	780b      	ldrb	r3, [r1, #0]
  408d36:	7003      	strb	r3, [r0, #0]
  408d38:	784b      	ldrb	r3, [r1, #1]
  408d3a:	7043      	strb	r3, [r0, #1]
  408d3c:	788b      	ldrb	r3, [r1, #2]
  408d3e:	7083      	strb	r3, [r0, #2]
  408d40:	4660      	mov	r0, ip
  408d42:	4770      	bx	lr

00408d44 <memmove>:
  408d44:	4288      	cmp	r0, r1
  408d46:	b4f0      	push	{r4, r5, r6, r7}
  408d48:	d910      	bls.n	408d6c <memmove+0x28>
  408d4a:	188c      	adds	r4, r1, r2
  408d4c:	42a0      	cmp	r0, r4
  408d4e:	d20d      	bcs.n	408d6c <memmove+0x28>
  408d50:	1885      	adds	r5, r0, r2
  408d52:	1e53      	subs	r3, r2, #1
  408d54:	b142      	cbz	r2, 408d68 <memmove+0x24>
  408d56:	4621      	mov	r1, r4
  408d58:	462a      	mov	r2, r5
  408d5a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  408d5e:	3b01      	subs	r3, #1
  408d60:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408d64:	1c5c      	adds	r4, r3, #1
  408d66:	d1f8      	bne.n	408d5a <memmove+0x16>
  408d68:	bcf0      	pop	{r4, r5, r6, r7}
  408d6a:	4770      	bx	lr
  408d6c:	2a0f      	cmp	r2, #15
  408d6e:	d944      	bls.n	408dfa <memmove+0xb6>
  408d70:	ea40 0301 	orr.w	r3, r0, r1
  408d74:	079b      	lsls	r3, r3, #30
  408d76:	d144      	bne.n	408e02 <memmove+0xbe>
  408d78:	f1a2 0710 	sub.w	r7, r2, #16
  408d7c:	093f      	lsrs	r7, r7, #4
  408d7e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  408d82:	3610      	adds	r6, #16
  408d84:	460c      	mov	r4, r1
  408d86:	4603      	mov	r3, r0
  408d88:	6825      	ldr	r5, [r4, #0]
  408d8a:	3310      	adds	r3, #16
  408d8c:	f843 5c10 	str.w	r5, [r3, #-16]
  408d90:	6865      	ldr	r5, [r4, #4]
  408d92:	3410      	adds	r4, #16
  408d94:	f843 5c0c 	str.w	r5, [r3, #-12]
  408d98:	f854 5c08 	ldr.w	r5, [r4, #-8]
  408d9c:	f843 5c08 	str.w	r5, [r3, #-8]
  408da0:	f854 5c04 	ldr.w	r5, [r4, #-4]
  408da4:	f843 5c04 	str.w	r5, [r3, #-4]
  408da8:	42b3      	cmp	r3, r6
  408daa:	d1ed      	bne.n	408d88 <memmove+0x44>
  408dac:	1c7b      	adds	r3, r7, #1
  408dae:	f002 0c0f 	and.w	ip, r2, #15
  408db2:	011b      	lsls	r3, r3, #4
  408db4:	f1bc 0f03 	cmp.w	ip, #3
  408db8:	4419      	add	r1, r3
  408dba:	4403      	add	r3, r0
  408dbc:	d923      	bls.n	408e06 <memmove+0xc2>
  408dbe:	460e      	mov	r6, r1
  408dc0:	461d      	mov	r5, r3
  408dc2:	4664      	mov	r4, ip
  408dc4:	f856 7b04 	ldr.w	r7, [r6], #4
  408dc8:	3c04      	subs	r4, #4
  408dca:	2c03      	cmp	r4, #3
  408dcc:	f845 7b04 	str.w	r7, [r5], #4
  408dd0:	d8f8      	bhi.n	408dc4 <memmove+0x80>
  408dd2:	f1ac 0404 	sub.w	r4, ip, #4
  408dd6:	f024 0403 	bic.w	r4, r4, #3
  408dda:	3404      	adds	r4, #4
  408ddc:	f002 0203 	and.w	r2, r2, #3
  408de0:	4423      	add	r3, r4
  408de2:	4421      	add	r1, r4
  408de4:	2a00      	cmp	r2, #0
  408de6:	d0bf      	beq.n	408d68 <memmove+0x24>
  408de8:	441a      	add	r2, r3
  408dea:	f811 4b01 	ldrb.w	r4, [r1], #1
  408dee:	f803 4b01 	strb.w	r4, [r3], #1
  408df2:	4293      	cmp	r3, r2
  408df4:	d1f9      	bne.n	408dea <memmove+0xa6>
  408df6:	bcf0      	pop	{r4, r5, r6, r7}
  408df8:	4770      	bx	lr
  408dfa:	4603      	mov	r3, r0
  408dfc:	2a00      	cmp	r2, #0
  408dfe:	d1f3      	bne.n	408de8 <memmove+0xa4>
  408e00:	e7b2      	b.n	408d68 <memmove+0x24>
  408e02:	4603      	mov	r3, r0
  408e04:	e7f0      	b.n	408de8 <memmove+0xa4>
  408e06:	4662      	mov	r2, ip
  408e08:	2a00      	cmp	r2, #0
  408e0a:	d1ed      	bne.n	408de8 <memmove+0xa4>
  408e0c:	e7ac      	b.n	408d68 <memmove+0x24>
  408e0e:	bf00      	nop

00408e10 <__malloc_lock>:
  408e10:	4770      	bx	lr
  408e12:	bf00      	nop

00408e14 <__malloc_unlock>:
  408e14:	4770      	bx	lr
  408e16:	bf00      	nop

00408e18 <_Balloc>:
  408e18:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  408e1a:	b570      	push	{r4, r5, r6, lr}
  408e1c:	4605      	mov	r5, r0
  408e1e:	460c      	mov	r4, r1
  408e20:	b14a      	cbz	r2, 408e36 <_Balloc+0x1e>
  408e22:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  408e26:	b180      	cbz	r0, 408e4a <_Balloc+0x32>
  408e28:	6801      	ldr	r1, [r0, #0]
  408e2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  408e2e:	2200      	movs	r2, #0
  408e30:	6102      	str	r2, [r0, #16]
  408e32:	60c2      	str	r2, [r0, #12]
  408e34:	bd70      	pop	{r4, r5, r6, pc}
  408e36:	2221      	movs	r2, #33	; 0x21
  408e38:	2104      	movs	r1, #4
  408e3a:	f001 f897 	bl	409f6c <_calloc_r>
  408e3e:	64e8      	str	r0, [r5, #76]	; 0x4c
  408e40:	4602      	mov	r2, r0
  408e42:	2800      	cmp	r0, #0
  408e44:	d1ed      	bne.n	408e22 <_Balloc+0xa>
  408e46:	2000      	movs	r0, #0
  408e48:	bd70      	pop	{r4, r5, r6, pc}
  408e4a:	2101      	movs	r1, #1
  408e4c:	fa01 f604 	lsl.w	r6, r1, r4
  408e50:	1d72      	adds	r2, r6, #5
  408e52:	4628      	mov	r0, r5
  408e54:	0092      	lsls	r2, r2, #2
  408e56:	f001 f889 	bl	409f6c <_calloc_r>
  408e5a:	2800      	cmp	r0, #0
  408e5c:	d0f3      	beq.n	408e46 <_Balloc+0x2e>
  408e5e:	6044      	str	r4, [r0, #4]
  408e60:	6086      	str	r6, [r0, #8]
  408e62:	e7e4      	b.n	408e2e <_Balloc+0x16>

00408e64 <_Bfree>:
  408e64:	b131      	cbz	r1, 408e74 <_Bfree+0x10>
  408e66:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408e68:	684a      	ldr	r2, [r1, #4]
  408e6a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  408e6e:	6008      	str	r0, [r1, #0]
  408e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408e74:	4770      	bx	lr
  408e76:	bf00      	nop

00408e78 <__multadd>:
  408e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  408e7c:	690f      	ldr	r7, [r1, #16]
  408e7e:	b083      	sub	sp, #12
  408e80:	4688      	mov	r8, r1
  408e82:	4681      	mov	r9, r0
  408e84:	f101 0514 	add.w	r5, r1, #20
  408e88:	2400      	movs	r4, #0
  408e8a:	682e      	ldr	r6, [r5, #0]
  408e8c:	3401      	adds	r4, #1
  408e8e:	b2b1      	uxth	r1, r6
  408e90:	0c36      	lsrs	r6, r6, #16
  408e92:	fb02 3301 	mla	r3, r2, r1, r3
  408e96:	fb02 f606 	mul.w	r6, r2, r6
  408e9a:	b299      	uxth	r1, r3
  408e9c:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  408ea0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  408ea4:	42a7      	cmp	r7, r4
  408ea6:	f845 1b04 	str.w	r1, [r5], #4
  408eaa:	ea4f 4313 	mov.w	r3, r3, lsr #16
  408eae:	dcec      	bgt.n	408e8a <__multadd+0x12>
  408eb0:	b14b      	cbz	r3, 408ec6 <__multadd+0x4e>
  408eb2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  408eb6:	4297      	cmp	r7, r2
  408eb8:	da09      	bge.n	408ece <__multadd+0x56>
  408eba:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  408ebe:	3701      	adds	r7, #1
  408ec0:	6153      	str	r3, [r2, #20]
  408ec2:	f8c8 7010 	str.w	r7, [r8, #16]
  408ec6:	4640      	mov	r0, r8
  408ec8:	b003      	add	sp, #12
  408eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408ece:	f8d8 1004 	ldr.w	r1, [r8, #4]
  408ed2:	4648      	mov	r0, r9
  408ed4:	3101      	adds	r1, #1
  408ed6:	9301      	str	r3, [sp, #4]
  408ed8:	f7ff ff9e 	bl	408e18 <_Balloc>
  408edc:	f8d8 2010 	ldr.w	r2, [r8, #16]
  408ee0:	f108 010c 	add.w	r1, r8, #12
  408ee4:	3202      	adds	r2, #2
  408ee6:	4604      	mov	r4, r0
  408ee8:	0092      	lsls	r2, r2, #2
  408eea:	300c      	adds	r0, #12
  408eec:	f7ff feb4 	bl	408c58 <memcpy>
  408ef0:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  408ef4:	f8d8 1004 	ldr.w	r1, [r8, #4]
  408ef8:	9b01      	ldr	r3, [sp, #4]
  408efa:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  408efe:	f8c8 0000 	str.w	r0, [r8]
  408f02:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  408f06:	46a0      	mov	r8, r4
  408f08:	e7d7      	b.n	408eba <__multadd+0x42>
  408f0a:	bf00      	nop

00408f0c <__s2b>:
  408f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408f10:	4699      	mov	r9, r3
  408f12:	4b23      	ldr	r3, [pc, #140]	; (408fa0 <__s2b+0x94>)
  408f14:	f109 0408 	add.w	r4, r9, #8
  408f18:	fb83 5304 	smull	r5, r3, r3, r4
  408f1c:	17e4      	asrs	r4, r4, #31
  408f1e:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  408f22:	2b01      	cmp	r3, #1
  408f24:	4607      	mov	r7, r0
  408f26:	460c      	mov	r4, r1
  408f28:	4690      	mov	r8, r2
  408f2a:	9e08      	ldr	r6, [sp, #32]
  408f2c:	dd35      	ble.n	408f9a <__s2b+0x8e>
  408f2e:	2501      	movs	r5, #1
  408f30:	2100      	movs	r1, #0
  408f32:	006d      	lsls	r5, r5, #1
  408f34:	42ab      	cmp	r3, r5
  408f36:	f101 0101 	add.w	r1, r1, #1
  408f3a:	dcfa      	bgt.n	408f32 <__s2b+0x26>
  408f3c:	4638      	mov	r0, r7
  408f3e:	f7ff ff6b 	bl	408e18 <_Balloc>
  408f42:	2301      	movs	r3, #1
  408f44:	f1b8 0f09 	cmp.w	r8, #9
  408f48:	6146      	str	r6, [r0, #20]
  408f4a:	6103      	str	r3, [r0, #16]
  408f4c:	dd21      	ble.n	408f92 <__s2b+0x86>
  408f4e:	f104 0609 	add.w	r6, r4, #9
  408f52:	4635      	mov	r5, r6
  408f54:	4444      	add	r4, r8
  408f56:	f815 3b01 	ldrb.w	r3, [r5], #1
  408f5a:	4601      	mov	r1, r0
  408f5c:	3b30      	subs	r3, #48	; 0x30
  408f5e:	4638      	mov	r0, r7
  408f60:	220a      	movs	r2, #10
  408f62:	f7ff ff89 	bl	408e78 <__multadd>
  408f66:	42a5      	cmp	r5, r4
  408f68:	d1f5      	bne.n	408f56 <__s2b+0x4a>
  408f6a:	eb06 0408 	add.w	r4, r6, r8
  408f6e:	3c08      	subs	r4, #8
  408f70:	45c1      	cmp	r9, r8
  408f72:	dd0c      	ble.n	408f8e <__s2b+0x82>
  408f74:	ebc8 0809 	rsb	r8, r8, r9
  408f78:	44a0      	add	r8, r4
  408f7a:	f814 3b01 	ldrb.w	r3, [r4], #1
  408f7e:	4601      	mov	r1, r0
  408f80:	3b30      	subs	r3, #48	; 0x30
  408f82:	4638      	mov	r0, r7
  408f84:	220a      	movs	r2, #10
  408f86:	f7ff ff77 	bl	408e78 <__multadd>
  408f8a:	4544      	cmp	r4, r8
  408f8c:	d1f5      	bne.n	408f7a <__s2b+0x6e>
  408f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408f92:	340a      	adds	r4, #10
  408f94:	f04f 0809 	mov.w	r8, #9
  408f98:	e7ea      	b.n	408f70 <__s2b+0x64>
  408f9a:	2100      	movs	r1, #0
  408f9c:	e7ce      	b.n	408f3c <__s2b+0x30>
  408f9e:	bf00      	nop
  408fa0:	38e38e39 	.word	0x38e38e39

00408fa4 <__hi0bits>:
  408fa4:	0c03      	lsrs	r3, r0, #16
  408fa6:	041b      	lsls	r3, r3, #16
  408fa8:	b9b3      	cbnz	r3, 408fd8 <__hi0bits+0x34>
  408faa:	0400      	lsls	r0, r0, #16
  408fac:	2310      	movs	r3, #16
  408fae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  408fb2:	bf04      	itt	eq
  408fb4:	0200      	lsleq	r0, r0, #8
  408fb6:	3308      	addeq	r3, #8
  408fb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  408fbc:	bf04      	itt	eq
  408fbe:	0100      	lsleq	r0, r0, #4
  408fc0:	3304      	addeq	r3, #4
  408fc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  408fc6:	bf04      	itt	eq
  408fc8:	0080      	lsleq	r0, r0, #2
  408fca:	3302      	addeq	r3, #2
  408fcc:	2800      	cmp	r0, #0
  408fce:	db07      	blt.n	408fe0 <__hi0bits+0x3c>
  408fd0:	0042      	lsls	r2, r0, #1
  408fd2:	d403      	bmi.n	408fdc <__hi0bits+0x38>
  408fd4:	2020      	movs	r0, #32
  408fd6:	4770      	bx	lr
  408fd8:	2300      	movs	r3, #0
  408fda:	e7e8      	b.n	408fae <__hi0bits+0xa>
  408fdc:	1c58      	adds	r0, r3, #1
  408fde:	4770      	bx	lr
  408fe0:	4618      	mov	r0, r3
  408fe2:	4770      	bx	lr

00408fe4 <__lo0bits>:
  408fe4:	6803      	ldr	r3, [r0, #0]
  408fe6:	f013 0207 	ands.w	r2, r3, #7
  408fea:	d007      	beq.n	408ffc <__lo0bits+0x18>
  408fec:	07d9      	lsls	r1, r3, #31
  408fee:	d420      	bmi.n	409032 <__lo0bits+0x4e>
  408ff0:	079a      	lsls	r2, r3, #30
  408ff2:	d420      	bmi.n	409036 <__lo0bits+0x52>
  408ff4:	089b      	lsrs	r3, r3, #2
  408ff6:	6003      	str	r3, [r0, #0]
  408ff8:	2002      	movs	r0, #2
  408ffa:	4770      	bx	lr
  408ffc:	b299      	uxth	r1, r3
  408ffe:	b909      	cbnz	r1, 409004 <__lo0bits+0x20>
  409000:	0c1b      	lsrs	r3, r3, #16
  409002:	2210      	movs	r2, #16
  409004:	f013 0fff 	tst.w	r3, #255	; 0xff
  409008:	bf04      	itt	eq
  40900a:	0a1b      	lsreq	r3, r3, #8
  40900c:	3208      	addeq	r2, #8
  40900e:	0719      	lsls	r1, r3, #28
  409010:	bf04      	itt	eq
  409012:	091b      	lsreq	r3, r3, #4
  409014:	3204      	addeq	r2, #4
  409016:	0799      	lsls	r1, r3, #30
  409018:	bf04      	itt	eq
  40901a:	089b      	lsreq	r3, r3, #2
  40901c:	3202      	addeq	r2, #2
  40901e:	07d9      	lsls	r1, r3, #31
  409020:	d404      	bmi.n	40902c <__lo0bits+0x48>
  409022:	085b      	lsrs	r3, r3, #1
  409024:	d101      	bne.n	40902a <__lo0bits+0x46>
  409026:	2020      	movs	r0, #32
  409028:	4770      	bx	lr
  40902a:	3201      	adds	r2, #1
  40902c:	6003      	str	r3, [r0, #0]
  40902e:	4610      	mov	r0, r2
  409030:	4770      	bx	lr
  409032:	2000      	movs	r0, #0
  409034:	4770      	bx	lr
  409036:	085b      	lsrs	r3, r3, #1
  409038:	6003      	str	r3, [r0, #0]
  40903a:	2001      	movs	r0, #1
  40903c:	4770      	bx	lr
  40903e:	bf00      	nop

00409040 <__i2b>:
  409040:	b510      	push	{r4, lr}
  409042:	460c      	mov	r4, r1
  409044:	2101      	movs	r1, #1
  409046:	f7ff fee7 	bl	408e18 <_Balloc>
  40904a:	2201      	movs	r2, #1
  40904c:	6144      	str	r4, [r0, #20]
  40904e:	6102      	str	r2, [r0, #16]
  409050:	bd10      	pop	{r4, pc}
  409052:	bf00      	nop

00409054 <__multiply>:
  409054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409058:	690d      	ldr	r5, [r1, #16]
  40905a:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40905e:	b085      	sub	sp, #20
  409060:	454d      	cmp	r5, r9
  409062:	460c      	mov	r4, r1
  409064:	4692      	mov	sl, r2
  409066:	da04      	bge.n	409072 <__multiply+0x1e>
  409068:	462a      	mov	r2, r5
  40906a:	4654      	mov	r4, sl
  40906c:	464d      	mov	r5, r9
  40906e:	468a      	mov	sl, r1
  409070:	4691      	mov	r9, r2
  409072:	68a3      	ldr	r3, [r4, #8]
  409074:	eb05 0709 	add.w	r7, r5, r9
  409078:	6861      	ldr	r1, [r4, #4]
  40907a:	429f      	cmp	r7, r3
  40907c:	bfc8      	it	gt
  40907e:	3101      	addgt	r1, #1
  409080:	f7ff feca 	bl	408e18 <_Balloc>
  409084:	f100 0614 	add.w	r6, r0, #20
  409088:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40908c:	4546      	cmp	r6, r8
  40908e:	9001      	str	r0, [sp, #4]
  409090:	d205      	bcs.n	40909e <__multiply+0x4a>
  409092:	4633      	mov	r3, r6
  409094:	2000      	movs	r0, #0
  409096:	f843 0b04 	str.w	r0, [r3], #4
  40909a:	4598      	cmp	r8, r3
  40909c:	d8fb      	bhi.n	409096 <__multiply+0x42>
  40909e:	f10a 0c14 	add.w	ip, sl, #20
  4090a2:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  4090a6:	3414      	adds	r4, #20
  4090a8:	45cc      	cmp	ip, r9
  4090aa:	9400      	str	r4, [sp, #0]
  4090ac:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4090b0:	d25b      	bcs.n	40916a <__multiply+0x116>
  4090b2:	f8cd 8008 	str.w	r8, [sp, #8]
  4090b6:	9703      	str	r7, [sp, #12]
  4090b8:	46c8      	mov	r8, r9
  4090ba:	f85c 3b04 	ldr.w	r3, [ip], #4
  4090be:	b29c      	uxth	r4, r3
  4090c0:	b324      	cbz	r4, 40910c <__multiply+0xb8>
  4090c2:	9a00      	ldr	r2, [sp, #0]
  4090c4:	4633      	mov	r3, r6
  4090c6:	f04f 0900 	mov.w	r9, #0
  4090ca:	e000      	b.n	4090ce <__multiply+0x7a>
  4090cc:	460b      	mov	r3, r1
  4090ce:	f852 7b04 	ldr.w	r7, [r2], #4
  4090d2:	6819      	ldr	r1, [r3, #0]
  4090d4:	fa1f fb87 	uxth.w	fp, r7
  4090d8:	fa1f fa81 	uxth.w	sl, r1
  4090dc:	0c38      	lsrs	r0, r7, #16
  4090de:	0c09      	lsrs	r1, r1, #16
  4090e0:	fb04 aa0b 	mla	sl, r4, fp, sl
  4090e4:	fb04 1000 	mla	r0, r4, r0, r1
  4090e8:	44d1      	add	r9, sl
  4090ea:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4090ee:	fa1f f989 	uxth.w	r9, r9
  4090f2:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4090f6:	4619      	mov	r1, r3
  4090f8:	4295      	cmp	r5, r2
  4090fa:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4090fe:	f841 7b04 	str.w	r7, [r1], #4
  409102:	d8e3      	bhi.n	4090cc <__multiply+0x78>
  409104:	f8c3 9004 	str.w	r9, [r3, #4]
  409108:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40910c:	ea5f 4913 	movs.w	r9, r3, lsr #16
  409110:	d024      	beq.n	40915c <__multiply+0x108>
  409112:	f8d6 a000 	ldr.w	sl, [r6]
  409116:	9b00      	ldr	r3, [sp, #0]
  409118:	4650      	mov	r0, sl
  40911a:	4631      	mov	r1, r6
  40911c:	f04f 0b00 	mov.w	fp, #0
  409120:	e000      	b.n	409124 <__multiply+0xd0>
  409122:	4611      	mov	r1, r2
  409124:	881a      	ldrh	r2, [r3, #0]
  409126:	0c00      	lsrs	r0, r0, #16
  409128:	fb09 0002 	mla	r0, r9, r2, r0
  40912c:	fa1f fa8a 	uxth.w	sl, sl
  409130:	4483      	add	fp, r0
  409132:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  409136:	460a      	mov	r2, r1
  409138:	f842 0b04 	str.w	r0, [r2], #4
  40913c:	f853 7b04 	ldr.w	r7, [r3], #4
  409140:	6848      	ldr	r0, [r1, #4]
  409142:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  409146:	b284      	uxth	r4, r0
  409148:	fb09 4a0a 	mla	sl, r9, sl, r4
  40914c:	429d      	cmp	r5, r3
  40914e:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  409152:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  409156:	d8e4      	bhi.n	409122 <__multiply+0xce>
  409158:	f8c1 a004 	str.w	sl, [r1, #4]
  40915c:	45e0      	cmp	r8, ip
  40915e:	f106 0604 	add.w	r6, r6, #4
  409162:	d8aa      	bhi.n	4090ba <__multiply+0x66>
  409164:	f8dd 8008 	ldr.w	r8, [sp, #8]
  409168:	9f03      	ldr	r7, [sp, #12]
  40916a:	2f00      	cmp	r7, #0
  40916c:	dd0a      	ble.n	409184 <__multiply+0x130>
  40916e:	f858 3c04 	ldr.w	r3, [r8, #-4]
  409172:	f1a8 0804 	sub.w	r8, r8, #4
  409176:	b11b      	cbz	r3, 409180 <__multiply+0x12c>
  409178:	e004      	b.n	409184 <__multiply+0x130>
  40917a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40917e:	b90b      	cbnz	r3, 409184 <__multiply+0x130>
  409180:	3f01      	subs	r7, #1
  409182:	d1fa      	bne.n	40917a <__multiply+0x126>
  409184:	9b01      	ldr	r3, [sp, #4]
  409186:	4618      	mov	r0, r3
  409188:	611f      	str	r7, [r3, #16]
  40918a:	b005      	add	sp, #20
  40918c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409190 <__pow5mult>:
  409190:	f012 0303 	ands.w	r3, r2, #3
  409194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409198:	4614      	mov	r4, r2
  40919a:	4607      	mov	r7, r0
  40919c:	460e      	mov	r6, r1
  40919e:	d12c      	bne.n	4091fa <__pow5mult+0x6a>
  4091a0:	10a4      	asrs	r4, r4, #2
  4091a2:	d01c      	beq.n	4091de <__pow5mult+0x4e>
  4091a4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4091a6:	2d00      	cmp	r5, #0
  4091a8:	d030      	beq.n	40920c <__pow5mult+0x7c>
  4091aa:	f04f 0800 	mov.w	r8, #0
  4091ae:	e004      	b.n	4091ba <__pow5mult+0x2a>
  4091b0:	1064      	asrs	r4, r4, #1
  4091b2:	d014      	beq.n	4091de <__pow5mult+0x4e>
  4091b4:	6828      	ldr	r0, [r5, #0]
  4091b6:	b1a8      	cbz	r0, 4091e4 <__pow5mult+0x54>
  4091b8:	4605      	mov	r5, r0
  4091ba:	07e3      	lsls	r3, r4, #31
  4091bc:	d5f8      	bpl.n	4091b0 <__pow5mult+0x20>
  4091be:	4638      	mov	r0, r7
  4091c0:	4631      	mov	r1, r6
  4091c2:	462a      	mov	r2, r5
  4091c4:	f7ff ff46 	bl	409054 <__multiply>
  4091c8:	b1ae      	cbz	r6, 4091f6 <__pow5mult+0x66>
  4091ca:	6872      	ldr	r2, [r6, #4]
  4091cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4091ce:	1064      	asrs	r4, r4, #1
  4091d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4091d4:	6031      	str	r1, [r6, #0]
  4091d6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4091da:	4606      	mov	r6, r0
  4091dc:	d1ea      	bne.n	4091b4 <__pow5mult+0x24>
  4091de:	4630      	mov	r0, r6
  4091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4091e4:	4638      	mov	r0, r7
  4091e6:	4629      	mov	r1, r5
  4091e8:	462a      	mov	r2, r5
  4091ea:	f7ff ff33 	bl	409054 <__multiply>
  4091ee:	6028      	str	r0, [r5, #0]
  4091f0:	f8c0 8000 	str.w	r8, [r0]
  4091f4:	e7e0      	b.n	4091b8 <__pow5mult+0x28>
  4091f6:	4606      	mov	r6, r0
  4091f8:	e7da      	b.n	4091b0 <__pow5mult+0x20>
  4091fa:	4a0b      	ldr	r2, [pc, #44]	; (409228 <__pow5mult+0x98>)
  4091fc:	3b01      	subs	r3, #1
  4091fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  409202:	2300      	movs	r3, #0
  409204:	f7ff fe38 	bl	408e78 <__multadd>
  409208:	4606      	mov	r6, r0
  40920a:	e7c9      	b.n	4091a0 <__pow5mult+0x10>
  40920c:	2101      	movs	r1, #1
  40920e:	4638      	mov	r0, r7
  409210:	f7ff fe02 	bl	408e18 <_Balloc>
  409214:	f240 2171 	movw	r1, #625	; 0x271
  409218:	2201      	movs	r2, #1
  40921a:	2300      	movs	r3, #0
  40921c:	6141      	str	r1, [r0, #20]
  40921e:	6102      	str	r2, [r0, #16]
  409220:	4605      	mov	r5, r0
  409222:	64b8      	str	r0, [r7, #72]	; 0x48
  409224:	6003      	str	r3, [r0, #0]
  409226:	e7c0      	b.n	4091aa <__pow5mult+0x1a>
  409228:	0040ac00 	.word	0x0040ac00

0040922c <__lshift>:
  40922c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409230:	690b      	ldr	r3, [r1, #16]
  409232:	ea4f 1a62 	mov.w	sl, r2, asr #5
  409236:	eb0a 0903 	add.w	r9, sl, r3
  40923a:	688b      	ldr	r3, [r1, #8]
  40923c:	f109 0601 	add.w	r6, r9, #1
  409240:	429e      	cmp	r6, r3
  409242:	460f      	mov	r7, r1
  409244:	4693      	mov	fp, r2
  409246:	4680      	mov	r8, r0
  409248:	6849      	ldr	r1, [r1, #4]
  40924a:	dd04      	ble.n	409256 <__lshift+0x2a>
  40924c:	005b      	lsls	r3, r3, #1
  40924e:	429e      	cmp	r6, r3
  409250:	f101 0101 	add.w	r1, r1, #1
  409254:	dcfa      	bgt.n	40924c <__lshift+0x20>
  409256:	4640      	mov	r0, r8
  409258:	f7ff fdde 	bl	408e18 <_Balloc>
  40925c:	f1ba 0f00 	cmp.w	sl, #0
  409260:	f100 0414 	add.w	r4, r0, #20
  409264:	dd09      	ble.n	40927a <__lshift+0x4e>
  409266:	2300      	movs	r3, #0
  409268:	461a      	mov	r2, r3
  40926a:	4625      	mov	r5, r4
  40926c:	3301      	adds	r3, #1
  40926e:	4553      	cmp	r3, sl
  409270:	f845 2b04 	str.w	r2, [r5], #4
  409274:	d1fa      	bne.n	40926c <__lshift+0x40>
  409276:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40927a:	693a      	ldr	r2, [r7, #16]
  40927c:	f107 0314 	add.w	r3, r7, #20
  409280:	f01b 0b1f 	ands.w	fp, fp, #31
  409284:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  409288:	d021      	beq.n	4092ce <__lshift+0xa2>
  40928a:	f1cb 0a20 	rsb	sl, fp, #32
  40928e:	2200      	movs	r2, #0
  409290:	e000      	b.n	409294 <__lshift+0x68>
  409292:	462c      	mov	r4, r5
  409294:	6819      	ldr	r1, [r3, #0]
  409296:	4625      	mov	r5, r4
  409298:	fa01 f10b 	lsl.w	r1, r1, fp
  40929c:	430a      	orrs	r2, r1
  40929e:	f845 2b04 	str.w	r2, [r5], #4
  4092a2:	f853 2b04 	ldr.w	r2, [r3], #4
  4092a6:	4563      	cmp	r3, ip
  4092a8:	fa22 f20a 	lsr.w	r2, r2, sl
  4092ac:	d3f1      	bcc.n	409292 <__lshift+0x66>
  4092ae:	6062      	str	r2, [r4, #4]
  4092b0:	b10a      	cbz	r2, 4092b6 <__lshift+0x8a>
  4092b2:	f109 0602 	add.w	r6, r9, #2
  4092b6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4092ba:	687a      	ldr	r2, [r7, #4]
  4092bc:	3e01      	subs	r6, #1
  4092be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4092c2:	6106      	str	r6, [r0, #16]
  4092c4:	6039      	str	r1, [r7, #0]
  4092c6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4092ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092ce:	f853 2b04 	ldr.w	r2, [r3], #4
  4092d2:	459c      	cmp	ip, r3
  4092d4:	f844 2b04 	str.w	r2, [r4], #4
  4092d8:	d9ed      	bls.n	4092b6 <__lshift+0x8a>
  4092da:	f853 2b04 	ldr.w	r2, [r3], #4
  4092de:	459c      	cmp	ip, r3
  4092e0:	f844 2b04 	str.w	r2, [r4], #4
  4092e4:	d8f3      	bhi.n	4092ce <__lshift+0xa2>
  4092e6:	e7e6      	b.n	4092b6 <__lshift+0x8a>

004092e8 <__mcmp>:
  4092e8:	6902      	ldr	r2, [r0, #16]
  4092ea:	690b      	ldr	r3, [r1, #16]
  4092ec:	b410      	push	{r4}
  4092ee:	1ad2      	subs	r2, r2, r3
  4092f0:	d115      	bne.n	40931e <__mcmp+0x36>
  4092f2:	009b      	lsls	r3, r3, #2
  4092f4:	3014      	adds	r0, #20
  4092f6:	3114      	adds	r1, #20
  4092f8:	4419      	add	r1, r3
  4092fa:	4403      	add	r3, r0
  4092fc:	e001      	b.n	409302 <__mcmp+0x1a>
  4092fe:	4298      	cmp	r0, r3
  409300:	d211      	bcs.n	409326 <__mcmp+0x3e>
  409302:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409306:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40930a:	42a2      	cmp	r2, r4
  40930c:	d0f7      	beq.n	4092fe <__mcmp+0x16>
  40930e:	4294      	cmp	r4, r2
  409310:	bf94      	ite	ls
  409312:	2001      	movls	r0, #1
  409314:	f04f 30ff 	movhi.w	r0, #4294967295
  409318:	f85d 4b04 	ldr.w	r4, [sp], #4
  40931c:	4770      	bx	lr
  40931e:	4610      	mov	r0, r2
  409320:	f85d 4b04 	ldr.w	r4, [sp], #4
  409324:	4770      	bx	lr
  409326:	2000      	movs	r0, #0
  409328:	f85d 4b04 	ldr.w	r4, [sp], #4
  40932c:	4770      	bx	lr
  40932e:	bf00      	nop

00409330 <__mdiff>:
  409330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409334:	460d      	mov	r5, r1
  409336:	4604      	mov	r4, r0
  409338:	4611      	mov	r1, r2
  40933a:	4628      	mov	r0, r5
  40933c:	4616      	mov	r6, r2
  40933e:	f7ff ffd3 	bl	4092e8 <__mcmp>
  409342:	1e07      	subs	r7, r0, #0
  409344:	d056      	beq.n	4093f4 <__mdiff+0xc4>
  409346:	db4f      	blt.n	4093e8 <__mdiff+0xb8>
  409348:	f04f 0900 	mov.w	r9, #0
  40934c:	6869      	ldr	r1, [r5, #4]
  40934e:	4620      	mov	r0, r4
  409350:	f7ff fd62 	bl	408e18 <_Balloc>
  409354:	692f      	ldr	r7, [r5, #16]
  409356:	6932      	ldr	r2, [r6, #16]
  409358:	3514      	adds	r5, #20
  40935a:	3614      	adds	r6, #20
  40935c:	f8c0 900c 	str.w	r9, [r0, #12]
  409360:	f100 0314 	add.w	r3, r0, #20
  409364:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  409368:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40936c:	2100      	movs	r1, #0
  40936e:	f855 4b04 	ldr.w	r4, [r5], #4
  409372:	f856 2b04 	ldr.w	r2, [r6], #4
  409376:	fa1f fa84 	uxth.w	sl, r4
  40937a:	448a      	add	sl, r1
  40937c:	fa1f f982 	uxth.w	r9, r2
  409380:	0c11      	lsrs	r1, r2, #16
  409382:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  409386:	ebc9 020a 	rsb	r2, r9, sl
  40938a:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40938e:	b292      	uxth	r2, r2
  409390:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  409394:	45b0      	cmp	r8, r6
  409396:	f843 2b04 	str.w	r2, [r3], #4
  40939a:	ea4f 4121 	mov.w	r1, r1, asr #16
  40939e:	462c      	mov	r4, r5
  4093a0:	d8e5      	bhi.n	40936e <__mdiff+0x3e>
  4093a2:	45ac      	cmp	ip, r5
  4093a4:	4698      	mov	r8, r3
  4093a6:	d915      	bls.n	4093d4 <__mdiff+0xa4>
  4093a8:	f854 6b04 	ldr.w	r6, [r4], #4
  4093ac:	b2b2      	uxth	r2, r6
  4093ae:	4411      	add	r1, r2
  4093b0:	0c36      	lsrs	r6, r6, #16
  4093b2:	eb06 4621 	add.w	r6, r6, r1, asr #16
  4093b6:	b289      	uxth	r1, r1
  4093b8:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  4093bc:	45a4      	cmp	ip, r4
  4093be:	f843 2b04 	str.w	r2, [r3], #4
  4093c2:	ea4f 4126 	mov.w	r1, r6, asr #16
  4093c6:	d8ef      	bhi.n	4093a8 <__mdiff+0x78>
  4093c8:	43eb      	mvns	r3, r5
  4093ca:	4463      	add	r3, ip
  4093cc:	f023 0303 	bic.w	r3, r3, #3
  4093d0:	3304      	adds	r3, #4
  4093d2:	4443      	add	r3, r8
  4093d4:	3b04      	subs	r3, #4
  4093d6:	b922      	cbnz	r2, 4093e2 <__mdiff+0xb2>
  4093d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4093dc:	3f01      	subs	r7, #1
  4093de:	2a00      	cmp	r2, #0
  4093e0:	d0fa      	beq.n	4093d8 <__mdiff+0xa8>
  4093e2:	6107      	str	r7, [r0, #16]
  4093e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4093e8:	462b      	mov	r3, r5
  4093ea:	f04f 0901 	mov.w	r9, #1
  4093ee:	4635      	mov	r5, r6
  4093f0:	461e      	mov	r6, r3
  4093f2:	e7ab      	b.n	40934c <__mdiff+0x1c>
  4093f4:	4620      	mov	r0, r4
  4093f6:	4639      	mov	r1, r7
  4093f8:	f7ff fd0e 	bl	408e18 <_Balloc>
  4093fc:	2301      	movs	r3, #1
  4093fe:	6147      	str	r7, [r0, #20]
  409400:	6103      	str	r3, [r0, #16]
  409402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409406:	bf00      	nop

00409408 <__ulp>:
  409408:	4b0e      	ldr	r3, [pc, #56]	; (409444 <__ulp+0x3c>)
  40940a:	400b      	ands	r3, r1
  40940c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  409410:	2b00      	cmp	r3, #0
  409412:	dd02      	ble.n	40941a <__ulp+0x12>
  409414:	4619      	mov	r1, r3
  409416:	2000      	movs	r0, #0
  409418:	4770      	bx	lr
  40941a:	425b      	negs	r3, r3
  40941c:	151b      	asrs	r3, r3, #20
  40941e:	2b13      	cmp	r3, #19
  409420:	dd0a      	ble.n	409438 <__ulp+0x30>
  409422:	2b32      	cmp	r3, #50	; 0x32
  409424:	bfdd      	ittte	le
  409426:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  40942a:	2201      	movle	r2, #1
  40942c:	fa02 f303 	lslle.w	r3, r2, r3
  409430:	2301      	movgt	r3, #1
  409432:	2100      	movs	r1, #0
  409434:	4618      	mov	r0, r3
  409436:	4770      	bx	lr
  409438:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40943c:	fa42 f103 	asr.w	r1, r2, r3
  409440:	2000      	movs	r0, #0
  409442:	4770      	bx	lr
  409444:	7ff00000 	.word	0x7ff00000

00409448 <__b2d>:
  409448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40944a:	6904      	ldr	r4, [r0, #16]
  40944c:	f100 0614 	add.w	r6, r0, #20
  409450:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  409454:	f854 5c04 	ldr.w	r5, [r4, #-4]
  409458:	460f      	mov	r7, r1
  40945a:	4628      	mov	r0, r5
  40945c:	f7ff fda2 	bl	408fa4 <__hi0bits>
  409460:	f1c0 0320 	rsb	r3, r0, #32
  409464:	280a      	cmp	r0, #10
  409466:	603b      	str	r3, [r7, #0]
  409468:	f1a4 0104 	sub.w	r1, r4, #4
  40946c:	dc19      	bgt.n	4094a2 <__b2d+0x5a>
  40946e:	428e      	cmp	r6, r1
  409470:	f1c0 070b 	rsb	r7, r0, #11
  409474:	bf38      	it	cc
  409476:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  40947a:	fa25 fc07 	lsr.w	ip, r5, r7
  40947e:	f100 0015 	add.w	r0, r0, #21
  409482:	bf38      	it	cc
  409484:	fa21 f707 	lsrcc.w	r7, r1, r7
  409488:	fa05 f500 	lsl.w	r5, r5, r0
  40948c:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  409490:	bf28      	it	cs
  409492:	2700      	movcs	r7, #0
  409494:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  409498:	ea47 0205 	orr.w	r2, r7, r5
  40949c:	4610      	mov	r0, r2
  40949e:	4619      	mov	r1, r3
  4094a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094a2:	428e      	cmp	r6, r1
  4094a4:	bf36      	itet	cc
  4094a6:	f1a4 0108 	subcc.w	r1, r4, #8
  4094aa:	2400      	movcs	r4, #0
  4094ac:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  4094b0:	f1b0 070b 	subs.w	r7, r0, #11
  4094b4:	d01b      	beq.n	4094ee <__b2d+0xa6>
  4094b6:	42b1      	cmp	r1, r6
  4094b8:	bf88      	it	hi
  4094ba:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  4094be:	fa05 f507 	lsl.w	r5, r5, r7
  4094c2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4094c6:	fa24 fc00 	lsr.w	ip, r4, r0
  4094ca:	bf88      	it	hi
  4094cc:	fa21 f000 	lsrhi.w	r0, r1, r0
  4094d0:	fa04 f407 	lsl.w	r4, r4, r7
  4094d4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  4094d8:	bf98      	it	ls
  4094da:	2000      	movls	r0, #0
  4094dc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  4094e0:	ea45 030c 	orr.w	r3, r5, ip
  4094e4:	ea40 0204 	orr.w	r2, r0, r4
  4094e8:	4610      	mov	r0, r2
  4094ea:	4619      	mov	r1, r3
  4094ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094ee:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  4094f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4094f6:	4622      	mov	r2, r4
  4094f8:	4610      	mov	r0, r2
  4094fa:	4619      	mov	r1, r3
  4094fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094fe:	bf00      	nop

00409500 <__d2b>:
  409500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409504:	2101      	movs	r1, #1
  409506:	b083      	sub	sp, #12
  409508:	461d      	mov	r5, r3
  40950a:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40950e:	4614      	mov	r4, r2
  409510:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409512:	f7ff fc81 	bl	408e18 <_Balloc>
  409516:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40951a:	4680      	mov	r8, r0
  40951c:	b10e      	cbz	r6, 409522 <__d2b+0x22>
  40951e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409522:	9301      	str	r3, [sp, #4]
  409524:	b324      	cbz	r4, 409570 <__d2b+0x70>
  409526:	a802      	add	r0, sp, #8
  409528:	f840 4d08 	str.w	r4, [r0, #-8]!
  40952c:	4668      	mov	r0, sp
  40952e:	f7ff fd59 	bl	408fe4 <__lo0bits>
  409532:	2800      	cmp	r0, #0
  409534:	d135      	bne.n	4095a2 <__d2b+0xa2>
  409536:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40953a:	f8c8 2014 	str.w	r2, [r8, #20]
  40953e:	2b00      	cmp	r3, #0
  409540:	bf0c      	ite	eq
  409542:	2401      	moveq	r4, #1
  409544:	2402      	movne	r4, #2
  409546:	f8c8 3018 	str.w	r3, [r8, #24]
  40954a:	f8c8 4010 	str.w	r4, [r8, #16]
  40954e:	b9de      	cbnz	r6, 409588 <__d2b+0x88>
  409550:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  409554:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409558:	6038      	str	r0, [r7, #0]
  40955a:	6918      	ldr	r0, [r3, #16]
  40955c:	f7ff fd22 	bl	408fa4 <__hi0bits>
  409560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409562:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409566:	6018      	str	r0, [r3, #0]
  409568:	4640      	mov	r0, r8
  40956a:	b003      	add	sp, #12
  40956c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409570:	a801      	add	r0, sp, #4
  409572:	f7ff fd37 	bl	408fe4 <__lo0bits>
  409576:	9b01      	ldr	r3, [sp, #4]
  409578:	2401      	movs	r4, #1
  40957a:	3020      	adds	r0, #32
  40957c:	f8c8 3014 	str.w	r3, [r8, #20]
  409580:	f8c8 4010 	str.w	r4, [r8, #16]
  409584:	2e00      	cmp	r6, #0
  409586:	d0e3      	beq.n	409550 <__d2b+0x50>
  409588:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40958c:	eb09 0300 	add.w	r3, r9, r0
  409590:	603b      	str	r3, [r7, #0]
  409592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409594:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409598:	6018      	str	r0, [r3, #0]
  40959a:	4640      	mov	r0, r8
  40959c:	b003      	add	sp, #12
  40959e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4095a2:	9b01      	ldr	r3, [sp, #4]
  4095a4:	f1c0 0120 	rsb	r1, r0, #32
  4095a8:	fa03 f101 	lsl.w	r1, r3, r1
  4095ac:	40c3      	lsrs	r3, r0
  4095ae:	9a00      	ldr	r2, [sp, #0]
  4095b0:	9301      	str	r3, [sp, #4]
  4095b2:	430a      	orrs	r2, r1
  4095b4:	f8c8 2014 	str.w	r2, [r8, #20]
  4095b8:	e7c1      	b.n	40953e <__d2b+0x3e>
  4095ba:	bf00      	nop

004095bc <__ratio>:
  4095bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4095be:	b083      	sub	sp, #12
  4095c0:	460e      	mov	r6, r1
  4095c2:	4669      	mov	r1, sp
  4095c4:	4607      	mov	r7, r0
  4095c6:	f7ff ff3f 	bl	409448 <__b2d>
  4095ca:	4604      	mov	r4, r0
  4095cc:	460d      	mov	r5, r1
  4095ce:	4630      	mov	r0, r6
  4095d0:	a901      	add	r1, sp, #4
  4095d2:	f7ff ff39 	bl	409448 <__b2d>
  4095d6:	693f      	ldr	r7, [r7, #16]
  4095d8:	6936      	ldr	r6, [r6, #16]
  4095da:	4602      	mov	r2, r0
  4095dc:	460b      	mov	r3, r1
  4095de:	ebc6 0e07 	rsb	lr, r6, r7
  4095e2:	e89d 0003 	ldmia.w	sp, {r0, r1}
  4095e6:	1a41      	subs	r1, r0, r1
  4095e8:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  4095ec:	f1be 0f00 	cmp.w	lr, #0
  4095f0:	dd08      	ble.n	409604 <__ratio+0x48>
  4095f2:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  4095f6:	460d      	mov	r5, r1
  4095f8:	4620      	mov	r0, r4
  4095fa:	4629      	mov	r1, r5
  4095fc:	f7f9 f902 	bl	402804 <__aeabi_ddiv>
  409600:	b003      	add	sp, #12
  409602:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409604:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  409608:	463b      	mov	r3, r7
  40960a:	e7f5      	b.n	4095f8 <__ratio+0x3c>

0040960c <__copybits>:
  40960c:	b470      	push	{r4, r5, r6}
  40960e:	6915      	ldr	r5, [r2, #16]
  409610:	f102 0314 	add.w	r3, r2, #20
  409614:	3901      	subs	r1, #1
  409616:	114e      	asrs	r6, r1, #5
  409618:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  40961c:	3601      	adds	r6, #1
  40961e:	42ab      	cmp	r3, r5
  409620:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  409624:	d20c      	bcs.n	409640 <__copybits+0x34>
  409626:	4601      	mov	r1, r0
  409628:	f853 4b04 	ldr.w	r4, [r3], #4
  40962c:	429d      	cmp	r5, r3
  40962e:	f841 4b04 	str.w	r4, [r1], #4
  409632:	d8f9      	bhi.n	409628 <__copybits+0x1c>
  409634:	1aab      	subs	r3, r5, r2
  409636:	3b15      	subs	r3, #21
  409638:	f023 0303 	bic.w	r3, r3, #3
  40963c:	3304      	adds	r3, #4
  40963e:	4418      	add	r0, r3
  409640:	4286      	cmp	r6, r0
  409642:	d904      	bls.n	40964e <__copybits+0x42>
  409644:	2300      	movs	r3, #0
  409646:	f840 3b04 	str.w	r3, [r0], #4
  40964a:	4286      	cmp	r6, r0
  40964c:	d8fb      	bhi.n	409646 <__copybits+0x3a>
  40964e:	bc70      	pop	{r4, r5, r6}
  409650:	4770      	bx	lr
  409652:	bf00      	nop

00409654 <__any_on>:
  409654:	6903      	ldr	r3, [r0, #16]
  409656:	114a      	asrs	r2, r1, #5
  409658:	4293      	cmp	r3, r2
  40965a:	b410      	push	{r4}
  40965c:	f100 0414 	add.w	r4, r0, #20
  409660:	da10      	bge.n	409684 <__any_on+0x30>
  409662:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  409666:	429c      	cmp	r4, r3
  409668:	d221      	bcs.n	4096ae <__any_on+0x5a>
  40966a:	f853 0c04 	ldr.w	r0, [r3, #-4]
  40966e:	3b04      	subs	r3, #4
  409670:	b118      	cbz	r0, 40967a <__any_on+0x26>
  409672:	e015      	b.n	4096a0 <__any_on+0x4c>
  409674:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409678:	b992      	cbnz	r2, 4096a0 <__any_on+0x4c>
  40967a:	429c      	cmp	r4, r3
  40967c:	d3fa      	bcc.n	409674 <__any_on+0x20>
  40967e:	f85d 4b04 	ldr.w	r4, [sp], #4
  409682:	4770      	bx	lr
  409684:	dd10      	ble.n	4096a8 <__any_on+0x54>
  409686:	f011 011f 	ands.w	r1, r1, #31
  40968a:	d00d      	beq.n	4096a8 <__any_on+0x54>
  40968c:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  409690:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409694:	fa20 f201 	lsr.w	r2, r0, r1
  409698:	fa02 f101 	lsl.w	r1, r2, r1
  40969c:	4281      	cmp	r1, r0
  40969e:	d0e2      	beq.n	409666 <__any_on+0x12>
  4096a0:	2001      	movs	r0, #1
  4096a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4096a6:	4770      	bx	lr
  4096a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4096ac:	e7db      	b.n	409666 <__any_on+0x12>
  4096ae:	2000      	movs	r0, #0
  4096b0:	e7e5      	b.n	40967e <__any_on+0x2a>
  4096b2:	bf00      	nop

004096b4 <_realloc_r>:
  4096b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4096b8:	460c      	mov	r4, r1
  4096ba:	b083      	sub	sp, #12
  4096bc:	4690      	mov	r8, r2
  4096be:	4681      	mov	r9, r0
  4096c0:	2900      	cmp	r1, #0
  4096c2:	f000 80ba 	beq.w	40983a <_realloc_r+0x186>
  4096c6:	f7ff fba3 	bl	408e10 <__malloc_lock>
  4096ca:	f108 060b 	add.w	r6, r8, #11
  4096ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4096d2:	2e16      	cmp	r6, #22
  4096d4:	f023 0503 	bic.w	r5, r3, #3
  4096d8:	f1a4 0708 	sub.w	r7, r4, #8
  4096dc:	d84b      	bhi.n	409776 <_realloc_r+0xc2>
  4096de:	2110      	movs	r1, #16
  4096e0:	460e      	mov	r6, r1
  4096e2:	45b0      	cmp	r8, r6
  4096e4:	d84c      	bhi.n	409780 <_realloc_r+0xcc>
  4096e6:	428d      	cmp	r5, r1
  4096e8:	da51      	bge.n	40978e <_realloc_r+0xda>
  4096ea:	f8df b384 	ldr.w	fp, [pc, #900]	; 409a70 <_realloc_r+0x3bc>
  4096ee:	1978      	adds	r0, r7, r5
  4096f0:	f8db e008 	ldr.w	lr, [fp, #8]
  4096f4:	4586      	cmp	lr, r0
  4096f6:	f000 80a6 	beq.w	409846 <_realloc_r+0x192>
  4096fa:	6842      	ldr	r2, [r0, #4]
  4096fc:	f022 0c01 	bic.w	ip, r2, #1
  409700:	4484      	add	ip, r0
  409702:	f8dc c004 	ldr.w	ip, [ip, #4]
  409706:	f01c 0f01 	tst.w	ip, #1
  40970a:	d054      	beq.n	4097b6 <_realloc_r+0x102>
  40970c:	2200      	movs	r2, #0
  40970e:	4610      	mov	r0, r2
  409710:	07db      	lsls	r3, r3, #31
  409712:	d46f      	bmi.n	4097f4 <_realloc_r+0x140>
  409714:	f854 3c08 	ldr.w	r3, [r4, #-8]
  409718:	ebc3 0a07 	rsb	sl, r3, r7
  40971c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409720:	f023 0303 	bic.w	r3, r3, #3
  409724:	442b      	add	r3, r5
  409726:	2800      	cmp	r0, #0
  409728:	d062      	beq.n	4097f0 <_realloc_r+0x13c>
  40972a:	4570      	cmp	r0, lr
  40972c:	f000 80e9 	beq.w	409902 <_realloc_r+0x24e>
  409730:	eb02 0e03 	add.w	lr, r2, r3
  409734:	458e      	cmp	lr, r1
  409736:	db5b      	blt.n	4097f0 <_realloc_r+0x13c>
  409738:	68c3      	ldr	r3, [r0, #12]
  40973a:	6882      	ldr	r2, [r0, #8]
  40973c:	46d0      	mov	r8, sl
  40973e:	60d3      	str	r3, [r2, #12]
  409740:	609a      	str	r2, [r3, #8]
  409742:	f858 1f08 	ldr.w	r1, [r8, #8]!
  409746:	f8da 300c 	ldr.w	r3, [sl, #12]
  40974a:	1f2a      	subs	r2, r5, #4
  40974c:	2a24      	cmp	r2, #36	; 0x24
  40974e:	60cb      	str	r3, [r1, #12]
  409750:	6099      	str	r1, [r3, #8]
  409752:	f200 8123 	bhi.w	40999c <_realloc_r+0x2e8>
  409756:	2a13      	cmp	r2, #19
  409758:	f240 80b0 	bls.w	4098bc <_realloc_r+0x208>
  40975c:	6823      	ldr	r3, [r4, #0]
  40975e:	2a1b      	cmp	r2, #27
  409760:	f8ca 3008 	str.w	r3, [sl, #8]
  409764:	6863      	ldr	r3, [r4, #4]
  409766:	f8ca 300c 	str.w	r3, [sl, #12]
  40976a:	f200 812b 	bhi.w	4099c4 <_realloc_r+0x310>
  40976e:	3408      	adds	r4, #8
  409770:	f10a 0310 	add.w	r3, sl, #16
  409774:	e0a3      	b.n	4098be <_realloc_r+0x20a>
  409776:	f026 0607 	bic.w	r6, r6, #7
  40977a:	2e00      	cmp	r6, #0
  40977c:	4631      	mov	r1, r6
  40977e:	dab0      	bge.n	4096e2 <_realloc_r+0x2e>
  409780:	230c      	movs	r3, #12
  409782:	2000      	movs	r0, #0
  409784:	f8c9 3000 	str.w	r3, [r9]
  409788:	b003      	add	sp, #12
  40978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40978e:	46a0      	mov	r8, r4
  409790:	1baa      	subs	r2, r5, r6
  409792:	2a0f      	cmp	r2, #15
  409794:	f003 0301 	and.w	r3, r3, #1
  409798:	d81a      	bhi.n	4097d0 <_realloc_r+0x11c>
  40979a:	432b      	orrs	r3, r5
  40979c:	607b      	str	r3, [r7, #4]
  40979e:	443d      	add	r5, r7
  4097a0:	686b      	ldr	r3, [r5, #4]
  4097a2:	f043 0301 	orr.w	r3, r3, #1
  4097a6:	606b      	str	r3, [r5, #4]
  4097a8:	4648      	mov	r0, r9
  4097aa:	f7ff fb33 	bl	408e14 <__malloc_unlock>
  4097ae:	4640      	mov	r0, r8
  4097b0:	b003      	add	sp, #12
  4097b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097b6:	f022 0203 	bic.w	r2, r2, #3
  4097ba:	eb02 0c05 	add.w	ip, r2, r5
  4097be:	458c      	cmp	ip, r1
  4097c0:	dba6      	blt.n	409710 <_realloc_r+0x5c>
  4097c2:	68c2      	ldr	r2, [r0, #12]
  4097c4:	6881      	ldr	r1, [r0, #8]
  4097c6:	46a0      	mov	r8, r4
  4097c8:	60ca      	str	r2, [r1, #12]
  4097ca:	4665      	mov	r5, ip
  4097cc:	6091      	str	r1, [r2, #8]
  4097ce:	e7df      	b.n	409790 <_realloc_r+0xdc>
  4097d0:	19b9      	adds	r1, r7, r6
  4097d2:	4333      	orrs	r3, r6
  4097d4:	f042 0001 	orr.w	r0, r2, #1
  4097d8:	607b      	str	r3, [r7, #4]
  4097da:	440a      	add	r2, r1
  4097dc:	6048      	str	r0, [r1, #4]
  4097de:	6853      	ldr	r3, [r2, #4]
  4097e0:	3108      	adds	r1, #8
  4097e2:	f043 0301 	orr.w	r3, r3, #1
  4097e6:	6053      	str	r3, [r2, #4]
  4097e8:	4648      	mov	r0, r9
  4097ea:	f7fe f89d 	bl	407928 <_free_r>
  4097ee:	e7db      	b.n	4097a8 <_realloc_r+0xf4>
  4097f0:	428b      	cmp	r3, r1
  4097f2:	da33      	bge.n	40985c <_realloc_r+0x1a8>
  4097f4:	4641      	mov	r1, r8
  4097f6:	4648      	mov	r0, r9
  4097f8:	f7fe ff48 	bl	40868c <_malloc_r>
  4097fc:	4680      	mov	r8, r0
  4097fe:	2800      	cmp	r0, #0
  409800:	d0d2      	beq.n	4097a8 <_realloc_r+0xf4>
  409802:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409806:	f1a0 0108 	sub.w	r1, r0, #8
  40980a:	f023 0201 	bic.w	r2, r3, #1
  40980e:	443a      	add	r2, r7
  409810:	4291      	cmp	r1, r2
  409812:	f000 80bc 	beq.w	40998e <_realloc_r+0x2da>
  409816:	1f2a      	subs	r2, r5, #4
  409818:	2a24      	cmp	r2, #36	; 0x24
  40981a:	d86e      	bhi.n	4098fa <_realloc_r+0x246>
  40981c:	2a13      	cmp	r2, #19
  40981e:	d842      	bhi.n	4098a6 <_realloc_r+0x1f2>
  409820:	4603      	mov	r3, r0
  409822:	4622      	mov	r2, r4
  409824:	6811      	ldr	r1, [r2, #0]
  409826:	6019      	str	r1, [r3, #0]
  409828:	6851      	ldr	r1, [r2, #4]
  40982a:	6059      	str	r1, [r3, #4]
  40982c:	6892      	ldr	r2, [r2, #8]
  40982e:	609a      	str	r2, [r3, #8]
  409830:	4621      	mov	r1, r4
  409832:	4648      	mov	r0, r9
  409834:	f7fe f878 	bl	407928 <_free_r>
  409838:	e7b6      	b.n	4097a8 <_realloc_r+0xf4>
  40983a:	4611      	mov	r1, r2
  40983c:	b003      	add	sp, #12
  40983e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409842:	f7fe bf23 	b.w	40868c <_malloc_r>
  409846:	f8de 2004 	ldr.w	r2, [lr, #4]
  40984a:	f106 0c10 	add.w	ip, r6, #16
  40984e:	f022 0203 	bic.w	r2, r2, #3
  409852:	1950      	adds	r0, r2, r5
  409854:	4560      	cmp	r0, ip
  409856:	da3d      	bge.n	4098d4 <_realloc_r+0x220>
  409858:	4670      	mov	r0, lr
  40985a:	e759      	b.n	409710 <_realloc_r+0x5c>
  40985c:	46d0      	mov	r8, sl
  40985e:	f858 0f08 	ldr.w	r0, [r8, #8]!
  409862:	f8da 100c 	ldr.w	r1, [sl, #12]
  409866:	1f2a      	subs	r2, r5, #4
  409868:	2a24      	cmp	r2, #36	; 0x24
  40986a:	60c1      	str	r1, [r0, #12]
  40986c:	6088      	str	r0, [r1, #8]
  40986e:	f200 80a0 	bhi.w	4099b2 <_realloc_r+0x2fe>
  409872:	2a13      	cmp	r2, #19
  409874:	f240 809b 	bls.w	4099ae <_realloc_r+0x2fa>
  409878:	6821      	ldr	r1, [r4, #0]
  40987a:	2a1b      	cmp	r2, #27
  40987c:	f8ca 1008 	str.w	r1, [sl, #8]
  409880:	6861      	ldr	r1, [r4, #4]
  409882:	f8ca 100c 	str.w	r1, [sl, #12]
  409886:	f200 80b2 	bhi.w	4099ee <_realloc_r+0x33a>
  40988a:	3408      	adds	r4, #8
  40988c:	f10a 0210 	add.w	r2, sl, #16
  409890:	6821      	ldr	r1, [r4, #0]
  409892:	461d      	mov	r5, r3
  409894:	6011      	str	r1, [r2, #0]
  409896:	6861      	ldr	r1, [r4, #4]
  409898:	4657      	mov	r7, sl
  40989a:	6051      	str	r1, [r2, #4]
  40989c:	68a3      	ldr	r3, [r4, #8]
  40989e:	6093      	str	r3, [r2, #8]
  4098a0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4098a4:	e774      	b.n	409790 <_realloc_r+0xdc>
  4098a6:	6823      	ldr	r3, [r4, #0]
  4098a8:	2a1b      	cmp	r2, #27
  4098aa:	6003      	str	r3, [r0, #0]
  4098ac:	6863      	ldr	r3, [r4, #4]
  4098ae:	6043      	str	r3, [r0, #4]
  4098b0:	d862      	bhi.n	409978 <_realloc_r+0x2c4>
  4098b2:	f100 0308 	add.w	r3, r0, #8
  4098b6:	f104 0208 	add.w	r2, r4, #8
  4098ba:	e7b3      	b.n	409824 <_realloc_r+0x170>
  4098bc:	4643      	mov	r3, r8
  4098be:	6822      	ldr	r2, [r4, #0]
  4098c0:	4675      	mov	r5, lr
  4098c2:	601a      	str	r2, [r3, #0]
  4098c4:	6862      	ldr	r2, [r4, #4]
  4098c6:	4657      	mov	r7, sl
  4098c8:	605a      	str	r2, [r3, #4]
  4098ca:	68a2      	ldr	r2, [r4, #8]
  4098cc:	609a      	str	r2, [r3, #8]
  4098ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4098d2:	e75d      	b.n	409790 <_realloc_r+0xdc>
  4098d4:	1b83      	subs	r3, r0, r6
  4098d6:	4437      	add	r7, r6
  4098d8:	f043 0301 	orr.w	r3, r3, #1
  4098dc:	f8cb 7008 	str.w	r7, [fp, #8]
  4098e0:	607b      	str	r3, [r7, #4]
  4098e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4098e6:	4648      	mov	r0, r9
  4098e8:	f003 0301 	and.w	r3, r3, #1
  4098ec:	431e      	orrs	r6, r3
  4098ee:	f844 6c04 	str.w	r6, [r4, #-4]
  4098f2:	f7ff fa8f 	bl	408e14 <__malloc_unlock>
  4098f6:	4620      	mov	r0, r4
  4098f8:	e75a      	b.n	4097b0 <_realloc_r+0xfc>
  4098fa:	4621      	mov	r1, r4
  4098fc:	f7ff fa22 	bl	408d44 <memmove>
  409900:	e796      	b.n	409830 <_realloc_r+0x17c>
  409902:	eb02 0c03 	add.w	ip, r2, r3
  409906:	f106 0210 	add.w	r2, r6, #16
  40990a:	4594      	cmp	ip, r2
  40990c:	f6ff af70 	blt.w	4097f0 <_realloc_r+0x13c>
  409910:	4657      	mov	r7, sl
  409912:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409916:	f8da 300c 	ldr.w	r3, [sl, #12]
  40991a:	1f2a      	subs	r2, r5, #4
  40991c:	2a24      	cmp	r2, #36	; 0x24
  40991e:	60cb      	str	r3, [r1, #12]
  409920:	6099      	str	r1, [r3, #8]
  409922:	f200 8086 	bhi.w	409a32 <_realloc_r+0x37e>
  409926:	2a13      	cmp	r2, #19
  409928:	d977      	bls.n	409a1a <_realloc_r+0x366>
  40992a:	6823      	ldr	r3, [r4, #0]
  40992c:	2a1b      	cmp	r2, #27
  40992e:	f8ca 3008 	str.w	r3, [sl, #8]
  409932:	6863      	ldr	r3, [r4, #4]
  409934:	f8ca 300c 	str.w	r3, [sl, #12]
  409938:	f200 8084 	bhi.w	409a44 <_realloc_r+0x390>
  40993c:	3408      	adds	r4, #8
  40993e:	f10a 0310 	add.w	r3, sl, #16
  409942:	6822      	ldr	r2, [r4, #0]
  409944:	601a      	str	r2, [r3, #0]
  409946:	6862      	ldr	r2, [r4, #4]
  409948:	605a      	str	r2, [r3, #4]
  40994a:	68a2      	ldr	r2, [r4, #8]
  40994c:	609a      	str	r2, [r3, #8]
  40994e:	ebc6 020c 	rsb	r2, r6, ip
  409952:	eb0a 0306 	add.w	r3, sl, r6
  409956:	f042 0201 	orr.w	r2, r2, #1
  40995a:	f8cb 3008 	str.w	r3, [fp, #8]
  40995e:	605a      	str	r2, [r3, #4]
  409960:	f8da 3004 	ldr.w	r3, [sl, #4]
  409964:	4648      	mov	r0, r9
  409966:	f003 0301 	and.w	r3, r3, #1
  40996a:	431e      	orrs	r6, r3
  40996c:	f8ca 6004 	str.w	r6, [sl, #4]
  409970:	f7ff fa50 	bl	408e14 <__malloc_unlock>
  409974:	4638      	mov	r0, r7
  409976:	e71b      	b.n	4097b0 <_realloc_r+0xfc>
  409978:	68a3      	ldr	r3, [r4, #8]
  40997a:	2a24      	cmp	r2, #36	; 0x24
  40997c:	6083      	str	r3, [r0, #8]
  40997e:	68e3      	ldr	r3, [r4, #12]
  409980:	60c3      	str	r3, [r0, #12]
  409982:	d02b      	beq.n	4099dc <_realloc_r+0x328>
  409984:	f100 0310 	add.w	r3, r0, #16
  409988:	f104 0210 	add.w	r2, r4, #16
  40998c:	e74a      	b.n	409824 <_realloc_r+0x170>
  40998e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409992:	46a0      	mov	r8, r4
  409994:	f022 0203 	bic.w	r2, r2, #3
  409998:	4415      	add	r5, r2
  40999a:	e6f9      	b.n	409790 <_realloc_r+0xdc>
  40999c:	4621      	mov	r1, r4
  40999e:	4640      	mov	r0, r8
  4099a0:	4675      	mov	r5, lr
  4099a2:	4657      	mov	r7, sl
  4099a4:	f7ff f9ce 	bl	408d44 <memmove>
  4099a8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4099ac:	e6f0      	b.n	409790 <_realloc_r+0xdc>
  4099ae:	4642      	mov	r2, r8
  4099b0:	e76e      	b.n	409890 <_realloc_r+0x1dc>
  4099b2:	4621      	mov	r1, r4
  4099b4:	4640      	mov	r0, r8
  4099b6:	461d      	mov	r5, r3
  4099b8:	4657      	mov	r7, sl
  4099ba:	f7ff f9c3 	bl	408d44 <memmove>
  4099be:	f8da 3004 	ldr.w	r3, [sl, #4]
  4099c2:	e6e5      	b.n	409790 <_realloc_r+0xdc>
  4099c4:	68a3      	ldr	r3, [r4, #8]
  4099c6:	2a24      	cmp	r2, #36	; 0x24
  4099c8:	f8ca 3010 	str.w	r3, [sl, #16]
  4099cc:	68e3      	ldr	r3, [r4, #12]
  4099ce:	f8ca 3014 	str.w	r3, [sl, #20]
  4099d2:	d018      	beq.n	409a06 <_realloc_r+0x352>
  4099d4:	3410      	adds	r4, #16
  4099d6:	f10a 0318 	add.w	r3, sl, #24
  4099da:	e770      	b.n	4098be <_realloc_r+0x20a>
  4099dc:	6922      	ldr	r2, [r4, #16]
  4099de:	f100 0318 	add.w	r3, r0, #24
  4099e2:	6102      	str	r2, [r0, #16]
  4099e4:	6961      	ldr	r1, [r4, #20]
  4099e6:	f104 0218 	add.w	r2, r4, #24
  4099ea:	6141      	str	r1, [r0, #20]
  4099ec:	e71a      	b.n	409824 <_realloc_r+0x170>
  4099ee:	68a1      	ldr	r1, [r4, #8]
  4099f0:	2a24      	cmp	r2, #36	; 0x24
  4099f2:	f8ca 1010 	str.w	r1, [sl, #16]
  4099f6:	68e1      	ldr	r1, [r4, #12]
  4099f8:	f8ca 1014 	str.w	r1, [sl, #20]
  4099fc:	d00f      	beq.n	409a1e <_realloc_r+0x36a>
  4099fe:	3410      	adds	r4, #16
  409a00:	f10a 0218 	add.w	r2, sl, #24
  409a04:	e744      	b.n	409890 <_realloc_r+0x1dc>
  409a06:	6922      	ldr	r2, [r4, #16]
  409a08:	f10a 0320 	add.w	r3, sl, #32
  409a0c:	f8ca 2018 	str.w	r2, [sl, #24]
  409a10:	6962      	ldr	r2, [r4, #20]
  409a12:	3418      	adds	r4, #24
  409a14:	f8ca 201c 	str.w	r2, [sl, #28]
  409a18:	e751      	b.n	4098be <_realloc_r+0x20a>
  409a1a:	463b      	mov	r3, r7
  409a1c:	e791      	b.n	409942 <_realloc_r+0x28e>
  409a1e:	6921      	ldr	r1, [r4, #16]
  409a20:	f10a 0220 	add.w	r2, sl, #32
  409a24:	f8ca 1018 	str.w	r1, [sl, #24]
  409a28:	6961      	ldr	r1, [r4, #20]
  409a2a:	3418      	adds	r4, #24
  409a2c:	f8ca 101c 	str.w	r1, [sl, #28]
  409a30:	e72e      	b.n	409890 <_realloc_r+0x1dc>
  409a32:	4621      	mov	r1, r4
  409a34:	4638      	mov	r0, r7
  409a36:	f8cd c004 	str.w	ip, [sp, #4]
  409a3a:	f7ff f983 	bl	408d44 <memmove>
  409a3e:	f8dd c004 	ldr.w	ip, [sp, #4]
  409a42:	e784      	b.n	40994e <_realloc_r+0x29a>
  409a44:	68a3      	ldr	r3, [r4, #8]
  409a46:	2a24      	cmp	r2, #36	; 0x24
  409a48:	f8ca 3010 	str.w	r3, [sl, #16]
  409a4c:	68e3      	ldr	r3, [r4, #12]
  409a4e:	f8ca 3014 	str.w	r3, [sl, #20]
  409a52:	d003      	beq.n	409a5c <_realloc_r+0x3a8>
  409a54:	3410      	adds	r4, #16
  409a56:	f10a 0318 	add.w	r3, sl, #24
  409a5a:	e772      	b.n	409942 <_realloc_r+0x28e>
  409a5c:	6922      	ldr	r2, [r4, #16]
  409a5e:	f10a 0320 	add.w	r3, sl, #32
  409a62:	f8ca 2018 	str.w	r2, [sl, #24]
  409a66:	6962      	ldr	r2, [r4, #20]
  409a68:	3418      	adds	r4, #24
  409a6a:	f8ca 201c 	str.w	r2, [sl, #28]
  409a6e:	e768      	b.n	409942 <_realloc_r+0x28e>
  409a70:	20000580 	.word	0x20000580

00409a74 <__fpclassifyd>:
  409a74:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  409a78:	b410      	push	{r4}
  409a7a:	d008      	beq.n	409a8e <__fpclassifyd+0x1a>
  409a7c:	4a0f      	ldr	r2, [pc, #60]	; (409abc <__fpclassifyd+0x48>)
  409a7e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  409a82:	4294      	cmp	r4, r2
  409a84:	d80a      	bhi.n	409a9c <__fpclassifyd+0x28>
  409a86:	2004      	movs	r0, #4
  409a88:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a8c:	4770      	bx	lr
  409a8e:	2800      	cmp	r0, #0
  409a90:	bf0c      	ite	eq
  409a92:	2002      	moveq	r0, #2
  409a94:	2003      	movne	r0, #3
  409a96:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a9a:	4770      	bx	lr
  409a9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  409aa0:	d201      	bcs.n	409aa6 <__fpclassifyd+0x32>
  409aa2:	2003      	movs	r0, #3
  409aa4:	e7f7      	b.n	409a96 <__fpclassifyd+0x22>
  409aa6:	4a06      	ldr	r2, [pc, #24]	; (409ac0 <__fpclassifyd+0x4c>)
  409aa8:	4293      	cmp	r3, r2
  409aaa:	d001      	beq.n	409ab0 <__fpclassifyd+0x3c>
  409aac:	2000      	movs	r0, #0
  409aae:	e7f2      	b.n	409a96 <__fpclassifyd+0x22>
  409ab0:	f1d0 0001 	rsbs	r0, r0, #1
  409ab4:	bf38      	it	cc
  409ab6:	2000      	movcc	r0, #0
  409ab8:	e7ed      	b.n	409a96 <__fpclassifyd+0x22>
  409aba:	bf00      	nop
  409abc:	7fdfffff 	.word	0x7fdfffff
  409ac0:	7ff00000 	.word	0x7ff00000

00409ac4 <_sbrk_r>:
  409ac4:	b538      	push	{r3, r4, r5, lr}
  409ac6:	4c07      	ldr	r4, [pc, #28]	; (409ae4 <_sbrk_r+0x20>)
  409ac8:	2300      	movs	r3, #0
  409aca:	4605      	mov	r5, r0
  409acc:	4608      	mov	r0, r1
  409ace:	6023      	str	r3, [r4, #0]
  409ad0:	f7f7 fe0c 	bl	4016ec <_sbrk>
  409ad4:	1c43      	adds	r3, r0, #1
  409ad6:	d000      	beq.n	409ada <_sbrk_r+0x16>
  409ad8:	bd38      	pop	{r3, r4, r5, pc}
  409ada:	6823      	ldr	r3, [r4, #0]
  409adc:	2b00      	cmp	r3, #0
  409ade:	d0fb      	beq.n	409ad8 <_sbrk_r+0x14>
  409ae0:	602b      	str	r3, [r5, #0]
  409ae2:	bd38      	pop	{r3, r4, r5, pc}
  409ae4:	20000c24 	.word	0x20000c24

00409ae8 <nanf>:
  409ae8:	4800      	ldr	r0, [pc, #0]	; (409aec <nanf+0x4>)
  409aea:	4770      	bx	lr
  409aec:	7fc00000 	.word	0x7fc00000

00409af0 <__sread>:
  409af0:	b510      	push	{r4, lr}
  409af2:	460c      	mov	r4, r1
  409af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409af8:	f000 fafc 	bl	40a0f4 <_read_r>
  409afc:	2800      	cmp	r0, #0
  409afe:	db03      	blt.n	409b08 <__sread+0x18>
  409b00:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409b02:	4403      	add	r3, r0
  409b04:	6523      	str	r3, [r4, #80]	; 0x50
  409b06:	bd10      	pop	{r4, pc}
  409b08:	89a3      	ldrh	r3, [r4, #12]
  409b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409b0e:	81a3      	strh	r3, [r4, #12]
  409b10:	bd10      	pop	{r4, pc}
  409b12:	bf00      	nop

00409b14 <__swrite>:
  409b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409b18:	460c      	mov	r4, r1
  409b1a:	8989      	ldrh	r1, [r1, #12]
  409b1c:	461d      	mov	r5, r3
  409b1e:	05cb      	lsls	r3, r1, #23
  409b20:	4616      	mov	r6, r2
  409b22:	4607      	mov	r7, r0
  409b24:	d506      	bpl.n	409b34 <__swrite+0x20>
  409b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409b2a:	2200      	movs	r2, #0
  409b2c:	2302      	movs	r3, #2
  409b2e:	f000 facd 	bl	40a0cc <_lseek_r>
  409b32:	89a1      	ldrh	r1, [r4, #12]
  409b34:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  409b38:	81a1      	strh	r1, [r4, #12]
  409b3a:	4638      	mov	r0, r7
  409b3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409b40:	4632      	mov	r2, r6
  409b42:	462b      	mov	r3, r5
  409b44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409b48:	f000 b9a8 	b.w	409e9c <_write_r>

00409b4c <__sseek>:
  409b4c:	b510      	push	{r4, lr}
  409b4e:	460c      	mov	r4, r1
  409b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b54:	f000 faba 	bl	40a0cc <_lseek_r>
  409b58:	89a3      	ldrh	r3, [r4, #12]
  409b5a:	1c42      	adds	r2, r0, #1
  409b5c:	bf0e      	itee	eq
  409b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409b66:	6520      	strne	r0, [r4, #80]	; 0x50
  409b68:	81a3      	strh	r3, [r4, #12]
  409b6a:	bd10      	pop	{r4, pc}

00409b6c <__sclose>:
  409b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b70:	f000 ba2c 	b.w	409fcc <_close_r>

00409b74 <strlen>:
  409b74:	f020 0103 	bic.w	r1, r0, #3
  409b78:	f010 0003 	ands.w	r0, r0, #3
  409b7c:	f1c0 0000 	rsb	r0, r0, #0
  409b80:	f851 3b04 	ldr.w	r3, [r1], #4
  409b84:	f100 0c04 	add.w	ip, r0, #4
  409b88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  409b8c:	f06f 0200 	mvn.w	r2, #0
  409b90:	bf1c      	itt	ne
  409b92:	fa22 f20c 	lsrne.w	r2, r2, ip
  409b96:	4313      	orrne	r3, r2
  409b98:	f04f 0c01 	mov.w	ip, #1
  409b9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  409ba0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  409ba4:	eba3 020c 	sub.w	r2, r3, ip
  409ba8:	ea22 0203 	bic.w	r2, r2, r3
  409bac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  409bb0:	bf04      	itt	eq
  409bb2:	f851 3b04 	ldreq.w	r3, [r1], #4
  409bb6:	3004      	addeq	r0, #4
  409bb8:	d0f4      	beq.n	409ba4 <strlen+0x30>
  409bba:	f013 0fff 	tst.w	r3, #255	; 0xff
  409bbe:	bf1f      	itttt	ne
  409bc0:	3001      	addne	r0, #1
  409bc2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  409bc6:	3001      	addne	r0, #1
  409bc8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  409bcc:	bf18      	it	ne
  409bce:	3001      	addne	r0, #1
  409bd0:	4770      	bx	lr
  409bd2:	bf00      	nop

00409bd4 <strncmp>:
  409bd4:	b430      	push	{r4, r5}
  409bd6:	2a00      	cmp	r2, #0
  409bd8:	d04a      	beq.n	409c70 <strncmp+0x9c>
  409bda:	ea40 0301 	orr.w	r3, r0, r1
  409bde:	f013 0303 	ands.w	r3, r3, #3
  409be2:	d12d      	bne.n	409c40 <strncmp+0x6c>
  409be4:	2a03      	cmp	r2, #3
  409be6:	d92b      	bls.n	409c40 <strncmp+0x6c>
  409be8:	6804      	ldr	r4, [r0, #0]
  409bea:	680d      	ldr	r5, [r1, #0]
  409bec:	42ac      	cmp	r4, r5
  409bee:	d127      	bne.n	409c40 <strncmp+0x6c>
  409bf0:	3a04      	subs	r2, #4
  409bf2:	d03d      	beq.n	409c70 <strncmp+0x9c>
  409bf4:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  409bf8:	ea25 0404 	bic.w	r4, r5, r4
  409bfc:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  409c00:	d13c      	bne.n	409c7c <strncmp+0xa8>
  409c02:	460c      	mov	r4, r1
  409c04:	4603      	mov	r3, r0
  409c06:	e00e      	b.n	409c26 <strncmp+0x52>
  409c08:	685b      	ldr	r3, [r3, #4]
  409c0a:	6864      	ldr	r4, [r4, #4]
  409c0c:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  409c10:	42a3      	cmp	r3, r4
  409c12:	ea25 0503 	bic.w	r5, r5, r3
  409c16:	d113      	bne.n	409c40 <strncmp+0x6c>
  409c18:	3a04      	subs	r2, #4
  409c1a:	d029      	beq.n	409c70 <strncmp+0x9c>
  409c1c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  409c20:	d129      	bne.n	409c76 <strncmp+0xa2>
  409c22:	4603      	mov	r3, r0
  409c24:	460c      	mov	r4, r1
  409c26:	2a03      	cmp	r2, #3
  409c28:	f100 0004 	add.w	r0, r0, #4
  409c2c:	f101 0104 	add.w	r1, r1, #4
  409c30:	d8ea      	bhi.n	409c08 <strncmp+0x34>
  409c32:	1e55      	subs	r5, r2, #1
  409c34:	b92a      	cbnz	r2, 409c42 <strncmp+0x6e>
  409c36:	7918      	ldrb	r0, [r3, #4]
  409c38:	7922      	ldrb	r2, [r4, #4]
  409c3a:	1a80      	subs	r0, r0, r2
  409c3c:	bc30      	pop	{r4, r5}
  409c3e:	4770      	bx	lr
  409c40:	1e55      	subs	r5, r2, #1
  409c42:	7803      	ldrb	r3, [r0, #0]
  409c44:	780a      	ldrb	r2, [r1, #0]
  409c46:	4293      	cmp	r3, r2
  409c48:	d11a      	bne.n	409c80 <strncmp+0xac>
  409c4a:	b1dd      	cbz	r5, 409c84 <strncmp+0xb0>
  409c4c:	b1b3      	cbz	r3, 409c7c <strncmp+0xa8>
  409c4e:	1c6c      	adds	r4, r5, #1
  409c50:	440c      	add	r4, r1
  409c52:	1c8b      	adds	r3, r1, #2
  409c54:	4601      	mov	r1, r0
  409c56:	e004      	b.n	409c62 <strncmp+0x8e>
  409c58:	42a3      	cmp	r3, r4
  409c5a:	d00c      	beq.n	409c76 <strncmp+0xa2>
  409c5c:	3301      	adds	r3, #1
  409c5e:	2800      	cmp	r0, #0
  409c60:	d0ec      	beq.n	409c3c <strncmp+0x68>
  409c62:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  409c66:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  409c6a:	4290      	cmp	r0, r2
  409c6c:	d0f4      	beq.n	409c58 <strncmp+0x84>
  409c6e:	e7e4      	b.n	409c3a <strncmp+0x66>
  409c70:	4610      	mov	r0, r2
  409c72:	bc30      	pop	{r4, r5}
  409c74:	4770      	bx	lr
  409c76:	2000      	movs	r0, #0
  409c78:	bc30      	pop	{r4, r5}
  409c7a:	4770      	bx	lr
  409c7c:	4618      	mov	r0, r3
  409c7e:	e7dd      	b.n	409c3c <strncmp+0x68>
  409c80:	4618      	mov	r0, r3
  409c82:	e7da      	b.n	409c3a <strncmp+0x66>
  409c84:	4628      	mov	r0, r5
  409c86:	e7d9      	b.n	409c3c <strncmp+0x68>

00409c88 <__ssprint_r>:
  409c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c8c:	6894      	ldr	r4, [r2, #8]
  409c8e:	b083      	sub	sp, #12
  409c90:	4692      	mov	sl, r2
  409c92:	4680      	mov	r8, r0
  409c94:	460d      	mov	r5, r1
  409c96:	6816      	ldr	r6, [r2, #0]
  409c98:	2c00      	cmp	r4, #0
  409c9a:	d06f      	beq.n	409d7c <__ssprint_r+0xf4>
  409c9c:	f04f 0b00 	mov.w	fp, #0
  409ca0:	6808      	ldr	r0, [r1, #0]
  409ca2:	688b      	ldr	r3, [r1, #8]
  409ca4:	465c      	mov	r4, fp
  409ca6:	2c00      	cmp	r4, #0
  409ca8:	d043      	beq.n	409d32 <__ssprint_r+0xaa>
  409caa:	429c      	cmp	r4, r3
  409cac:	461f      	mov	r7, r3
  409cae:	d345      	bcc.n	409d3c <__ssprint_r+0xb4>
  409cb0:	89ab      	ldrh	r3, [r5, #12]
  409cb2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409cb6:	d044      	beq.n	409d42 <__ssprint_r+0xba>
  409cb8:	696f      	ldr	r7, [r5, #20]
  409cba:	6929      	ldr	r1, [r5, #16]
  409cbc:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  409cc0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  409cc4:	ebc1 0900 	rsb	r9, r1, r0
  409cc8:	1c62      	adds	r2, r4, #1
  409cca:	107f      	asrs	r7, r7, #1
  409ccc:	444a      	add	r2, r9
  409cce:	4297      	cmp	r7, r2
  409cd0:	bf34      	ite	cc
  409cd2:	4617      	movcc	r7, r2
  409cd4:	463a      	movcs	r2, r7
  409cd6:	055b      	lsls	r3, r3, #21
  409cd8:	d535      	bpl.n	409d46 <__ssprint_r+0xbe>
  409cda:	4611      	mov	r1, r2
  409cdc:	4640      	mov	r0, r8
  409cde:	f7fe fcd5 	bl	40868c <_malloc_r>
  409ce2:	2800      	cmp	r0, #0
  409ce4:	d039      	beq.n	409d5a <__ssprint_r+0xd2>
  409ce6:	6929      	ldr	r1, [r5, #16]
  409ce8:	464a      	mov	r2, r9
  409cea:	9001      	str	r0, [sp, #4]
  409cec:	f7fe ffb4 	bl	408c58 <memcpy>
  409cf0:	89aa      	ldrh	r2, [r5, #12]
  409cf2:	9b01      	ldr	r3, [sp, #4]
  409cf4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409cf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409cfc:	81aa      	strh	r2, [r5, #12]
  409cfe:	ebc9 0207 	rsb	r2, r9, r7
  409d02:	eb03 0009 	add.w	r0, r3, r9
  409d06:	616f      	str	r7, [r5, #20]
  409d08:	612b      	str	r3, [r5, #16]
  409d0a:	6028      	str	r0, [r5, #0]
  409d0c:	60aa      	str	r2, [r5, #8]
  409d0e:	4627      	mov	r7, r4
  409d10:	46a1      	mov	r9, r4
  409d12:	464a      	mov	r2, r9
  409d14:	4659      	mov	r1, fp
  409d16:	f7ff f815 	bl	408d44 <memmove>
  409d1a:	f8da 2008 	ldr.w	r2, [sl, #8]
  409d1e:	68ab      	ldr	r3, [r5, #8]
  409d20:	6828      	ldr	r0, [r5, #0]
  409d22:	1bdb      	subs	r3, r3, r7
  409d24:	4448      	add	r0, r9
  409d26:	1b14      	subs	r4, r2, r4
  409d28:	60ab      	str	r3, [r5, #8]
  409d2a:	6028      	str	r0, [r5, #0]
  409d2c:	f8ca 4008 	str.w	r4, [sl, #8]
  409d30:	b324      	cbz	r4, 409d7c <__ssprint_r+0xf4>
  409d32:	f8d6 b000 	ldr.w	fp, [r6]
  409d36:	6874      	ldr	r4, [r6, #4]
  409d38:	3608      	adds	r6, #8
  409d3a:	e7b4      	b.n	409ca6 <__ssprint_r+0x1e>
  409d3c:	4627      	mov	r7, r4
  409d3e:	46a1      	mov	r9, r4
  409d40:	e7e7      	b.n	409d12 <__ssprint_r+0x8a>
  409d42:	46b9      	mov	r9, r7
  409d44:	e7e5      	b.n	409d12 <__ssprint_r+0x8a>
  409d46:	4640      	mov	r0, r8
  409d48:	f7ff fcb4 	bl	4096b4 <_realloc_r>
  409d4c:	4603      	mov	r3, r0
  409d4e:	2800      	cmp	r0, #0
  409d50:	d1d5      	bne.n	409cfe <__ssprint_r+0x76>
  409d52:	4640      	mov	r0, r8
  409d54:	6929      	ldr	r1, [r5, #16]
  409d56:	f7fd fde7 	bl	407928 <_free_r>
  409d5a:	89aa      	ldrh	r2, [r5, #12]
  409d5c:	230c      	movs	r3, #12
  409d5e:	f8c8 3000 	str.w	r3, [r8]
  409d62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  409d66:	2300      	movs	r3, #0
  409d68:	f04f 30ff 	mov.w	r0, #4294967295
  409d6c:	81aa      	strh	r2, [r5, #12]
  409d6e:	f8ca 3008 	str.w	r3, [sl, #8]
  409d72:	f8ca 3004 	str.w	r3, [sl, #4]
  409d76:	b003      	add	sp, #12
  409d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d7c:	4620      	mov	r0, r4
  409d7e:	f8ca 4004 	str.w	r4, [sl, #4]
  409d82:	b003      	add	sp, #12
  409d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409d88 <__swbuf_r>:
  409d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409d8a:	460d      	mov	r5, r1
  409d8c:	4614      	mov	r4, r2
  409d8e:	4607      	mov	r7, r0
  409d90:	b110      	cbz	r0, 409d98 <__swbuf_r+0x10>
  409d92:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409d94:	2b00      	cmp	r3, #0
  409d96:	d048      	beq.n	409e2a <__swbuf_r+0xa2>
  409d98:	89a2      	ldrh	r2, [r4, #12]
  409d9a:	69a0      	ldr	r0, [r4, #24]
  409d9c:	b293      	uxth	r3, r2
  409d9e:	60a0      	str	r0, [r4, #8]
  409da0:	0718      	lsls	r0, r3, #28
  409da2:	d538      	bpl.n	409e16 <__swbuf_r+0x8e>
  409da4:	6926      	ldr	r6, [r4, #16]
  409da6:	2e00      	cmp	r6, #0
  409da8:	d035      	beq.n	409e16 <__swbuf_r+0x8e>
  409daa:	0499      	lsls	r1, r3, #18
  409dac:	b2ed      	uxtb	r5, r5
  409dae:	d515      	bpl.n	409ddc <__swbuf_r+0x54>
  409db0:	6823      	ldr	r3, [r4, #0]
  409db2:	6962      	ldr	r2, [r4, #20]
  409db4:	1b9e      	subs	r6, r3, r6
  409db6:	4296      	cmp	r6, r2
  409db8:	da1c      	bge.n	409df4 <__swbuf_r+0x6c>
  409dba:	3601      	adds	r6, #1
  409dbc:	68a2      	ldr	r2, [r4, #8]
  409dbe:	1c59      	adds	r1, r3, #1
  409dc0:	3a01      	subs	r2, #1
  409dc2:	60a2      	str	r2, [r4, #8]
  409dc4:	6021      	str	r1, [r4, #0]
  409dc6:	701d      	strb	r5, [r3, #0]
  409dc8:	6963      	ldr	r3, [r4, #20]
  409dca:	42b3      	cmp	r3, r6
  409dcc:	d01a      	beq.n	409e04 <__swbuf_r+0x7c>
  409dce:	89a3      	ldrh	r3, [r4, #12]
  409dd0:	07db      	lsls	r3, r3, #31
  409dd2:	d501      	bpl.n	409dd8 <__swbuf_r+0x50>
  409dd4:	2d0a      	cmp	r5, #10
  409dd6:	d015      	beq.n	409e04 <__swbuf_r+0x7c>
  409dd8:	4628      	mov	r0, r5
  409dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409ddc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409dde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409de2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  409de6:	6663      	str	r3, [r4, #100]	; 0x64
  409de8:	6823      	ldr	r3, [r4, #0]
  409dea:	81a2      	strh	r2, [r4, #12]
  409dec:	6962      	ldr	r2, [r4, #20]
  409dee:	1b9e      	subs	r6, r3, r6
  409df0:	4296      	cmp	r6, r2
  409df2:	dbe2      	blt.n	409dba <__swbuf_r+0x32>
  409df4:	4638      	mov	r0, r7
  409df6:	4621      	mov	r1, r4
  409df8:	f7fd fc36 	bl	407668 <_fflush_r>
  409dfc:	b940      	cbnz	r0, 409e10 <__swbuf_r+0x88>
  409dfe:	6823      	ldr	r3, [r4, #0]
  409e00:	2601      	movs	r6, #1
  409e02:	e7db      	b.n	409dbc <__swbuf_r+0x34>
  409e04:	4638      	mov	r0, r7
  409e06:	4621      	mov	r1, r4
  409e08:	f7fd fc2e 	bl	407668 <_fflush_r>
  409e0c:	2800      	cmp	r0, #0
  409e0e:	d0e3      	beq.n	409dd8 <__swbuf_r+0x50>
  409e10:	f04f 30ff 	mov.w	r0, #4294967295
  409e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409e16:	4638      	mov	r0, r7
  409e18:	4621      	mov	r1, r4
  409e1a:	f7fc fb59 	bl	4064d0 <__swsetup_r>
  409e1e:	2800      	cmp	r0, #0
  409e20:	d1f6      	bne.n	409e10 <__swbuf_r+0x88>
  409e22:	89a2      	ldrh	r2, [r4, #12]
  409e24:	6926      	ldr	r6, [r4, #16]
  409e26:	b293      	uxth	r3, r2
  409e28:	e7bf      	b.n	409daa <__swbuf_r+0x22>
  409e2a:	f7fd fc39 	bl	4076a0 <__sinit>
  409e2e:	e7b3      	b.n	409d98 <__swbuf_r+0x10>

00409e30 <_wcrtomb_r>:
  409e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e34:	461e      	mov	r6, r3
  409e36:	b086      	sub	sp, #24
  409e38:	460c      	mov	r4, r1
  409e3a:	4605      	mov	r5, r0
  409e3c:	4617      	mov	r7, r2
  409e3e:	4b0f      	ldr	r3, [pc, #60]	; (409e7c <_wcrtomb_r+0x4c>)
  409e40:	b191      	cbz	r1, 409e68 <_wcrtomb_r+0x38>
  409e42:	f8d3 8000 	ldr.w	r8, [r3]
  409e46:	f7fe fb9b 	bl	408580 <__locale_charset>
  409e4a:	9600      	str	r6, [sp, #0]
  409e4c:	4603      	mov	r3, r0
  409e4e:	4621      	mov	r1, r4
  409e50:	463a      	mov	r2, r7
  409e52:	4628      	mov	r0, r5
  409e54:	47c0      	blx	r8
  409e56:	1c43      	adds	r3, r0, #1
  409e58:	d103      	bne.n	409e62 <_wcrtomb_r+0x32>
  409e5a:	2200      	movs	r2, #0
  409e5c:	238a      	movs	r3, #138	; 0x8a
  409e5e:	6032      	str	r2, [r6, #0]
  409e60:	602b      	str	r3, [r5, #0]
  409e62:	b006      	add	sp, #24
  409e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e68:	681f      	ldr	r7, [r3, #0]
  409e6a:	f7fe fb89 	bl	408580 <__locale_charset>
  409e6e:	9600      	str	r6, [sp, #0]
  409e70:	4603      	mov	r3, r0
  409e72:	4622      	mov	r2, r4
  409e74:	4628      	mov	r0, r5
  409e76:	a903      	add	r1, sp, #12
  409e78:	47b8      	blx	r7
  409e7a:	e7ec      	b.n	409e56 <_wcrtomb_r+0x26>
  409e7c:	20000990 	.word	0x20000990

00409e80 <__ascii_wctomb>:
  409e80:	b121      	cbz	r1, 409e8c <__ascii_wctomb+0xc>
  409e82:	2aff      	cmp	r2, #255	; 0xff
  409e84:	d804      	bhi.n	409e90 <__ascii_wctomb+0x10>
  409e86:	700a      	strb	r2, [r1, #0]
  409e88:	2001      	movs	r0, #1
  409e8a:	4770      	bx	lr
  409e8c:	4608      	mov	r0, r1
  409e8e:	4770      	bx	lr
  409e90:	238a      	movs	r3, #138	; 0x8a
  409e92:	6003      	str	r3, [r0, #0]
  409e94:	f04f 30ff 	mov.w	r0, #4294967295
  409e98:	4770      	bx	lr
  409e9a:	bf00      	nop

00409e9c <_write_r>:
  409e9c:	b570      	push	{r4, r5, r6, lr}
  409e9e:	4c08      	ldr	r4, [pc, #32]	; (409ec0 <_write_r+0x24>)
  409ea0:	4606      	mov	r6, r0
  409ea2:	2500      	movs	r5, #0
  409ea4:	4608      	mov	r0, r1
  409ea6:	4611      	mov	r1, r2
  409ea8:	461a      	mov	r2, r3
  409eaa:	6025      	str	r5, [r4, #0]
  409eac:	f7f6 ff76 	bl	400d9c <_write>
  409eb0:	1c43      	adds	r3, r0, #1
  409eb2:	d000      	beq.n	409eb6 <_write_r+0x1a>
  409eb4:	bd70      	pop	{r4, r5, r6, pc}
  409eb6:	6823      	ldr	r3, [r4, #0]
  409eb8:	2b00      	cmp	r3, #0
  409eba:	d0fb      	beq.n	409eb4 <_write_r+0x18>
  409ebc:	6033      	str	r3, [r6, #0]
  409ebe:	bd70      	pop	{r4, r5, r6, pc}
  409ec0:	20000c24 	.word	0x20000c24

00409ec4 <__register_exitproc>:
  409ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
  409ec6:	4c27      	ldr	r4, [pc, #156]	; (409f64 <__register_exitproc+0xa0>)
  409ec8:	b085      	sub	sp, #20
  409eca:	6826      	ldr	r6, [r4, #0]
  409ecc:	4607      	mov	r7, r0
  409ece:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  409ed2:	2c00      	cmp	r4, #0
  409ed4:	d040      	beq.n	409f58 <__register_exitproc+0x94>
  409ed6:	6865      	ldr	r5, [r4, #4]
  409ed8:	2d1f      	cmp	r5, #31
  409eda:	dd1e      	ble.n	409f1a <__register_exitproc+0x56>
  409edc:	4822      	ldr	r0, [pc, #136]	; (409f68 <__register_exitproc+0xa4>)
  409ede:	b918      	cbnz	r0, 409ee8 <__register_exitproc+0x24>
  409ee0:	f04f 30ff 	mov.w	r0, #4294967295
  409ee4:	b005      	add	sp, #20
  409ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409ee8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409eec:	9103      	str	r1, [sp, #12]
  409eee:	9202      	str	r2, [sp, #8]
  409ef0:	9301      	str	r3, [sp, #4]
  409ef2:	f7fe fbc3 	bl	40867c <malloc>
  409ef6:	9903      	ldr	r1, [sp, #12]
  409ef8:	4604      	mov	r4, r0
  409efa:	9a02      	ldr	r2, [sp, #8]
  409efc:	9b01      	ldr	r3, [sp, #4]
  409efe:	2800      	cmp	r0, #0
  409f00:	d0ee      	beq.n	409ee0 <__register_exitproc+0x1c>
  409f02:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  409f06:	2000      	movs	r0, #0
  409f08:	6025      	str	r5, [r4, #0]
  409f0a:	6060      	str	r0, [r4, #4]
  409f0c:	4605      	mov	r5, r0
  409f0e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  409f12:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  409f16:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  409f1a:	b93f      	cbnz	r7, 409f2c <__register_exitproc+0x68>
  409f1c:	1c6b      	adds	r3, r5, #1
  409f1e:	2000      	movs	r0, #0
  409f20:	3502      	adds	r5, #2
  409f22:	6063      	str	r3, [r4, #4]
  409f24:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  409f28:	b005      	add	sp, #20
  409f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409f2c:	2601      	movs	r6, #1
  409f2e:	40ae      	lsls	r6, r5
  409f30:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  409f34:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  409f38:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  409f3c:	2f02      	cmp	r7, #2
  409f3e:	ea42 0206 	orr.w	r2, r2, r6
  409f42:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  409f46:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  409f4a:	d1e7      	bne.n	409f1c <__register_exitproc+0x58>
  409f4c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  409f50:	431e      	orrs	r6, r3
  409f52:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  409f56:	e7e1      	b.n	409f1c <__register_exitproc+0x58>
  409f58:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  409f5c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  409f60:	e7b9      	b.n	409ed6 <__register_exitproc+0x12>
  409f62:	bf00      	nop
  409f64:	0040a908 	.word	0x0040a908
  409f68:	0040867d 	.word	0x0040867d

00409f6c <_calloc_r>:
  409f6c:	b510      	push	{r4, lr}
  409f6e:	fb02 f101 	mul.w	r1, r2, r1
  409f72:	f7fe fb8b 	bl	40868c <_malloc_r>
  409f76:	4604      	mov	r4, r0
  409f78:	b168      	cbz	r0, 409f96 <_calloc_r+0x2a>
  409f7a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409f7e:	f022 0203 	bic.w	r2, r2, #3
  409f82:	3a04      	subs	r2, #4
  409f84:	2a24      	cmp	r2, #36	; 0x24
  409f86:	d818      	bhi.n	409fba <_calloc_r+0x4e>
  409f88:	2a13      	cmp	r2, #19
  409f8a:	d806      	bhi.n	409f9a <_calloc_r+0x2e>
  409f8c:	4603      	mov	r3, r0
  409f8e:	2200      	movs	r2, #0
  409f90:	601a      	str	r2, [r3, #0]
  409f92:	605a      	str	r2, [r3, #4]
  409f94:	609a      	str	r2, [r3, #8]
  409f96:	4620      	mov	r0, r4
  409f98:	bd10      	pop	{r4, pc}
  409f9a:	2300      	movs	r3, #0
  409f9c:	2a1b      	cmp	r2, #27
  409f9e:	6003      	str	r3, [r0, #0]
  409fa0:	6043      	str	r3, [r0, #4]
  409fa2:	d90f      	bls.n	409fc4 <_calloc_r+0x58>
  409fa4:	2a24      	cmp	r2, #36	; 0x24
  409fa6:	6083      	str	r3, [r0, #8]
  409fa8:	60c3      	str	r3, [r0, #12]
  409faa:	bf05      	ittet	eq
  409fac:	6103      	streq	r3, [r0, #16]
  409fae:	6143      	streq	r3, [r0, #20]
  409fb0:	f100 0310 	addne.w	r3, r0, #16
  409fb4:	f100 0318 	addeq.w	r3, r0, #24
  409fb8:	e7e9      	b.n	409f8e <_calloc_r+0x22>
  409fba:	2100      	movs	r1, #0
  409fbc:	f7f9 f894 	bl	4030e8 <memset>
  409fc0:	4620      	mov	r0, r4
  409fc2:	bd10      	pop	{r4, pc}
  409fc4:	f100 0308 	add.w	r3, r0, #8
  409fc8:	e7e1      	b.n	409f8e <_calloc_r+0x22>
  409fca:	bf00      	nop

00409fcc <_close_r>:
  409fcc:	b538      	push	{r3, r4, r5, lr}
  409fce:	4c07      	ldr	r4, [pc, #28]	; (409fec <_close_r+0x20>)
  409fd0:	2300      	movs	r3, #0
  409fd2:	4605      	mov	r5, r0
  409fd4:	4608      	mov	r0, r1
  409fd6:	6023      	str	r3, [r4, #0]
  409fd8:	f7f7 fba2 	bl	401720 <_close>
  409fdc:	1c43      	adds	r3, r0, #1
  409fde:	d000      	beq.n	409fe2 <_close_r+0x16>
  409fe0:	bd38      	pop	{r3, r4, r5, pc}
  409fe2:	6823      	ldr	r3, [r4, #0]
  409fe4:	2b00      	cmp	r3, #0
  409fe6:	d0fb      	beq.n	409fe0 <_close_r+0x14>
  409fe8:	602b      	str	r3, [r5, #0]
  409fea:	bd38      	pop	{r3, r4, r5, pc}
  409fec:	20000c24 	.word	0x20000c24

00409ff0 <_fclose_r>:
  409ff0:	b570      	push	{r4, r5, r6, lr}
  409ff2:	460c      	mov	r4, r1
  409ff4:	4605      	mov	r5, r0
  409ff6:	b131      	cbz	r1, 40a006 <_fclose_r+0x16>
  409ff8:	b110      	cbz	r0, 40a000 <_fclose_r+0x10>
  409ffa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409ffc:	2b00      	cmp	r3, #0
  409ffe:	d02f      	beq.n	40a060 <_fclose_r+0x70>
  40a000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a004:	b90b      	cbnz	r3, 40a00a <_fclose_r+0x1a>
  40a006:	2000      	movs	r0, #0
  40a008:	bd70      	pop	{r4, r5, r6, pc}
  40a00a:	4628      	mov	r0, r5
  40a00c:	4621      	mov	r1, r4
  40a00e:	f7fd fb2b 	bl	407668 <_fflush_r>
  40a012:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a014:	4606      	mov	r6, r0
  40a016:	b133      	cbz	r3, 40a026 <_fclose_r+0x36>
  40a018:	4628      	mov	r0, r5
  40a01a:	69e1      	ldr	r1, [r4, #28]
  40a01c:	4798      	blx	r3
  40a01e:	2800      	cmp	r0, #0
  40a020:	bfb8      	it	lt
  40a022:	f04f 36ff 	movlt.w	r6, #4294967295
  40a026:	89a3      	ldrh	r3, [r4, #12]
  40a028:	061b      	lsls	r3, r3, #24
  40a02a:	d41c      	bmi.n	40a066 <_fclose_r+0x76>
  40a02c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a02e:	b141      	cbz	r1, 40a042 <_fclose_r+0x52>
  40a030:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a034:	4299      	cmp	r1, r3
  40a036:	d002      	beq.n	40a03e <_fclose_r+0x4e>
  40a038:	4628      	mov	r0, r5
  40a03a:	f7fd fc75 	bl	407928 <_free_r>
  40a03e:	2300      	movs	r3, #0
  40a040:	6323      	str	r3, [r4, #48]	; 0x30
  40a042:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a044:	b121      	cbz	r1, 40a050 <_fclose_r+0x60>
  40a046:	4628      	mov	r0, r5
  40a048:	f7fd fc6e 	bl	407928 <_free_r>
  40a04c:	2300      	movs	r3, #0
  40a04e:	6463      	str	r3, [r4, #68]	; 0x44
  40a050:	f7fd fba0 	bl	407794 <__sfp_lock_acquire>
  40a054:	2300      	movs	r3, #0
  40a056:	81a3      	strh	r3, [r4, #12]
  40a058:	f7fd fb9e 	bl	407798 <__sfp_lock_release>
  40a05c:	4630      	mov	r0, r6
  40a05e:	bd70      	pop	{r4, r5, r6, pc}
  40a060:	f7fd fb1e 	bl	4076a0 <__sinit>
  40a064:	e7cc      	b.n	40a000 <_fclose_r+0x10>
  40a066:	4628      	mov	r0, r5
  40a068:	6921      	ldr	r1, [r4, #16]
  40a06a:	f7fd fc5d 	bl	407928 <_free_r>
  40a06e:	e7dd      	b.n	40a02c <_fclose_r+0x3c>

0040a070 <fclose>:
  40a070:	4b02      	ldr	r3, [pc, #8]	; (40a07c <fclose+0xc>)
  40a072:	4601      	mov	r1, r0
  40a074:	6818      	ldr	r0, [r3, #0]
  40a076:	f7ff bfbb 	b.w	409ff0 <_fclose_r>
  40a07a:	bf00      	nop
  40a07c:	20000520 	.word	0x20000520

0040a080 <_fstat_r>:
  40a080:	b538      	push	{r3, r4, r5, lr}
  40a082:	4c08      	ldr	r4, [pc, #32]	; (40a0a4 <_fstat_r+0x24>)
  40a084:	2300      	movs	r3, #0
  40a086:	4605      	mov	r5, r0
  40a088:	4608      	mov	r0, r1
  40a08a:	4611      	mov	r1, r2
  40a08c:	6023      	str	r3, [r4, #0]
  40a08e:	f7f7 fb4b 	bl	401728 <_fstat>
  40a092:	1c43      	adds	r3, r0, #1
  40a094:	d000      	beq.n	40a098 <_fstat_r+0x18>
  40a096:	bd38      	pop	{r3, r4, r5, pc}
  40a098:	6823      	ldr	r3, [r4, #0]
  40a09a:	2b00      	cmp	r3, #0
  40a09c:	d0fb      	beq.n	40a096 <_fstat_r+0x16>
  40a09e:	602b      	str	r3, [r5, #0]
  40a0a0:	bd38      	pop	{r3, r4, r5, pc}
  40a0a2:	bf00      	nop
  40a0a4:	20000c24 	.word	0x20000c24

0040a0a8 <_isatty_r>:
  40a0a8:	b538      	push	{r3, r4, r5, lr}
  40a0aa:	4c07      	ldr	r4, [pc, #28]	; (40a0c8 <_isatty_r+0x20>)
  40a0ac:	2300      	movs	r3, #0
  40a0ae:	4605      	mov	r5, r0
  40a0b0:	4608      	mov	r0, r1
  40a0b2:	6023      	str	r3, [r4, #0]
  40a0b4:	f7f7 fb3e 	bl	401734 <_isatty>
  40a0b8:	1c43      	adds	r3, r0, #1
  40a0ba:	d000      	beq.n	40a0be <_isatty_r+0x16>
  40a0bc:	bd38      	pop	{r3, r4, r5, pc}
  40a0be:	6823      	ldr	r3, [r4, #0]
  40a0c0:	2b00      	cmp	r3, #0
  40a0c2:	d0fb      	beq.n	40a0bc <_isatty_r+0x14>
  40a0c4:	602b      	str	r3, [r5, #0]
  40a0c6:	bd38      	pop	{r3, r4, r5, pc}
  40a0c8:	20000c24 	.word	0x20000c24

0040a0cc <_lseek_r>:
  40a0cc:	b570      	push	{r4, r5, r6, lr}
  40a0ce:	4c08      	ldr	r4, [pc, #32]	; (40a0f0 <_lseek_r+0x24>)
  40a0d0:	4606      	mov	r6, r0
  40a0d2:	2500      	movs	r5, #0
  40a0d4:	4608      	mov	r0, r1
  40a0d6:	4611      	mov	r1, r2
  40a0d8:	461a      	mov	r2, r3
  40a0da:	6025      	str	r5, [r4, #0]
  40a0dc:	f7f7 fb2c 	bl	401738 <_lseek>
  40a0e0:	1c43      	adds	r3, r0, #1
  40a0e2:	d000      	beq.n	40a0e6 <_lseek_r+0x1a>
  40a0e4:	bd70      	pop	{r4, r5, r6, pc}
  40a0e6:	6823      	ldr	r3, [r4, #0]
  40a0e8:	2b00      	cmp	r3, #0
  40a0ea:	d0fb      	beq.n	40a0e4 <_lseek_r+0x18>
  40a0ec:	6033      	str	r3, [r6, #0]
  40a0ee:	bd70      	pop	{r4, r5, r6, pc}
  40a0f0:	20000c24 	.word	0x20000c24

0040a0f4 <_read_r>:
  40a0f4:	b570      	push	{r4, r5, r6, lr}
  40a0f6:	4c08      	ldr	r4, [pc, #32]	; (40a118 <_read_r+0x24>)
  40a0f8:	4606      	mov	r6, r0
  40a0fa:	2500      	movs	r5, #0
  40a0fc:	4608      	mov	r0, r1
  40a0fe:	4611      	mov	r1, r2
  40a100:	461a      	mov	r2, r3
  40a102:	6025      	str	r5, [r4, #0]
  40a104:	f7f6 f808 	bl	400118 <_read>
  40a108:	1c43      	adds	r3, r0, #1
  40a10a:	d000      	beq.n	40a10e <_read_r+0x1a>
  40a10c:	bd70      	pop	{r4, r5, r6, pc}
  40a10e:	6823      	ldr	r3, [r4, #0]
  40a110:	2b00      	cmp	r3, #0
  40a112:	d0fb      	beq.n	40a10c <_read_r+0x18>
  40a114:	6033      	str	r3, [r6, #0]
  40a116:	bd70      	pop	{r4, r5, r6, pc}
  40a118:	20000c24 	.word	0x20000c24

0040a11c <__gedf2>:
  40a11c:	f04f 3cff 	mov.w	ip, #4294967295
  40a120:	e006      	b.n	40a130 <__cmpdf2+0x4>
  40a122:	bf00      	nop

0040a124 <__ledf2>:
  40a124:	f04f 0c01 	mov.w	ip, #1
  40a128:	e002      	b.n	40a130 <__cmpdf2+0x4>
  40a12a:	bf00      	nop

0040a12c <__cmpdf2>:
  40a12c:	f04f 0c01 	mov.w	ip, #1
  40a130:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a134:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a138:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a13c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a140:	bf18      	it	ne
  40a142:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a146:	d01b      	beq.n	40a180 <__cmpdf2+0x54>
  40a148:	b001      	add	sp, #4
  40a14a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a14e:	bf0c      	ite	eq
  40a150:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a154:	ea91 0f03 	teqne	r1, r3
  40a158:	bf02      	ittt	eq
  40a15a:	ea90 0f02 	teqeq	r0, r2
  40a15e:	2000      	moveq	r0, #0
  40a160:	4770      	bxeq	lr
  40a162:	f110 0f00 	cmn.w	r0, #0
  40a166:	ea91 0f03 	teq	r1, r3
  40a16a:	bf58      	it	pl
  40a16c:	4299      	cmppl	r1, r3
  40a16e:	bf08      	it	eq
  40a170:	4290      	cmpeq	r0, r2
  40a172:	bf2c      	ite	cs
  40a174:	17d8      	asrcs	r0, r3, #31
  40a176:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a17a:	f040 0001 	orr.w	r0, r0, #1
  40a17e:	4770      	bx	lr
  40a180:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a184:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a188:	d102      	bne.n	40a190 <__cmpdf2+0x64>
  40a18a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a18e:	d107      	bne.n	40a1a0 <__cmpdf2+0x74>
  40a190:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a194:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a198:	d1d6      	bne.n	40a148 <__cmpdf2+0x1c>
  40a19a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a19e:	d0d3      	beq.n	40a148 <__cmpdf2+0x1c>
  40a1a0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a1a4:	4770      	bx	lr
  40a1a6:	bf00      	nop

0040a1a8 <__aeabi_cdrcmple>:
  40a1a8:	4684      	mov	ip, r0
  40a1aa:	4610      	mov	r0, r2
  40a1ac:	4662      	mov	r2, ip
  40a1ae:	468c      	mov	ip, r1
  40a1b0:	4619      	mov	r1, r3
  40a1b2:	4663      	mov	r3, ip
  40a1b4:	e000      	b.n	40a1b8 <__aeabi_cdcmpeq>
  40a1b6:	bf00      	nop

0040a1b8 <__aeabi_cdcmpeq>:
  40a1b8:	b501      	push	{r0, lr}
  40a1ba:	f7ff ffb7 	bl	40a12c <__cmpdf2>
  40a1be:	2800      	cmp	r0, #0
  40a1c0:	bf48      	it	mi
  40a1c2:	f110 0f00 	cmnmi.w	r0, #0
  40a1c6:	bd01      	pop	{r0, pc}

0040a1c8 <__aeabi_dcmpeq>:
  40a1c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1cc:	f7ff fff4 	bl	40a1b8 <__aeabi_cdcmpeq>
  40a1d0:	bf0c      	ite	eq
  40a1d2:	2001      	moveq	r0, #1
  40a1d4:	2000      	movne	r0, #0
  40a1d6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1da:	bf00      	nop

0040a1dc <__aeabi_dcmplt>:
  40a1dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1e0:	f7ff ffea 	bl	40a1b8 <__aeabi_cdcmpeq>
  40a1e4:	bf34      	ite	cc
  40a1e6:	2001      	movcc	r0, #1
  40a1e8:	2000      	movcs	r0, #0
  40a1ea:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1ee:	bf00      	nop

0040a1f0 <__aeabi_dcmple>:
  40a1f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1f4:	f7ff ffe0 	bl	40a1b8 <__aeabi_cdcmpeq>
  40a1f8:	bf94      	ite	ls
  40a1fa:	2001      	movls	r0, #1
  40a1fc:	2000      	movhi	r0, #0
  40a1fe:	f85d fb08 	ldr.w	pc, [sp], #8
  40a202:	bf00      	nop

0040a204 <__aeabi_dcmpge>:
  40a204:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a208:	f7ff ffce 	bl	40a1a8 <__aeabi_cdrcmple>
  40a20c:	bf94      	ite	ls
  40a20e:	2001      	movls	r0, #1
  40a210:	2000      	movhi	r0, #0
  40a212:	f85d fb08 	ldr.w	pc, [sp], #8
  40a216:	bf00      	nop

0040a218 <__aeabi_dcmpgt>:
  40a218:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a21c:	f7ff ffc4 	bl	40a1a8 <__aeabi_cdrcmple>
  40a220:	bf34      	ite	cc
  40a222:	2001      	movcc	r0, #1
  40a224:	2000      	movcs	r0, #0
  40a226:	f85d fb08 	ldr.w	pc, [sp], #8
  40a22a:	bf00      	nop

0040a22c <__aeabi_d2iz>:
  40a22c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a230:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a234:	d215      	bcs.n	40a262 <__aeabi_d2iz+0x36>
  40a236:	d511      	bpl.n	40a25c <__aeabi_d2iz+0x30>
  40a238:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a23c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a240:	d912      	bls.n	40a268 <__aeabi_d2iz+0x3c>
  40a242:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a246:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a24a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a24e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a252:	fa23 f002 	lsr.w	r0, r3, r2
  40a256:	bf18      	it	ne
  40a258:	4240      	negne	r0, r0
  40a25a:	4770      	bx	lr
  40a25c:	f04f 0000 	mov.w	r0, #0
  40a260:	4770      	bx	lr
  40a262:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a266:	d105      	bne.n	40a274 <__aeabi_d2iz+0x48>
  40a268:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a26c:	bf08      	it	eq
  40a26e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a272:	4770      	bx	lr
  40a274:	f04f 0000 	mov.w	r0, #0
  40a278:	4770      	bx	lr
  40a27a:	bf00      	nop

0040a27c <__aeabi_d2uiz>:
  40a27c:	004a      	lsls	r2, r1, #1
  40a27e:	d211      	bcs.n	40a2a4 <__aeabi_d2uiz+0x28>
  40a280:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a284:	d211      	bcs.n	40a2aa <__aeabi_d2uiz+0x2e>
  40a286:	d50d      	bpl.n	40a2a4 <__aeabi_d2uiz+0x28>
  40a288:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a28c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a290:	d40e      	bmi.n	40a2b0 <__aeabi_d2uiz+0x34>
  40a292:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a296:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a29a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a29e:	fa23 f002 	lsr.w	r0, r3, r2
  40a2a2:	4770      	bx	lr
  40a2a4:	f04f 0000 	mov.w	r0, #0
  40a2a8:	4770      	bx	lr
  40a2aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a2ae:	d102      	bne.n	40a2b6 <__aeabi_d2uiz+0x3a>
  40a2b0:	f04f 30ff 	mov.w	r0, #4294967295
  40a2b4:	4770      	bx	lr
  40a2b6:	f04f 0000 	mov.w	r0, #0
  40a2ba:	4770      	bx	lr

0040a2bc <__aeabi_uldivmod>:
  40a2bc:	b94b      	cbnz	r3, 40a2d2 <__aeabi_uldivmod+0x16>
  40a2be:	b942      	cbnz	r2, 40a2d2 <__aeabi_uldivmod+0x16>
  40a2c0:	2900      	cmp	r1, #0
  40a2c2:	bf08      	it	eq
  40a2c4:	2800      	cmpeq	r0, #0
  40a2c6:	d002      	beq.n	40a2ce <__aeabi_uldivmod+0x12>
  40a2c8:	f04f 31ff 	mov.w	r1, #4294967295
  40a2cc:	4608      	mov	r0, r1
  40a2ce:	f000 b83b 	b.w	40a348 <__aeabi_idiv0>
  40a2d2:	b082      	sub	sp, #8
  40a2d4:	46ec      	mov	ip, sp
  40a2d6:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a2da:	f000 f81d 	bl	40a318 <__gnu_uldivmod_helper>
  40a2de:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a2e2:	b002      	add	sp, #8
  40a2e4:	bc0c      	pop	{r2, r3}
  40a2e6:	4770      	bx	lr

0040a2e8 <__gnu_ldivmod_helper>:
  40a2e8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a2ec:	9e08      	ldr	r6, [sp, #32]
  40a2ee:	4614      	mov	r4, r2
  40a2f0:	461d      	mov	r5, r3
  40a2f2:	4680      	mov	r8, r0
  40a2f4:	4689      	mov	r9, r1
  40a2f6:	f000 f829 	bl	40a34c <__divdi3>
  40a2fa:	fb04 f301 	mul.w	r3, r4, r1
  40a2fe:	fba4 ab00 	umull	sl, fp, r4, r0
  40a302:	fb00 3205 	mla	r2, r0, r5, r3
  40a306:	4493      	add	fp, r2
  40a308:	ebb8 080a 	subs.w	r8, r8, sl
  40a30c:	eb69 090b 	sbc.w	r9, r9, fp
  40a310:	e9c6 8900 	strd	r8, r9, [r6]
  40a314:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a318 <__gnu_uldivmod_helper>:
  40a318:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a31c:	9e08      	ldr	r6, [sp, #32]
  40a31e:	4614      	mov	r4, r2
  40a320:	461d      	mov	r5, r3
  40a322:	4680      	mov	r8, r0
  40a324:	4689      	mov	r9, r1
  40a326:	f000 f961 	bl	40a5ec <__udivdi3>
  40a32a:	fb00 f505 	mul.w	r5, r0, r5
  40a32e:	fba0 ab04 	umull	sl, fp, r0, r4
  40a332:	fb04 5401 	mla	r4, r4, r1, r5
  40a336:	44a3      	add	fp, r4
  40a338:	ebb8 080a 	subs.w	r8, r8, sl
  40a33c:	eb69 090b 	sbc.w	r9, r9, fp
  40a340:	e9c6 8900 	strd	r8, r9, [r6]
  40a344:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a348 <__aeabi_idiv0>:
  40a348:	4770      	bx	lr
  40a34a:	bf00      	nop

0040a34c <__divdi3>:
  40a34c:	2900      	cmp	r1, #0
  40a34e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a352:	f2c0 80a1 	blt.w	40a498 <__divdi3+0x14c>
  40a356:	2400      	movs	r4, #0
  40a358:	2b00      	cmp	r3, #0
  40a35a:	f2c0 8098 	blt.w	40a48e <__divdi3+0x142>
  40a35e:	4615      	mov	r5, r2
  40a360:	4606      	mov	r6, r0
  40a362:	460f      	mov	r7, r1
  40a364:	2b00      	cmp	r3, #0
  40a366:	d13f      	bne.n	40a3e8 <__divdi3+0x9c>
  40a368:	428a      	cmp	r2, r1
  40a36a:	d958      	bls.n	40a41e <__divdi3+0xd2>
  40a36c:	fab2 f382 	clz	r3, r2
  40a370:	b14b      	cbz	r3, 40a386 <__divdi3+0x3a>
  40a372:	f1c3 0220 	rsb	r2, r3, #32
  40a376:	fa01 f703 	lsl.w	r7, r1, r3
  40a37a:	fa20 f202 	lsr.w	r2, r0, r2
  40a37e:	409d      	lsls	r5, r3
  40a380:	fa00 f603 	lsl.w	r6, r0, r3
  40a384:	4317      	orrs	r7, r2
  40a386:	0c29      	lsrs	r1, r5, #16
  40a388:	fbb7 f2f1 	udiv	r2, r7, r1
  40a38c:	fb01 7712 	mls	r7, r1, r2, r7
  40a390:	b2a8      	uxth	r0, r5
  40a392:	fb00 f302 	mul.w	r3, r0, r2
  40a396:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40a39a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40a39e:	42bb      	cmp	r3, r7
  40a3a0:	d909      	bls.n	40a3b6 <__divdi3+0x6a>
  40a3a2:	197f      	adds	r7, r7, r5
  40a3a4:	f102 3cff 	add.w	ip, r2, #4294967295
  40a3a8:	f080 8105 	bcs.w	40a5b6 <__divdi3+0x26a>
  40a3ac:	42bb      	cmp	r3, r7
  40a3ae:	f240 8102 	bls.w	40a5b6 <__divdi3+0x26a>
  40a3b2:	3a02      	subs	r2, #2
  40a3b4:	442f      	add	r7, r5
  40a3b6:	1aff      	subs	r7, r7, r3
  40a3b8:	fbb7 f3f1 	udiv	r3, r7, r1
  40a3bc:	fb01 7113 	mls	r1, r1, r3, r7
  40a3c0:	fb00 f003 	mul.w	r0, r0, r3
  40a3c4:	b2b6      	uxth	r6, r6
  40a3c6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40a3ca:	4288      	cmp	r0, r1
  40a3cc:	d908      	bls.n	40a3e0 <__divdi3+0x94>
  40a3ce:	1949      	adds	r1, r1, r5
  40a3d0:	f103 37ff 	add.w	r7, r3, #4294967295
  40a3d4:	f080 80f1 	bcs.w	40a5ba <__divdi3+0x26e>
  40a3d8:	4288      	cmp	r0, r1
  40a3da:	f240 80ee 	bls.w	40a5ba <__divdi3+0x26e>
  40a3de:	3b02      	subs	r3, #2
  40a3e0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a3e4:	2300      	movs	r3, #0
  40a3e6:	e003      	b.n	40a3f0 <__divdi3+0xa4>
  40a3e8:	428b      	cmp	r3, r1
  40a3ea:	d90a      	bls.n	40a402 <__divdi3+0xb6>
  40a3ec:	2300      	movs	r3, #0
  40a3ee:	461a      	mov	r2, r3
  40a3f0:	4610      	mov	r0, r2
  40a3f2:	4619      	mov	r1, r3
  40a3f4:	b114      	cbz	r4, 40a3fc <__divdi3+0xb0>
  40a3f6:	4240      	negs	r0, r0
  40a3f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a3fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a400:	4770      	bx	lr
  40a402:	fab3 f883 	clz	r8, r3
  40a406:	f1b8 0f00 	cmp.w	r8, #0
  40a40a:	f040 8088 	bne.w	40a51e <__divdi3+0x1d2>
  40a40e:	428b      	cmp	r3, r1
  40a410:	d302      	bcc.n	40a418 <__divdi3+0xcc>
  40a412:	4282      	cmp	r2, r0
  40a414:	f200 80e2 	bhi.w	40a5dc <__divdi3+0x290>
  40a418:	2300      	movs	r3, #0
  40a41a:	2201      	movs	r2, #1
  40a41c:	e7e8      	b.n	40a3f0 <__divdi3+0xa4>
  40a41e:	b912      	cbnz	r2, 40a426 <__divdi3+0xda>
  40a420:	2301      	movs	r3, #1
  40a422:	fbb3 f5f2 	udiv	r5, r3, r2
  40a426:	fab5 f285 	clz	r2, r5
  40a42a:	2a00      	cmp	r2, #0
  40a42c:	d13a      	bne.n	40a4a4 <__divdi3+0x158>
  40a42e:	1b7f      	subs	r7, r7, r5
  40a430:	0c28      	lsrs	r0, r5, #16
  40a432:	fa1f fc85 	uxth.w	ip, r5
  40a436:	2301      	movs	r3, #1
  40a438:	fbb7 f1f0 	udiv	r1, r7, r0
  40a43c:	fb00 7711 	mls	r7, r0, r1, r7
  40a440:	fb0c f201 	mul.w	r2, ip, r1
  40a444:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40a448:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40a44c:	42ba      	cmp	r2, r7
  40a44e:	d907      	bls.n	40a460 <__divdi3+0x114>
  40a450:	197f      	adds	r7, r7, r5
  40a452:	f101 38ff 	add.w	r8, r1, #4294967295
  40a456:	d202      	bcs.n	40a45e <__divdi3+0x112>
  40a458:	42ba      	cmp	r2, r7
  40a45a:	f200 80c4 	bhi.w	40a5e6 <__divdi3+0x29a>
  40a45e:	4641      	mov	r1, r8
  40a460:	1abf      	subs	r7, r7, r2
  40a462:	fbb7 f2f0 	udiv	r2, r7, r0
  40a466:	fb00 7012 	mls	r0, r0, r2, r7
  40a46a:	fb0c fc02 	mul.w	ip, ip, r2
  40a46e:	b2b6      	uxth	r6, r6
  40a470:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40a474:	4584      	cmp	ip, r0
  40a476:	d907      	bls.n	40a488 <__divdi3+0x13c>
  40a478:	1940      	adds	r0, r0, r5
  40a47a:	f102 37ff 	add.w	r7, r2, #4294967295
  40a47e:	d202      	bcs.n	40a486 <__divdi3+0x13a>
  40a480:	4584      	cmp	ip, r0
  40a482:	f200 80ae 	bhi.w	40a5e2 <__divdi3+0x296>
  40a486:	463a      	mov	r2, r7
  40a488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40a48c:	e7b0      	b.n	40a3f0 <__divdi3+0xa4>
  40a48e:	43e4      	mvns	r4, r4
  40a490:	4252      	negs	r2, r2
  40a492:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a496:	e762      	b.n	40a35e <__divdi3+0x12>
  40a498:	4240      	negs	r0, r0
  40a49a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a49e:	f04f 34ff 	mov.w	r4, #4294967295
  40a4a2:	e759      	b.n	40a358 <__divdi3+0xc>
  40a4a4:	4095      	lsls	r5, r2
  40a4a6:	f1c2 0920 	rsb	r9, r2, #32
  40a4aa:	fa27 f109 	lsr.w	r1, r7, r9
  40a4ae:	fa26 f909 	lsr.w	r9, r6, r9
  40a4b2:	4097      	lsls	r7, r2
  40a4b4:	0c28      	lsrs	r0, r5, #16
  40a4b6:	fbb1 f8f0 	udiv	r8, r1, r0
  40a4ba:	fb00 1118 	mls	r1, r0, r8, r1
  40a4be:	fa1f fc85 	uxth.w	ip, r5
  40a4c2:	fb0c f308 	mul.w	r3, ip, r8
  40a4c6:	ea49 0907 	orr.w	r9, r9, r7
  40a4ca:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40a4ce:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40a4d2:	428b      	cmp	r3, r1
  40a4d4:	fa06 f602 	lsl.w	r6, r6, r2
  40a4d8:	d908      	bls.n	40a4ec <__divdi3+0x1a0>
  40a4da:	1949      	adds	r1, r1, r5
  40a4dc:	f108 32ff 	add.w	r2, r8, #4294967295
  40a4e0:	d27a      	bcs.n	40a5d8 <__divdi3+0x28c>
  40a4e2:	428b      	cmp	r3, r1
  40a4e4:	d978      	bls.n	40a5d8 <__divdi3+0x28c>
  40a4e6:	f1a8 0802 	sub.w	r8, r8, #2
  40a4ea:	4429      	add	r1, r5
  40a4ec:	1ac9      	subs	r1, r1, r3
  40a4ee:	fbb1 f3f0 	udiv	r3, r1, r0
  40a4f2:	fb00 1713 	mls	r7, r0, r3, r1
  40a4f6:	fb0c f203 	mul.w	r2, ip, r3
  40a4fa:	fa1f f989 	uxth.w	r9, r9
  40a4fe:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40a502:	42ba      	cmp	r2, r7
  40a504:	d907      	bls.n	40a516 <__divdi3+0x1ca>
  40a506:	197f      	adds	r7, r7, r5
  40a508:	f103 31ff 	add.w	r1, r3, #4294967295
  40a50c:	d260      	bcs.n	40a5d0 <__divdi3+0x284>
  40a50e:	42ba      	cmp	r2, r7
  40a510:	d95e      	bls.n	40a5d0 <__divdi3+0x284>
  40a512:	3b02      	subs	r3, #2
  40a514:	442f      	add	r7, r5
  40a516:	1abf      	subs	r7, r7, r2
  40a518:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a51c:	e78c      	b.n	40a438 <__divdi3+0xec>
  40a51e:	f1c8 0220 	rsb	r2, r8, #32
  40a522:	fa25 f102 	lsr.w	r1, r5, r2
  40a526:	fa03 fc08 	lsl.w	ip, r3, r8
  40a52a:	fa27 f302 	lsr.w	r3, r7, r2
  40a52e:	fa20 f202 	lsr.w	r2, r0, r2
  40a532:	fa07 f708 	lsl.w	r7, r7, r8
  40a536:	ea41 0c0c 	orr.w	ip, r1, ip
  40a53a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40a53e:	fbb3 f1f9 	udiv	r1, r3, r9
  40a542:	fb09 3311 	mls	r3, r9, r1, r3
  40a546:	fa1f fa8c 	uxth.w	sl, ip
  40a54a:	fb0a fb01 	mul.w	fp, sl, r1
  40a54e:	4317      	orrs	r7, r2
  40a550:	0c3a      	lsrs	r2, r7, #16
  40a552:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40a556:	459b      	cmp	fp, r3
  40a558:	fa05 f008 	lsl.w	r0, r5, r8
  40a55c:	d908      	bls.n	40a570 <__divdi3+0x224>
  40a55e:	eb13 030c 	adds.w	r3, r3, ip
  40a562:	f101 32ff 	add.w	r2, r1, #4294967295
  40a566:	d235      	bcs.n	40a5d4 <__divdi3+0x288>
  40a568:	459b      	cmp	fp, r3
  40a56a:	d933      	bls.n	40a5d4 <__divdi3+0x288>
  40a56c:	3902      	subs	r1, #2
  40a56e:	4463      	add	r3, ip
  40a570:	ebcb 0303 	rsb	r3, fp, r3
  40a574:	fbb3 f2f9 	udiv	r2, r3, r9
  40a578:	fb09 3312 	mls	r3, r9, r2, r3
  40a57c:	fb0a fa02 	mul.w	sl, sl, r2
  40a580:	b2bf      	uxth	r7, r7
  40a582:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40a586:	45ba      	cmp	sl, r7
  40a588:	d908      	bls.n	40a59c <__divdi3+0x250>
  40a58a:	eb17 070c 	adds.w	r7, r7, ip
  40a58e:	f102 33ff 	add.w	r3, r2, #4294967295
  40a592:	d21b      	bcs.n	40a5cc <__divdi3+0x280>
  40a594:	45ba      	cmp	sl, r7
  40a596:	d919      	bls.n	40a5cc <__divdi3+0x280>
  40a598:	3a02      	subs	r2, #2
  40a59a:	4467      	add	r7, ip
  40a59c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40a5a0:	fba5 0100 	umull	r0, r1, r5, r0
  40a5a4:	ebca 0707 	rsb	r7, sl, r7
  40a5a8:	428f      	cmp	r7, r1
  40a5aa:	f04f 0300 	mov.w	r3, #0
  40a5ae:	d30a      	bcc.n	40a5c6 <__divdi3+0x27a>
  40a5b0:	d005      	beq.n	40a5be <__divdi3+0x272>
  40a5b2:	462a      	mov	r2, r5
  40a5b4:	e71c      	b.n	40a3f0 <__divdi3+0xa4>
  40a5b6:	4662      	mov	r2, ip
  40a5b8:	e6fd      	b.n	40a3b6 <__divdi3+0x6a>
  40a5ba:	463b      	mov	r3, r7
  40a5bc:	e710      	b.n	40a3e0 <__divdi3+0x94>
  40a5be:	fa06 f608 	lsl.w	r6, r6, r8
  40a5c2:	4286      	cmp	r6, r0
  40a5c4:	d2f5      	bcs.n	40a5b2 <__divdi3+0x266>
  40a5c6:	1e6a      	subs	r2, r5, #1
  40a5c8:	2300      	movs	r3, #0
  40a5ca:	e711      	b.n	40a3f0 <__divdi3+0xa4>
  40a5cc:	461a      	mov	r2, r3
  40a5ce:	e7e5      	b.n	40a59c <__divdi3+0x250>
  40a5d0:	460b      	mov	r3, r1
  40a5d2:	e7a0      	b.n	40a516 <__divdi3+0x1ca>
  40a5d4:	4611      	mov	r1, r2
  40a5d6:	e7cb      	b.n	40a570 <__divdi3+0x224>
  40a5d8:	4690      	mov	r8, r2
  40a5da:	e787      	b.n	40a4ec <__divdi3+0x1a0>
  40a5dc:	4643      	mov	r3, r8
  40a5de:	4642      	mov	r2, r8
  40a5e0:	e706      	b.n	40a3f0 <__divdi3+0xa4>
  40a5e2:	3a02      	subs	r2, #2
  40a5e4:	e750      	b.n	40a488 <__divdi3+0x13c>
  40a5e6:	3902      	subs	r1, #2
  40a5e8:	442f      	add	r7, r5
  40a5ea:	e739      	b.n	40a460 <__divdi3+0x114>

0040a5ec <__udivdi3>:
  40a5ec:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a5f0:	4614      	mov	r4, r2
  40a5f2:	4605      	mov	r5, r0
  40a5f4:	460e      	mov	r6, r1
  40a5f6:	2b00      	cmp	r3, #0
  40a5f8:	d143      	bne.n	40a682 <__udivdi3+0x96>
  40a5fa:	428a      	cmp	r2, r1
  40a5fc:	d953      	bls.n	40a6a6 <__udivdi3+0xba>
  40a5fe:	fab2 f782 	clz	r7, r2
  40a602:	b157      	cbz	r7, 40a61a <__udivdi3+0x2e>
  40a604:	f1c7 0620 	rsb	r6, r7, #32
  40a608:	fa20 f606 	lsr.w	r6, r0, r6
  40a60c:	fa01 f307 	lsl.w	r3, r1, r7
  40a610:	fa02 f407 	lsl.w	r4, r2, r7
  40a614:	fa00 f507 	lsl.w	r5, r0, r7
  40a618:	431e      	orrs	r6, r3
  40a61a:	0c21      	lsrs	r1, r4, #16
  40a61c:	fbb6 f2f1 	udiv	r2, r6, r1
  40a620:	fb01 6612 	mls	r6, r1, r2, r6
  40a624:	b2a0      	uxth	r0, r4
  40a626:	fb00 f302 	mul.w	r3, r0, r2
  40a62a:	0c2f      	lsrs	r7, r5, #16
  40a62c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40a630:	42b3      	cmp	r3, r6
  40a632:	d909      	bls.n	40a648 <__udivdi3+0x5c>
  40a634:	1936      	adds	r6, r6, r4
  40a636:	f102 37ff 	add.w	r7, r2, #4294967295
  40a63a:	f080 80fd 	bcs.w	40a838 <__udivdi3+0x24c>
  40a63e:	42b3      	cmp	r3, r6
  40a640:	f240 80fa 	bls.w	40a838 <__udivdi3+0x24c>
  40a644:	3a02      	subs	r2, #2
  40a646:	4426      	add	r6, r4
  40a648:	1af6      	subs	r6, r6, r3
  40a64a:	fbb6 f3f1 	udiv	r3, r6, r1
  40a64e:	fb01 6113 	mls	r1, r1, r3, r6
  40a652:	fb00 f003 	mul.w	r0, r0, r3
  40a656:	b2ad      	uxth	r5, r5
  40a658:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40a65c:	4288      	cmp	r0, r1
  40a65e:	d908      	bls.n	40a672 <__udivdi3+0x86>
  40a660:	1909      	adds	r1, r1, r4
  40a662:	f103 36ff 	add.w	r6, r3, #4294967295
  40a666:	f080 80e9 	bcs.w	40a83c <__udivdi3+0x250>
  40a66a:	4288      	cmp	r0, r1
  40a66c:	f240 80e6 	bls.w	40a83c <__udivdi3+0x250>
  40a670:	3b02      	subs	r3, #2
  40a672:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a676:	2300      	movs	r3, #0
  40a678:	4610      	mov	r0, r2
  40a67a:	4619      	mov	r1, r3
  40a67c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a680:	4770      	bx	lr
  40a682:	428b      	cmp	r3, r1
  40a684:	d84c      	bhi.n	40a720 <__udivdi3+0x134>
  40a686:	fab3 f683 	clz	r6, r3
  40a68a:	2e00      	cmp	r6, #0
  40a68c:	d14f      	bne.n	40a72e <__udivdi3+0x142>
  40a68e:	428b      	cmp	r3, r1
  40a690:	d302      	bcc.n	40a698 <__udivdi3+0xac>
  40a692:	4282      	cmp	r2, r0
  40a694:	f200 80dd 	bhi.w	40a852 <__udivdi3+0x266>
  40a698:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a69c:	2300      	movs	r3, #0
  40a69e:	2201      	movs	r2, #1
  40a6a0:	4610      	mov	r0, r2
  40a6a2:	4619      	mov	r1, r3
  40a6a4:	4770      	bx	lr
  40a6a6:	b912      	cbnz	r2, 40a6ae <__udivdi3+0xc2>
  40a6a8:	2401      	movs	r4, #1
  40a6aa:	fbb4 f4f2 	udiv	r4, r4, r2
  40a6ae:	fab4 f284 	clz	r2, r4
  40a6b2:	2a00      	cmp	r2, #0
  40a6b4:	f040 8082 	bne.w	40a7bc <__udivdi3+0x1d0>
  40a6b8:	1b09      	subs	r1, r1, r4
  40a6ba:	0c26      	lsrs	r6, r4, #16
  40a6bc:	b2a7      	uxth	r7, r4
  40a6be:	2301      	movs	r3, #1
  40a6c0:	fbb1 f0f6 	udiv	r0, r1, r6
  40a6c4:	fb06 1110 	mls	r1, r6, r0, r1
  40a6c8:	fb07 f200 	mul.w	r2, r7, r0
  40a6cc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40a6d0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40a6d4:	428a      	cmp	r2, r1
  40a6d6:	d907      	bls.n	40a6e8 <__udivdi3+0xfc>
  40a6d8:	1909      	adds	r1, r1, r4
  40a6da:	f100 3cff 	add.w	ip, r0, #4294967295
  40a6de:	d202      	bcs.n	40a6e6 <__udivdi3+0xfa>
  40a6e0:	428a      	cmp	r2, r1
  40a6e2:	f200 80c8 	bhi.w	40a876 <__udivdi3+0x28a>
  40a6e6:	4660      	mov	r0, ip
  40a6e8:	1a89      	subs	r1, r1, r2
  40a6ea:	fbb1 f2f6 	udiv	r2, r1, r6
  40a6ee:	fb06 1112 	mls	r1, r6, r2, r1
  40a6f2:	fb07 f702 	mul.w	r7, r7, r2
  40a6f6:	b2ad      	uxth	r5, r5
  40a6f8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40a6fc:	42af      	cmp	r7, r5
  40a6fe:	d908      	bls.n	40a712 <__udivdi3+0x126>
  40a700:	192c      	adds	r4, r5, r4
  40a702:	f102 31ff 	add.w	r1, r2, #4294967295
  40a706:	f080 809b 	bcs.w	40a840 <__udivdi3+0x254>
  40a70a:	42a7      	cmp	r7, r4
  40a70c:	f240 8098 	bls.w	40a840 <__udivdi3+0x254>
  40a710:	3a02      	subs	r2, #2
  40a712:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40a716:	4610      	mov	r0, r2
  40a718:	4619      	mov	r1, r3
  40a71a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a71e:	4770      	bx	lr
  40a720:	2300      	movs	r3, #0
  40a722:	461a      	mov	r2, r3
  40a724:	4610      	mov	r0, r2
  40a726:	4619      	mov	r1, r3
  40a728:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a72c:	4770      	bx	lr
  40a72e:	f1c6 0520 	rsb	r5, r6, #32
  40a732:	fa22 f705 	lsr.w	r7, r2, r5
  40a736:	fa03 f406 	lsl.w	r4, r3, r6
  40a73a:	fa21 f305 	lsr.w	r3, r1, r5
  40a73e:	fa01 fb06 	lsl.w	fp, r1, r6
  40a742:	fa20 f505 	lsr.w	r5, r0, r5
  40a746:	433c      	orrs	r4, r7
  40a748:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40a74c:	fbb3 fcf8 	udiv	ip, r3, r8
  40a750:	fb08 331c 	mls	r3, r8, ip, r3
  40a754:	fa1f f984 	uxth.w	r9, r4
  40a758:	fb09 fa0c 	mul.w	sl, r9, ip
  40a75c:	ea45 0b0b 	orr.w	fp, r5, fp
  40a760:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40a764:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40a768:	459a      	cmp	sl, r3
  40a76a:	fa02 f206 	lsl.w	r2, r2, r6
  40a76e:	d904      	bls.n	40a77a <__udivdi3+0x18e>
  40a770:	191b      	adds	r3, r3, r4
  40a772:	f10c 35ff 	add.w	r5, ip, #4294967295
  40a776:	d36f      	bcc.n	40a858 <__udivdi3+0x26c>
  40a778:	46ac      	mov	ip, r5
  40a77a:	ebca 0303 	rsb	r3, sl, r3
  40a77e:	fbb3 f5f8 	udiv	r5, r3, r8
  40a782:	fb08 3315 	mls	r3, r8, r5, r3
  40a786:	fb09 f905 	mul.w	r9, r9, r5
  40a78a:	fa1f fb8b 	uxth.w	fp, fp
  40a78e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40a792:	45b9      	cmp	r9, r7
  40a794:	d904      	bls.n	40a7a0 <__udivdi3+0x1b4>
  40a796:	193f      	adds	r7, r7, r4
  40a798:	f105 33ff 	add.w	r3, r5, #4294967295
  40a79c:	d362      	bcc.n	40a864 <__udivdi3+0x278>
  40a79e:	461d      	mov	r5, r3
  40a7a0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40a7a4:	fbac 2302 	umull	r2, r3, ip, r2
  40a7a8:	ebc9 0707 	rsb	r7, r9, r7
  40a7ac:	429f      	cmp	r7, r3
  40a7ae:	f04f 0500 	mov.w	r5, #0
  40a7b2:	d34a      	bcc.n	40a84a <__udivdi3+0x25e>
  40a7b4:	d046      	beq.n	40a844 <__udivdi3+0x258>
  40a7b6:	4662      	mov	r2, ip
  40a7b8:	462b      	mov	r3, r5
  40a7ba:	e75d      	b.n	40a678 <__udivdi3+0x8c>
  40a7bc:	4094      	lsls	r4, r2
  40a7be:	f1c2 0920 	rsb	r9, r2, #32
  40a7c2:	fa21 fc09 	lsr.w	ip, r1, r9
  40a7c6:	4091      	lsls	r1, r2
  40a7c8:	fa20 f909 	lsr.w	r9, r0, r9
  40a7cc:	0c26      	lsrs	r6, r4, #16
  40a7ce:	fbbc f8f6 	udiv	r8, ip, r6
  40a7d2:	fb06 cc18 	mls	ip, r6, r8, ip
  40a7d6:	b2a7      	uxth	r7, r4
  40a7d8:	fb07 f308 	mul.w	r3, r7, r8
  40a7dc:	ea49 0901 	orr.w	r9, r9, r1
  40a7e0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40a7e4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40a7e8:	4563      	cmp	r3, ip
  40a7ea:	fa00 f502 	lsl.w	r5, r0, r2
  40a7ee:	d909      	bls.n	40a804 <__udivdi3+0x218>
  40a7f0:	eb1c 0c04 	adds.w	ip, ip, r4
  40a7f4:	f108 32ff 	add.w	r2, r8, #4294967295
  40a7f8:	d23b      	bcs.n	40a872 <__udivdi3+0x286>
  40a7fa:	4563      	cmp	r3, ip
  40a7fc:	d939      	bls.n	40a872 <__udivdi3+0x286>
  40a7fe:	f1a8 0802 	sub.w	r8, r8, #2
  40a802:	44a4      	add	ip, r4
  40a804:	ebc3 0c0c 	rsb	ip, r3, ip
  40a808:	fbbc f3f6 	udiv	r3, ip, r6
  40a80c:	fb06 c113 	mls	r1, r6, r3, ip
  40a810:	fb07 f203 	mul.w	r2, r7, r3
  40a814:	fa1f f989 	uxth.w	r9, r9
  40a818:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40a81c:	428a      	cmp	r2, r1
  40a81e:	d907      	bls.n	40a830 <__udivdi3+0x244>
  40a820:	1909      	adds	r1, r1, r4
  40a822:	f103 30ff 	add.w	r0, r3, #4294967295
  40a826:	d222      	bcs.n	40a86e <__udivdi3+0x282>
  40a828:	428a      	cmp	r2, r1
  40a82a:	d920      	bls.n	40a86e <__udivdi3+0x282>
  40a82c:	3b02      	subs	r3, #2
  40a82e:	4421      	add	r1, r4
  40a830:	1a89      	subs	r1, r1, r2
  40a832:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a836:	e743      	b.n	40a6c0 <__udivdi3+0xd4>
  40a838:	463a      	mov	r2, r7
  40a83a:	e705      	b.n	40a648 <__udivdi3+0x5c>
  40a83c:	4633      	mov	r3, r6
  40a83e:	e718      	b.n	40a672 <__udivdi3+0x86>
  40a840:	460a      	mov	r2, r1
  40a842:	e766      	b.n	40a712 <__udivdi3+0x126>
  40a844:	40b0      	lsls	r0, r6
  40a846:	4290      	cmp	r0, r2
  40a848:	d2b5      	bcs.n	40a7b6 <__udivdi3+0x1ca>
  40a84a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40a84e:	2300      	movs	r3, #0
  40a850:	e712      	b.n	40a678 <__udivdi3+0x8c>
  40a852:	4633      	mov	r3, r6
  40a854:	4632      	mov	r2, r6
  40a856:	e70f      	b.n	40a678 <__udivdi3+0x8c>
  40a858:	459a      	cmp	sl, r3
  40a85a:	d98d      	bls.n	40a778 <__udivdi3+0x18c>
  40a85c:	f1ac 0c02 	sub.w	ip, ip, #2
  40a860:	4423      	add	r3, r4
  40a862:	e78a      	b.n	40a77a <__udivdi3+0x18e>
  40a864:	45b9      	cmp	r9, r7
  40a866:	d99a      	bls.n	40a79e <__udivdi3+0x1b2>
  40a868:	3d02      	subs	r5, #2
  40a86a:	4427      	add	r7, r4
  40a86c:	e798      	b.n	40a7a0 <__udivdi3+0x1b4>
  40a86e:	4603      	mov	r3, r0
  40a870:	e7de      	b.n	40a830 <__udivdi3+0x244>
  40a872:	4690      	mov	r8, r2
  40a874:	e7c6      	b.n	40a804 <__udivdi3+0x218>
  40a876:	3802      	subs	r0, #2
  40a878:	4421      	add	r1, r4
  40a87a:	e735      	b.n	40a6e8 <__udivdi3+0xfc>
  40a87c:	504f5453 	.word	0x504f5453
  40a880:	00000a0d 	.word	0x00000a0d
  40a884:	0d214b4f 	.word	0x0d214b4f
  40a888:	0000000a 	.word	0x0000000a
  40a88c:	6f727245 	.word	0x6f727245
  40a890:	49575420 	.word	0x49575420
  40a894:	00000000 	.word	0x00000000
  40a898:	66332e25 	.word	0x66332e25
  40a89c:	332e2520 	.word	0x332e2520
  40a8a0:	2e252066 	.word	0x2e252066
  40a8a4:	25206633 	.word	0x25206633
  40a8a8:	2066332e 	.word	0x2066332e
  40a8ac:	66312e25 	.word	0x66312e25
  40a8b0:	312e2520 	.word	0x312e2520
  40a8b4:	2e252066 	.word	0x2e252066
  40a8b8:	25206631 	.word	0x25206631
  40a8bc:	2066312e 	.word	0x2066312e
  40a8c0:	66312e25 	.word	0x66312e25
  40a8c4:	312e2520 	.word	0x312e2520
  40a8c8:	2e252066 	.word	0x2e252066
  40a8cc:	25206633 	.word	0x25206633
  40a8d0:	2066312e 	.word	0x2066312e
  40a8d4:	66312e25 	.word	0x66312e25
  40a8d8:	00000a0d 	.word	0x00000a0d

0040a8dc <atanlo>:
  40a8dc:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040a8ec <atanhi>:
  40a8ec:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?
  40a8fc:	6e697361 00000066 00000043              asinf...C...

0040a908 <_global_impure_ptr>:
  40a908:	200000f8                                ... 

0040a90c <fpi.5238>:
  40a90c:	00000035 fffffbce 000003cb 00000001     5...............
  40a91c:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  40a92c:	00006e61                                an..

0040a930 <fpinan.5274>:
  40a930:	00000034 fffffbce 000003cb 00000001     4...............
	...

0040a948 <tinytens>:
  40a948:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  40a958:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  40a968:	64ac6f43 11680628                       Co.d(.h.

0040a970 <zeroes.6763>:
  40a970:	30303030 30303030 30303030 30303030     0000000000000000
  40a980:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40a990:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40a9a0:	00000000 33323130 37363534 62613938     ....0123456789ab
  40a9b0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40a9c0:	00000030                                0...

0040a9c4 <blanks.6762>:
  40a9c4:	20202020 20202020 20202020 20202020                     

0040a9d4 <zeroes.6721>:
  40a9d4:	30303030 30303030 30303030 30303030     0000000000000000

0040a9e4 <blanks.6720>:
  40a9e4:	20202020 20202020 20202020 20202020                     
  40a9f4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040aa04 <__hexdig>:
	...
  40aa34:	13121110 17161514 00001918 00000000     ................
  40aa44:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40aa64:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40ab04:	49534f50 00000058 0000002e              POSIX.......

0040ab10 <__mprec_tens>:
  40ab10:	00000000 3ff00000 00000000 40240000     .......?......$@
  40ab20:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40ab30:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40ab40:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ab50:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ab60:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ab70:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40ab80:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ab90:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40aba0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40abb0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40abc0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40abd0:	79d99db4 44ea7843                       ...yCx.D

0040abd8 <__mprec_bigtens>:
  40abd8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40abe8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40abf8:	7f73bf3c 75154fdd                       <.s..O.u

0040ac00 <p05.5269>:
  40ac00:	00000005 00000019 0000007d              ........}...

0040ac0c <_init>:
  40ac0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ac0e:	bf00      	nop
  40ac10:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ac12:	bc08      	pop	{r3}
  40ac14:	469e      	mov	lr, r3
  40ac16:	4770      	bx	lr

0040ac18 <__init_array_start>:
  40ac18:	00406595 	.word	0x00406595

0040ac1c <__frame_dummy_init_array_entry>:
  40ac1c:	004000e9                                ..@.

0040ac20 <_fini>:
  40ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ac22:	bf00      	nop
  40ac24:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ac26:	bc08      	pop	{r3}
  40ac28:	469e      	mov	lr, r3
  40ac2a:	4770      	bx	lr

0040ac2c <__fini_array_start>:
  40ac2c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <twi_status>:
200000e8:	00000001                                ....

200000ec <time_test>:
200000ec:	3f800000                                ...?

200000f0 <__fdlib_version>:
200000f0:	00000001 00000000                       ........

200000f8 <impure_data>:
200000f8:	00000000 200003e4 2000044c 200004b4     ....... L.. ... 
	...
2000012c:	0040a904 00000000 00000000 00000000     ..@.............
	...
200001a0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b0:	0005deec 0000000b 00000000 00000000     ................
	...

20000520 <_impure_ptr>:
20000520:	200000f8                                ... 

20000524 <lconv>:
20000524:	0040ab0c 0040a9a0 0040a9a0 0040a9a0     ..@...@...@...@.
20000534:	0040a9a0 0040a9a0 0040a9a0 0040a9a0     ..@...@...@...@.
20000544:	0040a9a0 0040a9a0 ffffffff ffffffff     ..@...@.........
20000554:	ffffffff 0000ffff                       ........

2000055c <lc_ctype_charset>:
2000055c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000057c <__mb_cur_max>:
2000057c:	00000001                                ....

20000580 <__malloc_av_>:
	...
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 

20000988 <__malloc_trim_threshold>:
20000988:	00020000                                ....

2000098c <__malloc_sbrk_base>:
2000098c:	ffffffff                                ....

20000990 <__wctomb>:
20000990:	00409e81                                ..@.
